11:30:49
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 11:32:00 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":95:1:95:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":110:9:110:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":101:9:101:16|Referenced variable vccin_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":98:8:98:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
Post processing for work.hda_strap_block.hda_strap_block_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":5:7:5:20|Synthesizing work.powerled_block.powerled_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":16:17:16:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":32:1:32:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":90:8:90:16|Referenced variable mem_alert is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:28:35:34|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:8:35:14|Referenced variable slp_s3n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":38:10:38:18|Referenced variable dutycycle is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":42:11:42:19|Referenced variable count_clk is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":36:9:36:18|Referenced variable func_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":134:1:134:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":137:8:137:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":150:30:150:37|Referenced variable onclocks is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":139:9:139:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":21:8:21:16|Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":22:8:22:15|Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.powerled_block.powerled_arch
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":45:2:45:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":23:2:23:10|Input V33DSW_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":152:2:152:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 11:32:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 11:32:01 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 11:32:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 11:32:02 2022

###########################################################]
Pre-mapping Report

# Mon Jun 13 11:32:02 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     954  
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 11:32:03 2022

###########################################################]
Map & Optimize Report

# Mon Jun 13 11:32:03 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.
@W: MO161 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Register bit curr_state[0] (in view view:work.dsw_pwrok_block(dsw_pwrok_arch)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Sequential instance DSW_PWRGD.DSW_PWROK is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)

Warning: Found 141 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[1]
1) instance PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[1]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0/OUT
    net        N_655
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_386
2) instance PCH_PWRGD.N_1_i_i_i_a2_0_o2 (in view: work.TOP(bdf_type)), output net N_386 (in view: work.TOP(bdf_type))
    net        N_386
    input  pin PCH_PWRGD.N_386_i/I[0]
    instance   PCH_PWRGD.N_386_i (cell inv)
    output pin PCH_PWRGD.N_386_i/OUT[0]
    net        N_386_i_0
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
3) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[0]
4) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2/OUT
    net        N_560
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
5) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0_a2_0/OUT
    net        PCH_PWRGD.curr_state_0_sqmuxa
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_670
6) instance PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_670 (in view: work.TOP(bdf_type))
    net        N_670
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0 (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
    input  pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2_0_o2 (cell or)
    output pin PCH_PWRGD.N_1_i_i_i_a2_0_o2/OUT
    net        N_386
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_0/OUT
    net        N_654
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_o2/OUT
    net        N_454
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2/OUT
    net        N_559
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[1]
    input  pin PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1/I[1]
    instance   PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 (cell and)
    output pin PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1/OUT
    net        N_670
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_370_i_0
7) instance PCH_PWRGD.N_370_i (in view: work.TOP(bdf_type)), output net N_370_i_0 (in view: work.TOP(bdf_type))
    net        N_370_i_0
    input  pin PCH_PWRGD.count_1_i_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_i_a2[0]/OUT
    net        N_558
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[0]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_367
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_370
    input  pin PCH_PWRGD.N_370_i/I[0]
    instance   PCH_PWRGD.N_370_i (cell inv)
    output pin PCH_PWRGD.N_370_i/OUT[0]
    net        N_370_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
8) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_2[0]
    input  pin PCH_PWRGD.count_1_i_i_a2[0]/I[1]
    instance   PCH_PWRGD.count_1_i_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_i_a2[0]/OUT
    net        N_558
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
9) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
10) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
11) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
12) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
13) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
14) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
15) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
16) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
17) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
18) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
19) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
20) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
21) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
22) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
23) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_639
24) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 (in view: work.TOP(bdf_type)), output net N_639 (in view: work.TOP(bdf_type))
    net        N_639
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0/OUT
    net        N_639
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
25) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_663
26) instance VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (in view: work.TOP(bdf_type)), output net N_663 (in view: work.TOP(bdf_type))
    net        N_663
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2/OUT
    net        N_552
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_664
27) instance VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_664 (in view: work.TOP(bdf_type))
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/OUT
    net        N_553
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
    input  pin VPP_VDDQ.un1_curr_state_210_i_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0 (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i_0/OUT
    net        N_58_f0
    input  pin VPP_VDDQ.N_58_f0_i/I[0]
    instance   VPP_VDDQ.N_58_f0_i (cell inv)
    output pin VPP_VDDQ.N_58_f0_i/OUT[0]
    net        N_58_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
28) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_0/OUT
    net        N_553
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_1_0[1]
29) instance VPP_VDDQ.curr_state_2_i_0[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_1_0[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_0_a2_0/OUT
    net        N_663
    input  pin VPP_VDDQ.un1_curr_state_210_i_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_0 (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i_0/OUT
    net        N_58_f0
    input  pin VPP_VDDQ.N_58_f0_i/I[0]
    instance   VPP_VDDQ.N_58_f0_i (cell inv)
    output pin VPP_VDDQ.N_58_f0_i/OUT[0]
    net        N_58_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1/OUT
    net        N_664
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_o2/OUT
    net        N_441
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1_0[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
30) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_1
    input  pin VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2/I[1]
    instance   VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2 (cell and)
    output pin VPP_VDDQ.count_2_1_sqmuxa_0_a3_0_a2/OUT
    net        VPP_VDDQ.count_2_1_sqmuxa
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
31) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
32) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
33) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
34) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
35) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
36) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
37) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
38) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
39) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
40) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
41) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
42) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
43) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
44) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
45) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
46) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.curr_state[0]
47) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2_i_a2[0]/I[0]
    instance   POWERLED.curr_state_3_i_m2_i_a2[0] (cell and)
    output pin POWERLED.curr_state_3_i_m2_i_a2[0]/OUT
    net        N_635
    input  pin POWERLED.curr_state_3_i_m2_i_o2[0]/I[0]
    instance   POWERLED.curr_state_3_i_m2_i_o2[0] (cell or)
    output pin POWERLED.curr_state_3_i_m2_i_o2[0]/OUT
    net        N_437
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_74
48) instance POWERLED.func_state_1_m2s2_i_0 (in view: work.TOP(bdf_type)), output net N_74 (in view: work.TOP(bdf_type))
    net        N_74
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[1]
49) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_1[1]
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_601
50) instance POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (in view: work.TOP(bdf_type)), output net N_601 (in view: work.TOP(bdf_type))
    net        N_601
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[0]
51) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[0]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/OUT
    net        N_413_N
    input  pin POWERLED.un1_clk_100khz_25_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_25_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i/OUT
    net        N_115_f0
    input  pin POWERLED.N_115_f0_i/I[0]
    instance   POWERLED.N_115_f0_i (cell inv)
    output pin POWERLED.N_115_f0_i/OUT[0]
    net        N_115_f0_i
    input  pin POWERLED.dutycycle_eena/I[1]
    instance   POWERLED.dutycycle_eena (cell or)
    output pin POWERLED.dutycycle_eena/OUT
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_en/I[0]
    instance   POWERLED.dutycycle_en (cell and)
    output pin POWERLED.dutycycle_en/OUT
    net        POWERLED.dutycycle_en
    input  pin POWERLED.dutycycle_fb/SEL
    instance   POWERLED.dutycycle_fb (cell mux)
    output pin POWERLED.dutycycle_fb/OUT[0]
    net        POWERLED.dutycycle_fb
    input  pin POWERLED.dutycycle_latmux/B[0]
    instance   POWERLED.dutycycle_latmux (cell mux)
    output pin POWERLED.dutycycle_latmux/OUT[0]
    net        POWERLED.dutycycle[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_413_N
52) instance POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (in view: work.TOP(bdf_type)), output net N_413_N (in view: work.TOP(bdf_type))
    net        N_413_N
    input  pin POWERLED.un1_clk_100khz_24_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_o2_0/OUT
    net        N_413_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[1]
53) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.dutycycle_i[1]/I[0]
    instance   POWERLED.dutycycle_i[1] (cell inv)
    output pin POWERLED.dutycycle_i[1]/OUT[0]
    net        POWERLED.dutycycle_i_1[1]
    input  pin POWERLED.un1_clk_100khz_24_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_24_and_i_0_a2/OUT
    net        N_500
    input  pin POWERLED.un1_clk_100khz_24_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_24_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_435_i_0
54) instance POWERLED.N_435_i (in view: work.TOP(bdf_type)), output net N_435_i_0 (in view: work.TOP(bdf_type))
    net        N_435_i_0
    input  pin POWERLED.un1_dutycycle_94[15:0]/D1[1]
    instance   POWERLED.un1_dutycycle_94[15:0] (cell add)
    output pin POWERLED.un1_dutycycle_94[15:0]/OUT[1]
    net        POWERLED.un1_dutycycle_94[1]
    input  pin POWERLED.un1_dutycycle_94_i[1]/I[0]
    instance   POWERLED.un1_dutycycle_94_i[1] (cell inv)
    output pin POWERLED.un1_dutycycle_94_i[1]/OUT[0]
    net        POWERLED.un1_dutycycle_94_i_1[1]
    input  pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/A[0]
    instance   POWERLED.dutycycle_1_0_iv_0_0_m2[1] (cell mux)
    output pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/OUT[0]
    net        N_439
    input  pin POWERLED.dutycycle_1_0_iv_0_0[1]/I[1]
    instance   POWERLED.dutycycle_1_0_iv_0_0[1] (cell or)
    output pin POWERLED.dutycycle_1_0_iv_0_0[1]/OUT
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_1_0_i[1]/I[0]
    instance   POWERLED.dutycycle_1_0_i[1] (cell inv)
    output pin POWERLED.dutycycle_1_0_i[1]/OUT[0]
    net        POWERLED.dutycycle_1_0_i_3[1]
    input  pin POWERLED.dutycycle_rst_0/I[0]
    instance   POWERLED.dutycycle_rst_0 (cell and)
    output pin POWERLED.dutycycle_rst_0/OUT
    net        POWERLED.dutycycle_rst_0
    input  pin POWERLED.dutycycle_fb_0/B[0]
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[0]
55) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/B[0]
    instance   POWERLED.dutycycle_1_0_iv_0_0_m2[1] (cell mux)
    output pin POWERLED.dutycycle_1_0_iv_0_0_m2[1]/OUT[0]
    net        N_439
    input  pin POWERLED.dutycycle_1_0_iv_0_0[1]/I[1]
    instance   POWERLED.dutycycle_1_0_iv_0_0[1] (cell or)
    output pin POWERLED.dutycycle_1_0_iv_0_0[1]/OUT
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_1_0_i[1]/I[0]
    instance   POWERLED.dutycycle_1_0_i[1] (cell inv)
    output pin POWERLED.dutycycle_1_0_i[1]/OUT[0]
    net        POWERLED.dutycycle_1_0_i_3[1]
    input  pin POWERLED.dutycycle_rst_0/I[0]
    instance   POWERLED.dutycycle_rst_0 (cell and)
    output pin POWERLED.dutycycle_rst_0/OUT
    net        POWERLED.dutycycle_rst_0
    input  pin POWERLED.dutycycle_fb_0/B[0]
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1/OUT
    net        N_614
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_632
56) instance POWERLED.un1_func_state25_6_0_0_a2_4 (in view: work.TOP(bdf_type)), output net N_632 (in view: work.TOP(bdf_type))
    net        N_632
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_2/OUT
    net        N_533
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_613
57) instance POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (in view: work.TOP(bdf_type)), output net N_613 (in view: work.TOP(bdf_type))
    net        N_613
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[6]
58) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_168_0_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_168_0_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_168_0_0_a2_0/OUT
    net        N_624
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_252_N
59) instance POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (in view: work.TOP(bdf_type)), output net N_252_N (in view: work.TOP(bdf_type))
    net        N_252_N
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_2/OUT
    net        N_601
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_2/OUT
    net        N_252_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[5]
60) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_x2/I[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_x2 (cell xor)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_x2/OUT
    net        N_425_i
    input  pin POWERLED.N_425_i_i/I[0]
    instance   POWERLED.N_425_i_i (cell inv)
    output pin POWERLED.N_425_i_i/OUT[0]
    net        N_425_i_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state_i_1[0]
61) instance POWERLED.func_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.func_state_i_1[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1_0/OUT
    net        N_491_1
    input  pin POWERLED.un1_func_state25_4_i_0_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2/OUT
    net        N_491
    input  pin POWERLED.un1_func_state25_4_i_0_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_0/OUT
    net        N_121_1_N
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_294
62) instance POWERLED.un1_func_state25_4_i_0_o2 (in view: work.TOP(bdf_type)), output net N_294 (in view: work.TOP(bdf_type))
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_0_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_2_0/OUT
    net        N_491_2
    input  pin POWERLED.un1_func_state25_4_i_0_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2/OUT
    net        N_491
    input  pin POWERLED.un1_func_state25_4_i_0_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_0/OUT
    net        N_121_1_N
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_676
63) instance POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (in view: work.TOP(bdf_type)), output net N_676 (in view: work.TOP(bdf_type))
    net        N_676
    input  pin POWERLED.un1_func_state25_4_i_0_a2_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_0/OUT
    net        N_492
    input  pin POWERLED.un1_func_state25_4_i_0_2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_2/OUT
    net        N_121_2
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net POWERLED.un34_clk_100khz
64) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1_2/I[0]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1_2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1_2/OUT
    net        N_493_2
    input  pin POWERLED.un1_func_state25_4_i_0_a2_1/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_a2_1 (cell and)
    output pin POWERLED.un1_func_state25_4_i_0_a2_1/OUT
    net        N_493
    input  pin POWERLED.un1_func_state25_4_i_0_2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_2/OUT
    net        N_121_2
    input  pin POWERLED.un1_func_state25_4_i_0_4/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_4 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_4/OUT
    net        N_121_3_N
    input  pin POWERLED.un1_func_state25_4_i/I[0]
    instance   POWERLED.un1_func_state25_4_i (cell or)
    output pin POWERLED.un1_func_state25_4_i/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_3/SEL
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_32
65) instance POWERLED.un1_dutycycle_168_0_0_o2_0 (in view: work.TOP(bdf_type)), output net N_32 (in view: work.TOP(bdf_type))
    net        N_32
    input  pin POWERLED.N_32_i/I[0]
    instance   POWERLED.N_32_i (cell inv)
    output pin POWERLED.N_32_i/OUT[0]
    net        N_32_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3
66) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/OUT
    net        N_622
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/OUT
    net        N_625
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/OUT
    net        N_667
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[0]
67) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[1]
68) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[2]
69) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[2]
    net        POWERLED.un1_count_clk_2[2]
    input  pin POWERLED.count_clk_1[2]/I[1]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[3]
70) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[4]
71) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[4]
    net        POWERLED.un1_count_clk_2[4]
    input  pin POWERLED.count_clk_1[4]/I[1]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[5]
72) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[5]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_i[8]/I[0]
    instance   POWERLED.count_clk_i[8] (cell inv)
    output pin POWERLED.count_clk_i[8]/OUT[0]
    net        POWERLED.count_clk_i_2[8]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_13/OUT
    net        N_622
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10/OUT
    net        N_625
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_12/OUT
    net        N_667
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_9/OUT
    net        N_669
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_0/OUT
    net        N_481
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[6]
73) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[6]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[6]
    net        POWERLED.un1_count_clk_2[6]
    input  pin POWERLED.count_clk_1[6]/I[1]
    instance   POWERLED.count_clk_1[6] (cell and)
    output pin POWERLED.count_clk_1[6]/OUT
    net        POWERLED.count_clk_1[6]
    input  pin POWERLED.count_clk_fb_2/B[0]
    instance   POWERLED.count_clk_fb_2 (cell mux)
    output pin POWERLED.count_clk_fb_2/OUT[0]
    net        POWERLED.count_clk_fb_2
    input  pin POWERLED.count_clk_latmux_2/B[0]
    instance   POWERLED.count_clk_latmux_2 (cell mux)
    output pin POWERLED.count_clk_latmux_2/OUT[0]
    net        POWERLED.count_clk[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[7]
74) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[7]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[8]
75) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[8]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_412_i_0
76) instance POWERLED.N_412_i (in view: work.TOP(bdf_type)), output net N_412_i_0 (in view: work.TOP(bdf_type))
    net        N_412_i_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1/OUT
    net        N_482
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_633
77) instance POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (in view: work.TOP(bdf_type)), output net N_633 (in view: work.TOP(bdf_type))
    net        N_633
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_3/OUT
    net        N_484
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_6/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_6 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_6/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_6
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[5]/I[0]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_2/OUT
    net        N_364
    input  pin POWERLED.un1_dutycycle_168_0_0_o2_0/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2_0 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2_0/OUT
    net        N_32
    input  pin POWERLED.un1_dutycycle_168_0_0_o2/I[0]
    instance   POWERLED.un1_dutycycle_168_0_0_o2 (cell or)
    output pin POWERLED.un1_dutycycle_168_0_0_o2/OUT
    net        N_412
    input  pin POWERLED.N_412_i/I[0]
    instance   POWERLED.N_412_i (cell inv)
    output pin POWERLED.N_412_i/OUT[0]
    net        N_412_i_0
    input  pin POWERLED.un1_clk_100khz_inv_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i_0/OUT
    net        N_23
    input  pin POWERLED.N_23_i/I[0]
    instance   POWERLED.N_23_i (cell inv)
    output pin POWERLED.N_23_i/OUT[0]
    net        N_23_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
    input  pin POWERLED.N_435_i/I[0]
    instance   POWERLED.N_435_i (cell inv)
    output pin POWERLED.N_435_i/OUT[0]
    net        N_435_i_0
    input  pin POWERLED.func_state_1_m2s2_i_0_1/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_1 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_1/OUT
    net        N_74_1
    input  pin POWERLED.func_state_1_m2s2_i_0_3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0_3 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0_3/OUT
    net        N_74_3
    input  pin POWERLED.func_state_1_m2s2_i_0/I[0]
    instance   POWERLED.func_state_1_m2s2_i_0 (cell or)
    output pin POWERLED.func_state_1_m2s2_i_0/OUT
    net        N_74
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_1[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_7/OUT
    net        N_633
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[9]
78) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[9]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[9]
    net        POWERLED.un1_count_clk_2[9]
    input  pin POWERLED.count_clk_1[9]/I[1]
    instance   POWERLED.count_clk_1[9] (cell and)
    output pin POWERLED.count_clk_1[9]/OUT
    net        POWERLED.count_clk_1[9]
    input  pin POWERLED.count_clk_fb/B[0]
    instance   POWERLED.count_clk_fb (cell mux)
    output pin POWERLED.count_clk_fb/OUT[0]
    net        POWERLED.count_clk_fb
    input  pin POWERLED.count_clk_latmux/B[0]
    instance   POWERLED.count_clk_latmux (cell mux)
    output pin POWERLED.count_clk_latmux/OUT[0]
    net        POWERLED.count_clk[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[10]
79) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[10]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[10]
    net        POWERLED.un1_count_clk_2[10]
    input  pin POWERLED.count_clk_1[10]/I[1]
    instance   POWERLED.count_clk_1[10] (cell and)
    output pin POWERLED.count_clk_1[10]/OUT
    net        POWERLED.count_clk_1[10]
    input  pin POWERLED.count_clk_fb_14/B[0]
    instance   POWERLED.count_clk_fb_14 (cell mux)
    output pin POWERLED.count_clk_fb_14/OUT[0]
    net        POWERLED.count_clk_fb_14
    input  pin POWERLED.count_clk_latmux_14/B[0]
    instance   POWERLED.count_clk_latmux_14 (cell mux)
    output pin POWERLED.count_clk_latmux_14/OUT[0]
    net        POWERLED.count_clk[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[11]
80) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[11]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[11]
    net        POWERLED.un1_count_clk_2[11]
    input  pin POWERLED.count_clk_1[11]/I[1]
    instance   POWERLED.count_clk_1[11] (cell and)
    output pin POWERLED.count_clk_1[11]/OUT
    net        POWERLED.count_clk_1[11]
    input  pin POWERLED.count_clk_fb_13/B[0]
    instance   POWERLED.count_clk_fb_13 (cell mux)
    output pin POWERLED.count_clk_fb_13/OUT[0]
    net        POWERLED.count_clk_fb_13
    input  pin POWERLED.count_clk_latmux_13/B[0]
    instance   POWERLED.count_clk_latmux_13 (cell mux)
    output pin POWERLED.count_clk_latmux_13/OUT[0]
    net        POWERLED.count_clk[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[12]
81) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[12]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[12]
    net        POWERLED.un1_count_clk_2[12]
    input  pin POWERLED.count_clk_1[12]/I[1]
    instance   POWERLED.count_clk_1[12] (cell and)
    output pin POWERLED.count_clk_1[12]/OUT
    net        POWERLED.count_clk_1[12]
    input  pin POWERLED.count_clk_fb_12/B[0]
    instance   POWERLED.count_clk_fb_12 (cell mux)
    output pin POWERLED.count_clk_fb_12/OUT[0]
    net        POWERLED.count_clk_fb_12
    input  pin POWERLED.count_clk_latmux_12/B[0]
    instance   POWERLED.count_clk_latmux_12 (cell mux)
    output pin POWERLED.count_clk_latmux_12/OUT[0]
    net        POWERLED.count_clk[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[13]
82) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[13]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[13]
    net        POWERLED.un1_count_clk_2[13]
    input  pin POWERLED.count_clk_1[13]/I[1]
    instance   POWERLED.count_clk_1[13] (cell and)
    output pin POWERLED.count_clk_1[13]/OUT
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_fb_11/B[0]
    instance   POWERLED.count_clk_fb_11 (cell mux)
    output pin POWERLED.count_clk_fb_11/OUT[0]
    net        POWERLED.count_clk_fb_11
    input  pin POWERLED.count_clk_latmux_11/B[0]
    instance   POWERLED.count_clk_latmux_11 (cell mux)
    output pin POWERLED.count_clk_latmux_11/OUT[0]
    net        POWERLED.count_clk[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[14]
83) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[14]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[14]
    net        POWERLED.un1_count_clk_2[14]
    input  pin POWERLED.count_clk_1[14]/I[1]
    instance   POWERLED.count_clk_1[14] (cell and)
    output pin POWERLED.count_clk_1[14]/OUT
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_fb_10/B[0]
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[15]
84) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[15]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[15]
    net        POWERLED.un1_count_clk_2[15]
    input  pin POWERLED.count_clk_1[15]/I[1]
    instance   POWERLED.count_clk_1[15] (cell and)
    output pin POWERLED.count_clk_1[15]/OUT
    net        POWERLED.count_clk_1[15]
    input  pin POWERLED.count_clk_fb_9/B[0]
    instance   POWERLED.count_clk_fb_9 (cell mux)
    output pin POWERLED.count_clk_fb_9/OUT[0]
    net        POWERLED.count_clk_fb_9
    input  pin POWERLED.count_clk_latmux_9/B[0]
    instance   POWERLED.count_clk_latmux_9 (cell mux)
    output pin POWERLED.count_clk_latmux_9/OUT[0]
    net        POWERLED.count_clk[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_435
85) instance POWERLED.un2_count_clk_17_0_0_o2 (in view: work.TOP(bdf_type)), output net N_435 (in view: work.TOP(bdf_type))
    net        N_435
    input  pin POWERLED.un2_count_clk_17_0_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_4/OUT
    net        N_613
    input  pin POWERLED.un1_func_state25_6_0_0_a2_4/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_4 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_4/OUT
    net        N_632
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0_a6/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_3
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_func_state25_4_i_0_o2/I[1]
    instance   POWERLED.un1_func_state25_4_i_0_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0_o2/OUT
    net        N_294
    input  pin POWERLED.N_294_i/I[0]
    instance   POWERLED.N_294_i (cell inv)
    output pin POWERLED.N_294_i/OUT[0]
    net        N_294_i_0
    input  pin POWERLED.func_state_1_m0_0_0_a2[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0_a2[1] (cell and)
    output pin POWERLED.func_state_1_m0_0_0_a2[1]/OUT
    net        N_538
    input  pin POWERLED.func_state_1_m0_0_0[1]/I[0]
    instance   POWERLED.func_state_1_m0_0_0[1] (cell or)
    output pin POWERLED.func_state_1_m0_0_0[1]/OUT
    net        POWERLED.func_state_1_m0[1]
    input  pin POWERLED.func_state_1_m2[1]/A[0]
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0_o2/OUT
    net        N_435
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_612
86) instance POWERLED.un2_count_clk_17_0_0_a2_0 (in view: work.TOP(bdf_type)), output net N_612 (in view: work.TOP(bdf_type))
    net        N_612
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_546
    input  pin POWERLED.un2_count_clk_17_0_0/I[2]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_4/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_4 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_4/OUT
    net        N_605
    input  pin POWERLED.un2_count_clk_17_0_0_a2_2/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_2/OUT
    net        N_610
    input  pin POWERLED.un2_count_clk_17_0_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_0/OUT
    net        N_612
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_615
87) instance POWERLED.un2_count_clk_17_0_0_a2_1 (in view: work.TOP(bdf_type)), output net N_615 (in view: work.TOP(bdf_type))
    net        N_615
    input  pin POWERLED.un2_count_clk_17_0_0_a2/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2/OUT
    net        N_546
    input  pin POWERLED.un2_count_clk_17_0_0/I[2]
    instance   POWERLED.un2_count_clk_17_0_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Found combinational loop during mapping at net N_91_1_N
88) instance POWERLED.un1_clk_100khz_30_and_i_0_0 (in view: work.TOP(bdf_type)), output net N_91_1_N (in view: work.TOP(bdf_type))
    net        N_91_1_N
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_1[3]
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_0/OUT
    net        N_603
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2_1_0/OUT
    net        POWERLED.un1_dutycycle_96_1
    input  pin POWERLED.un1_dutycycle_96_0_a3_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_0_a2/OUT
    net        POWERLED.un1_dutycycle_96
    input  pin POWERLED.un1_dutycycle_172/D2[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_0_m2/B[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_0_m2/OUT[0]
    net        N_448
    input  pin POWERLED.N_448_i/I[0]
    instance   POWERLED.N_448_i (cell inv)
    output pin POWERLED.N_448_i/OUT[0]
    net        N_448_i_0
    input  pin POWERLED.un1_clk_100khz_52_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_52_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_0_a2_2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_0_a2_2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_0_a2_2/OUT
    net        N_642
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_5/OUT
    net        N_643
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2_3/OUT
    net        N_534
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_3/OUT
    net        N_89_3
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un2_count_clk_17_0_0_a2_1/I[1]
    instance   POWERLED.un2_count_clk_17_0_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_0_a2_1/OUT
    net        N_615
    input  pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a3_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a3_0_a2_0/OUT
    net        N_618
    input  pin POWERLED.un1_func_state25_6_0_0_a2_6/I[0]
    instance   POWERLED.un1_func_state25_6_0_0_a2_6 (cell and)
    output pin POWERLED.un1_func_state25_6_0_0_a2_6/OUT
    net        N_619
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_o2_0/OUT
    net        N_242
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_3/OUT
    net        N_676
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_0/OUT
    net        N_91_1_N
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[3]
89) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2_2/OUT
    net        N_580
    input  pin POWERLED.N_580_i/I[0]
    instance   POWERLED.N_580_i (cell inv)
    output pin POWERLED.N_580_i/OUT[0]
    net        N_580_i_0
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2/OUT
    net        N_521
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_2/OUT
    net        N_97_2
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[3]
90) instance POWERLED.dutycycle_i[3] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[3] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[3]
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_a2_0/OUT
    net        N_522
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_2/OUT
    net        N_97_2
    input  pin POWERLED.un1_clk_100khz_43_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_0_0/OUT
    net        N_97_3_N
    input  pin POWERLED.un1_clk_100khz_43_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i/OUT
    net        N_97_f0
    input  pin POWERLED.N_97_f0_i/I[0]
    instance   POWERLED.N_97_f0_i (cell inv)
    output pin POWERLED.N_97_f0_i/OUT[0]
    net        N_97_f0_i
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_1[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[2]
91) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[2]
    input  pin POWERLED.un1_clk_100khz_26_and_i_0_x2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_0_x2 (cell xor)
    output pin POWERLED.un1_clk_100khz_26_and_i_0_x2/OUT
    net        N_426_i
    input  pin POWERLED.un1_clk_100khz_26_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_0_a2/OUT
    net        N_502
    input  pin POWERLED.un1_clk_100khz_26_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i/OUT
    net        N_113_f0
    input  pin POWERLED.N_113_f0_i/I[0]
    instance   POWERLED.N_113_f0_i (cell inv)
    output pin POWERLED.N_113_f0_i/OUT[0]
    net        N_113_f0_i
    input  pin POWERLED.dutycycle_eena_1/I[1]
    instance   POWERLED.dutycycle_eena_1 (cell or)
    output pin POWERLED.dutycycle_eena_1/OUT
    net        POWERLED.dutycycle_eena_1
    input  pin POWERLED.dutycycle_en_1/I[0]
    instance   POWERLED.dutycycle_en_1 (cell and)
    output pin POWERLED.dutycycle_en_1/OUT
    net        POWERLED.dutycycle_en_1
    input  pin POWERLED.dutycycle_fb_1/SEL
    instance   POWERLED.dutycycle_fb_1 (cell mux)
    output pin POWERLED.dutycycle_fb_1/OUT[0]
    net        POWERLED.dutycycle_fb_1
    input  pin POWERLED.dutycycle_latmux_1/B[0]
    instance   POWERLED.dutycycle_latmux_1 (cell mux)
    output pin POWERLED.dutycycle_latmux_1/OUT[0]
    net        POWERLED.dutycycle[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[4]
92) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[4]
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2_2/OUT
    net        N_582
    input  pin POWERLED.N_582_i/I[0]
    instance   POWERLED.N_582_i (cell inv)
    output pin POWERLED.N_582_i/OUT[0]
    net        N_582_i_0
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2/OUT
    net        N_515
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_2/OUT
    net        N_101_2
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_0/OUT
    net        N_101_3_N
    input  pin POWERLED.un1_clk_100khz_40_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i/OUT
    net        N_101_f0
    input  pin POWERLED.N_101_f0_i/I[0]
    instance   POWERLED.N_101_f0_i (cell inv)
    output pin POWERLED.N_101_f0_i/OUT[0]
    net        N_101_f0_i
    input  pin POWERLED.dutycycle_eena_6/I[1]
    instance   POWERLED.dutycycle_eena_6 (cell or)
    output pin POWERLED.dutycycle_eena_6/OUT
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_en_6/I[0]
    instance   POWERLED.dutycycle_en_6 (cell and)
    output pin POWERLED.dutycycle_en_6/OUT
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_fb_6/SEL
    instance   POWERLED.dutycycle_fb_6 (cell mux)
    output pin POWERLED.dutycycle_fb_6/OUT[0]
    net        POWERLED.dutycycle_fb_6
    input  pin POWERLED.dutycycle_latmux_6/B[0]
    instance   POWERLED.dutycycle_latmux_6 (cell mux)
    output pin POWERLED.dutycycle_latmux_6/OUT[0]
    net        POWERLED.dutycycle[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[4]
93) instance POWERLED.dutycycle_i[4] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[4] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[4]
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_a2_0/OUT
    net        N_516
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_2/OUT
    net        N_101_2
    input  pin POWERLED.un1_clk_100khz_40_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_0_0/OUT
    net        N_101_3_N
    input  pin POWERLED.un1_clk_100khz_40_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i/OUT
    net        N_101_f0
    input  pin POWERLED.N_101_f0_i/I[0]
    instance   POWERLED.N_101_f0_i (cell inv)
    output pin POWERLED.N_101_f0_i/OUT[0]
    net        N_101_f0_i
    input  pin POWERLED.dutycycle_eena_6/I[1]
    instance   POWERLED.dutycycle_eena_6 (cell or)
    output pin POWERLED.dutycycle_eena_6/OUT
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_en_6/I[0]
    instance   POWERLED.dutycycle_en_6 (cell and)
    output pin POWERLED.dutycycle_en_6/OUT
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_fb_6/SEL
    instance   POWERLED.dutycycle_fb_6 (cell mux)
    output pin POWERLED.dutycycle_fb_6/OUT[0]
    net        POWERLED.dutycycle_fb_6
    input  pin POWERLED.dutycycle_latmux_6/B[0]
    instance   POWERLED.dutycycle_latmux_6 (cell mux)
    output pin POWERLED.dutycycle_latmux_6/OUT[0]
    net        POWERLED.dutycycle[4]
    input  pin POWERLED.dutycycle_i[4]/I[0]
    instance   POWERLED.dutycycle_i[4] (cell inv)
    output pin POWERLED.dutycycle_i[4]/OUT[0]
    net        POWERLED.dutycycle_i_1[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[7]
94) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[7]
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2_2/OUT
    net        N_584
    input  pin POWERLED.N_584_i/I[0]
    instance   POWERLED.N_584_i (cell inv)
    output pin POWERLED.N_584_i/OUT[0]
    net        N_584_i_0
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2/OUT
    net        N_509
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_2/OUT
    net        N_105_2
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_0/OUT
    net        N_105_3_N
    input  pin POWERLED.un1_clk_100khz_36_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i/OUT
    net        N_105_f0
    input  pin POWERLED.N_105_f0_i/I[0]
    instance   POWERLED.N_105_f0_i (cell inv)
    output pin POWERLED.N_105_f0_i/OUT[0]
    net        N_105_f0_i
    input  pin POWERLED.dutycycle_eena_5/I[1]
    instance   POWERLED.dutycycle_eena_5 (cell or)
    output pin POWERLED.dutycycle_eena_5/OUT
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_en_5/I[0]
    instance   POWERLED.dutycycle_en_5 (cell and)
    output pin POWERLED.dutycycle_en_5/OUT
    net        POWERLED.dutycycle_en_5
    input  pin POWERLED.dutycycle_fb_5/SEL
    instance   POWERLED.dutycycle_fb_5 (cell mux)
    output pin POWERLED.dutycycle_fb_5/OUT[0]
    net        POWERLED.dutycycle_fb_5
    input  pin POWERLED.dutycycle_latmux_5/B[0]
    instance   POWERLED.dutycycle_latmux_5 (cell mux)
    output pin POWERLED.dutycycle_latmux_5/OUT[0]
    net        POWERLED.dutycycle[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[7]
95) instance POWERLED.dutycycle_i[7] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[7] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[7]
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_a2_0/OUT
    net        N_510
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_2/OUT
    net        N_105_2
    input  pin POWERLED.un1_clk_100khz_36_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_0_0/OUT
    net        N_105_3_N
    input  pin POWERLED.un1_clk_100khz_36_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i/OUT
    net        N_105_f0
    input  pin POWERLED.N_105_f0_i/I[0]
    instance   POWERLED.N_105_f0_i (cell inv)
    output pin POWERLED.N_105_f0_i/OUT[0]
    net        N_105_f0_i
    input  pin POWERLED.dutycycle_eena_5/I[1]
    instance   POWERLED.dutycycle_eena_5 (cell or)
    output pin POWERLED.dutycycle_eena_5/OUT
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_en_5/I[0]
    instance   POWERLED.dutycycle_en_5 (cell and)
    output pin POWERLED.dutycycle_en_5/OUT
    net        POWERLED.dutycycle_en_5
    input  pin POWERLED.dutycycle_fb_5/SEL
    instance   POWERLED.dutycycle_fb_5 (cell mux)
    output pin POWERLED.dutycycle_fb_5/OUT[0]
    net        POWERLED.dutycycle_fb_5
    input  pin POWERLED.dutycycle_latmux_5/B[0]
    instance   POWERLED.dutycycle_latmux_5 (cell mux)
    output pin POWERLED.dutycycle_latmux_5/OUT[0]
    net        POWERLED.dutycycle[7]
    input  pin POWERLED.dutycycle_i[7]/I[0]
    instance   POWERLED.dutycycle_i[7] (cell inv)
    output pin POWERLED.dutycycle_i[7]/OUT[0]
    net        POWERLED.dutycycle_i_1[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_1[6]
96) instance POWERLED.dutycycle_i[6] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_1[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_1[6]
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_a2/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_a2/OUT
    net        N_530
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_0/OUT
    net        N_89_1_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_0_5/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0_5 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0_5/OUT
    net        N_89_4_N
    input  pin POWERLED.un1_clk_100khz_51_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_1[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[14]
97) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2_2/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2_2/OUT
    net        N_586
    input  pin POWERLED.N_586_i/I[0]
    instance   POWERLED.N_586_i (cell inv)
    output pin POWERLED.N_586_i/OUT[0]
    net        N_586_i_0
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2/OUT
    net        N_524
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_2/OUT
    net        N_93_2
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[14]
98) instance POWERLED.dutycycle_i[14] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[14] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_2[14]
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_a2_0/OUT
    net        N_525
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_2/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_2/OUT
    net        N_93_2
    input  pin POWERLED.un1_clk_100khz_47_and_i_0_0/I[1]
    instance   POWERLED.un1_clk_100khz_47_and_i_0_0 (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i_0_0/OUT
    net        N_93_3_N
    input  pin POWERLED.un1_clk_100khz_47_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_47_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_47_and_i/OUT
    net        N_93_f0
    input  pin POWERLED.N_93_f0_i/I[0]
    instance   POWERLED.N_93_f0_i (cell inv)
    output pin POWERLED.N_93_f0_i/OUT[0]
    net        N_93_f0_i
    input  pin POWERLED.dutycycle_eena_11/I[1]
    instance   POWERLED.dutycycle_eena_11 (cell or)
    output pin POWERLED.dutycycle_eena_11/OUT
    net        POWERLED.dutycycle_eena_11
    input  pin POWERLED.dutycycle_en_11/I[0]
    instance   POWERLED.dutycycle_en_11 (cell and)
    output pin POWERLED.dutycycle_en_11/OUT
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_fb_11/SEL
    instance   POWERLED.dutycycle_fb_11 (cell mux)
    output pin POWERLED.dutycycle_fb_11/OUT[0]
    net        POWERLED.dutycycle_fb_11
    input  pin POWERLED.dutycycle_latmux_11/B[0]
    instance   POWERLED.dutycycle_latmux_11 (cell mux)
    output pin POWERLED.dutycycle_latmux_11/OUT[0]
    net        POWERLED.dutycycle[14]
    input  pin POWERLED.dutycycle_i[14]/I[0]
    instance   POWERLED.dutycycle_i[14] (cell inv)
    output pin POWERLED.dutycycle_i[14]/OUT[0]
    net        POWERLED.dutycycle_i_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[8]
99) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_1[8]
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_a2_0/OUT
    net        N_599
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_o2_1/I[1]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_o2_1/OUT
    net        N_687
    input  pin POWERLED.N_687_i/I[0]
    instance   POWERLED.N_687_i (cell inv)
    output pin POWERLED.N_687_i/OUT[0]
    net        N_687_i_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_0_m2/A[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_0_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_32_and_i_0_m2/OUT[0]
    net        N_449
    input  pin POWERLED.N_449_i/I[0]
    instance   POWERLED.N_449_i (cell inv)
    output pin POWERLED.N_449_i/OUT[0]
    net        N_449_i_0
    input  pin POWERLED.un1_clk_100khz_32_and_i/I[1]
    instance   POWERLED.un1_clk_100khz_32_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i/OUT
    net        N_109_f0
    input  pin POWERLED.N_109_f0_i/I[0]
    instance   POWERLED.N_109_f0_i (cell inv)
    output pin POWERLED.N_109_f0_i/OUT[0]
    net        N_109_f0_i
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[9]
100) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[9]
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2_4/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2_4/OUT
    net        N_594
    input  pin POWERLED.N_594_i/I[0]
    instance   POWERLED.N_594_i (cell inv)
    output pin POWERLED.N_594_i/OUT[0]
    net        N_594_i_0
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_a2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_a2/OUT
    net        N_503
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_2/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_2 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_2/OUT
    net        N_111_2
    input  pin POWERLED.un1_clk_100khz_30_and_i_0_8/I[1]
    instance   POWERLED.un1_clk_100khz_30_and_i_0_8 (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i_0_8/OUT
    net        N_111_3_N
    input  pin POWERLED.un1_clk_100khz_30_and_i/I[0]
    instance   POWERLED.un1_clk_100khz_30_and_i (cell or)
    output pin POWERLED.un1_clk_100khz_30_and_i/OUT
    net        N_111_f0
    input  pin POWERLED.N_111_f0_i/I[0]
    instance   POWERLED.N_111_f0_i (cell inv)
    output pin POWERLED.N_111_f0_i/OUT[0]
    net        N_111_f0_i
    input  pin POWERLED.dutycycle_eena_2/I[1]
    instance   POWERLED.dutycycle_eena_2 (cell or)
    output pin POWERLED.dutycycle_eena_2/OUT
    net        POWERLED.dutycycle_eena_2
    input  pin POWERLED.dutycycle_en_2/I[0]
    instance   POWERLED.dutycycle_en_2 (cell and)
    output pin POWERLED.dutycycle_en_2/OUT
    net        POWERLED.dutycycle_en_2
    input  pin POWERLED.dutycycle_fb_2/SEL
    instance   POWERLED.dutycycle_fb_2 (cell mux)
    output pin POWERLED.dutycycle_fb_2/OUT[0]
    net        POWERLED.dutycycle_fb_2
    input  pin POWERLED.dutycycle_latmux_2/B[0]
    instance   POWERLED.dutycycle_latmux_2 (cell mux)
    output pin POWERLED.dutycycle_latmux_2/OUT[0]
    net        POWERLED.dutycycle[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[10]
101) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[11]
102) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[12]
103) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[13]
104) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[15]
105) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[15]
106) instance POWERLED.dutycycle_i[15] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_294_i_0
107) instance POWERLED.N_294_i (in view: work.TOP(bdf_type)), output net N_294_i_0 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[0]
108) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[1]
109) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[2]
110) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[3]
111) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[4]
112) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[5]
113) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[6]
114) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[7]
115) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[8]
116) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[9]
117) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[10]
118) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[11]
119) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[12]
120) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[13]
121) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[14]
122) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[15]
123) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.curr_state_i_2[0]
124) instance POWERLED.curr_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.curr_state_i_2[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i_4
125) instance POWERLED.count_0_sqmuxa_i (in view: work.TOP(bdf_type)), output net POWERLED.count_0_sqmuxa_i_4 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[0]
126) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[1]
127) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[2]
128) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[3]
129) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[4]
130) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[5]
131) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[6]
132) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[7]
133) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[8]
134) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[9]
135) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[10]
136) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[11]
137) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[12]
138) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[13]
139) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[14]
140) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[15]
141) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 145MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -14.59ns		 910 /       199
   2		0h:00m:04s		   -14.59ns		 902 /       199
   3		0h:00m:04s		   -12.97ns		 902 /       199
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 47 loads 3 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 44 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2_i_o2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   4		0h:00m:05s		   -11.57ns		 921 /       204
   5		0h:00m:05s		   -10.84ns		 923 /       204


   6		0h:00m:06s		   -10.84ns		 924 /       204
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_17 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.count_clk_en_917_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_39_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_0_3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_16 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_3_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_33_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_a2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_a4_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_39_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_16 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_a2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_a4_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_a2_5_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":58:15:58:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_17 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.count_clk_en_917_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2_0_a2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_39_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_0_3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_16 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_3_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_33_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_a2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_a4_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i_0_o2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_39_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_16 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_19 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_40_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0_a2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_a4_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_178_i_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_43_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_30_and_i_0_a2_5_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_i_o2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_7_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_32_and_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_428_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_47_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0_a6_3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_0_a2_1_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_0_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_40_and_i_0_a2_1_d which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_215_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_430_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":450:1:450:8|Unbuffered I/O POWERLED.un1_clk_100khz_45_and_i_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_0_o2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.VCCST_EN_i_1_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out_fb which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net N_92.
@N: FX1017 :|SB_GB inserted on the net N_557.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 171MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 171MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 204 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
169 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   204        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 171MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 169MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)

Warning: Found 137 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_2305_i
1) instance curr_state_RNICO541[0] (in view: work.powerled_block(netlist)), output net N_2305_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2305_i
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.N_2305_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_660
2) instance curr_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_660 (in view: work.powerled_block(netlist))
    net        POWERLED.N_660
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.N_2305_i
    input  pin POWERLED.curr_state_RNI[0]/I0
    instance   POWERLED.curr_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI[0]/O
    net        POWERLED.N_660
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[15]
3) instance count_RNII1MT[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIDQ1D/I0
    instance   POWERLED.un1_count_cry_14_c_RNIDQ1D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIDQ1D/O
    net        POWERLED.un1_count_cry_14_c_RNIDQ1D
    input  pin POWERLED.count_RNII1MT[15]/I1
    instance   POWERLED.count_RNII1MT[15] (cell SB_LUT4)
    output pin POWERLED.count_RNII1MT[15]/O
    net        POWERLED.count[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i
4) instance curr_state_RNIE5D5_0[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_14_c_RNIDQ1D/I2
    instance   POWERLED.un1_count_cry_14_c_RNIDQ1D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIDQ1D/O
    net        POWERLED.un1_count_cry_14_c_RNIDQ1D
    input  pin POWERLED.count_RNII1MT[15]/I1
    instance   POWERLED.count_RNII1MT[15] (cell SB_LUT4)
    output pin POWERLED.count_RNII1MT[15]/O
    net        POWERLED.count[15]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_inv/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_inv/O
    net        POWERLED.N_5050_i
    input  pin POWERLED.un85_clk_100khz_cry_15_c/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c (cell SB_CARRY)
    output pin POWERLED.un85_clk_100khz_cry_15_c/CO
    net        POWERLED.un85_clk_100khz_cry_15_c
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I3
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.N_2305_i
    input  pin POWERLED.curr_state_RNI[0]/I0
    instance   POWERLED.curr_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI[0]/O
    net        POWERLED.N_660
    input  pin POWERLED.curr_state_RNIE5D5_0[0]/I0
    instance   POWERLED.curr_state_RNIE5D5_0[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5_0[0]/O
    net        POWERLED.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[14]
5) instance count_RNIGUKT[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNICO0D/I1
    instance   POWERLED.un1_count_cry_13_c_RNICO0D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNICO0D/O
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_RNIGUKT[14]/I1
    instance   POWERLED.count_RNIGUKT[14] (cell SB_LUT4)
    output pin POWERLED.count_RNIGUKT[14]/O
    net        POWERLED.count[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[13]
6) instance count_RNIERJT[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNIBMVC/I1
    instance   POWERLED.un1_count_cry_12_c_RNIBMVC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNIBMVC/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNIERJT[13]/I1
    instance   POWERLED.count_RNIERJT[13] (cell SB_LUT4)
    output pin POWERLED.count_RNIERJT[13]/O
    net        POWERLED.count[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[12]
7) instance count_RNICOIT[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNIAKUC/I1
    instance   POWERLED.un1_count_cry_11_c_RNIAKUC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNIAKUC/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNICOIT[12]/I1
    instance   POWERLED.count_RNICOIT[12] (cell SB_LUT4)
    output pin POWERLED.count_RNICOIT[12]/O
    net        POWERLED.count[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[11]
8) instance count_RNIALHT[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNI9ITC/I1
    instance   POWERLED.un1_count_cry_10_c_RNI9ITC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNI9ITC/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNIALHT[11]/I1
    instance   POWERLED.count_RNIALHT[11] (cell SB_LUT4)
    output pin POWERLED.count_RNIALHT[11]/O
    net        POWERLED.count[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[10]
9) instance count_RNI1Q9V[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNI1OLE/I1
    instance   POWERLED.un1_count_cry_9_c_RNI1OLE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNI1OLE/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNI1Q9V[10]/I1
    instance   POWERLED.count_RNI1Q9V[10] (cell SB_LUT4)
    output pin POWERLED.count_RNI1Q9V[10]/O
    net        POWERLED.count[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[9]
10) instance count_RNIO94T[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNI0MKE/I1
    instance   POWERLED.un1_count_cry_8_c_RNI0MKE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNI0MKE/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIO94T[9]/I1
    instance   POWERLED.count_RNIO94T[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIO94T[9]/O
    net        POWERLED.count[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[8]
11) instance count_RNIM63T[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIVJJE/I1
    instance   POWERLED.un1_count_cry_7_c_RNIVJJE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIVJJE/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNIM63T[8]/I1
    instance   POWERLED.count_RNIM63T[8] (cell SB_LUT4)
    output pin POWERLED.count_RNIM63T[8]/O
    net        POWERLED.count[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[7]
12) instance count_RNIK32T[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIUHIE/I1
    instance   POWERLED.un1_count_cry_6_c_RNIUHIE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIUHIE/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNIK32T[7]/I1
    instance   POWERLED.count_RNIK32T[7] (cell SB_LUT4)
    output pin POWERLED.count_RNIK32T[7]/O
    net        POWERLED.count[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[6]
13) instance count_RNII01T[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNITFHE/I1
    instance   POWERLED.un1_count_cry_5_c_RNITFHE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNITFHE/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNII01T[6]/I1
    instance   POWERLED.count_RNII01T[6] (cell SB_LUT4)
    output pin POWERLED.count_RNII01T[6]/O
    net        POWERLED.count[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[5]
14) instance count_RNIGTVS[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNISDGE/I1
    instance   POWERLED.un1_count_cry_4_c_RNISDGE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNISDGE/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNIGTVS[5]/I1
    instance   POWERLED.count_RNIGTVS[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIGTVS[5]/O
    net        POWERLED.count[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[4]
15) instance count_RNIEQUS[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNIRBFE/I1
    instance   POWERLED.un1_count_cry_3_c_RNIRBFE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNIRBFE/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNIEQUS[4]/I1
    instance   POWERLED.count_RNIEQUS[4] (cell SB_LUT4)
    output pin POWERLED.count_RNIEQUS[4]/O
    net        POWERLED.count[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[3]
16) instance count_RNICNTS[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIQ9EE/I1
    instance   POWERLED.un1_count_cry_2_c_RNIQ9EE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIQ9EE/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNICNTS[3]/I1
    instance   POWERLED.count_RNICNTS[3] (cell SB_LUT4)
    output pin POWERLED.count_RNICNTS[3]/O
    net        POWERLED.count[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[2]
17) instance count_RNIAKSS[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIP7DE/I1
    instance   POWERLED.un1_count_cry_1_c_RNIP7DE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIP7DE/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNIAKSS[2]/I1
    instance   POWERLED.count_RNIAKSS[2] (cell SB_LUT4)
    output pin POWERLED.count_RNIAKSS[2]/O
    net        POWERLED.count[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[1]
18) instance count_RNIUGSJ[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNIE5D5[1]/I0
    instance   POWERLED.count_RNIE5D5[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIUGSJ[1]/I1
    instance   POWERLED.count_RNIUGSJ[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIUGSJ[1]/O
    net        POWERLED.count[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[0]
19) instance count_RNITFSJ[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNIE5D5[1]/I1
    instance   POWERLED.count_RNIE5D5[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIUGSJ[1]/I1
    instance   POWERLED.count_RNIUGSJ[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIUGSJ[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIP7DE/I3
    instance   POWERLED.un1_count_cry_1_c_RNIP7DE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIP7DE/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNIAKSS[2]/I1
    instance   POWERLED.count_RNIAKSS[2] (cell SB_LUT4)
    output pin POWERLED.count_RNIAKSS[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2_c
    input  pin POWERLED.un1_count_cry_2_c_RNIQ9EE/I3
    instance   POWERLED.un1_count_cry_2_c_RNIQ9EE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIQ9EE/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNICNTS[3]/I1
    instance   POWERLED.count_RNICNTS[3] (cell SB_LUT4)
    output pin POWERLED.count_RNICNTS[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3_c
    input  pin POWERLED.un1_count_cry_3_c_RNIRBFE/I3
    instance   POWERLED.un1_count_cry_3_c_RNIRBFE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNIRBFE/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNIEQUS[4]/I1
    instance   POWERLED.count_RNIEQUS[4] (cell SB_LUT4)
    output pin POWERLED.count_RNIEQUS[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4_c
    input  pin POWERLED.un1_count_cry_4_c_RNISDGE/I3
    instance   POWERLED.un1_count_cry_4_c_RNISDGE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNISDGE/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNIGTVS[5]/I1
    instance   POWERLED.count_RNIGTVS[5] (cell SB_LUT4)
    output pin POWERLED.count_RNIGTVS[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNITFHE/I3
    instance   POWERLED.un1_count_cry_5_c_RNITFHE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNITFHE/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNII01T[6]/I1
    instance   POWERLED.count_RNII01T[6] (cell SB_LUT4)
    output pin POWERLED.count_RNII01T[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIUHIE/I3
    instance   POWERLED.un1_count_cry_6_c_RNIUHIE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIUHIE/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNIK32T[7]/I1
    instance   POWERLED.count_RNIK32T[7] (cell SB_LUT4)
    output pin POWERLED.count_RNIK32T[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIVJJE/I3
    instance   POWERLED.un1_count_cry_7_c_RNIVJJE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIVJJE/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNIM63T[8]/I1
    instance   POWERLED.count_RNIM63T[8] (cell SB_LUT4)
    output pin POWERLED.count_RNIM63T[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_8_c/I0
    instance   POWERLED.un1_count_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_8_c/CO
    net        POWERLED.un1_count_cry_8
    input  pin POWERLED.un1_count_cry_8_c_RNI0MKE/I3
    instance   POWERLED.un1_count_cry_8_c_RNI0MKE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNI0MKE/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIO94T[9]/I1
    instance   POWERLED.count_RNIO94T[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIO94T[9]/O
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_9_c/I0
    instance   POWERLED.un1_count_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_9_c/CO
    net        POWERLED.un1_count_cry_9
    input  pin POWERLED.un1_count_cry_9_c_RNI1OLE/I3
    instance   POWERLED.un1_count_cry_9_c_RNI1OLE (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNI1OLE/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNI1Q9V[10]/I1
    instance   POWERLED.count_RNI1Q9V[10] (cell SB_LUT4)
    output pin POWERLED.count_RNI1Q9V[10]/O
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_10_c/I0
    instance   POWERLED.un1_count_cry_10_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_10_c/CO
    net        POWERLED.un1_count_cry_10
    input  pin POWERLED.un1_count_cry_10_c_RNI9ITC/I3
    instance   POWERLED.un1_count_cry_10_c_RNI9ITC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNI9ITC/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNIALHT[11]/I1
    instance   POWERLED.count_RNIALHT[11] (cell SB_LUT4)
    output pin POWERLED.count_RNIALHT[11]/O
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_11_c/I0
    instance   POWERLED.un1_count_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_11_c/CO
    net        POWERLED.un1_count_cry_11
    input  pin POWERLED.un1_count_cry_11_c_RNIAKUC/I3
    instance   POWERLED.un1_count_cry_11_c_RNIAKUC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNIAKUC/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNICOIT[12]/I1
    instance   POWERLED.count_RNICOIT[12] (cell SB_LUT4)
    output pin POWERLED.count_RNICOIT[12]/O
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_12_c/I0
    instance   POWERLED.un1_count_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_12_c/CO
    net        POWERLED.un1_count_cry_12
    input  pin POWERLED.un1_count_cry_12_c_RNIBMVC/I3
    instance   POWERLED.un1_count_cry_12_c_RNIBMVC (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNIBMVC/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNIERJT[13]/I1
    instance   POWERLED.count_RNIERJT[13] (cell SB_LUT4)
    output pin POWERLED.count_RNIERJT[13]/O
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_13_c/I0
    instance   POWERLED.un1_count_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_13_c/CO
    net        POWERLED.un1_count_cry_13
    input  pin POWERLED.un1_count_cry_13_c_RNICO0D/I3
    instance   POWERLED.un1_count_cry_13_c_RNICO0D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNICO0D/O
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_RNIGUKT[14]/I1
    instance   POWERLED.count_RNIGUKT[14] (cell SB_LUT4)
    output pin POWERLED.count_RNIGUKT[14]/O
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_14_c/I0
    instance   POWERLED.un1_count_cry_14_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_14_c/CO
    net        POWERLED.un1_count_cry_14
    input  pin POWERLED.un1_count_cry_14_c_RNIDQ1D/I3
    instance   POWERLED.un1_count_cry_14_c_RNIDQ1D (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIDQ1D/O
    net        POWERLED.un1_count_cry_14_c_RNIDQ1D
    input  pin POWERLED.count_RNII1MT[15]/I1
    instance   POWERLED.count_RNII1MT[15] (cell SB_LUT4)
    output pin POWERLED.count_RNII1MT[15]/O
    net        POWERLED.count[15]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_inv/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_inv (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_inv/O
    net        POWERLED.N_5050_i
    input  pin POWERLED.un85_clk_100khz_cry_15_c/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c (cell SB_CARRY)
    output pin POWERLED.un85_clk_100khz_cry_15_c/CO
    net        POWERLED.un85_clk_100khz_cry_15_c
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/I3
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE/O
    net        POWERLED.N_437
    input  pin POWERLED.curr_state_RNICO541[0]/I0
    instance   POWERLED.curr_state_RNICO541[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNICO541[0]/O
    net        POWERLED.N_2305_i
    input  pin POWERLED.curr_state_RNI[0]/I0
    instance   POWERLED.curr_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI[0]/O
    net        POWERLED.N_660
    input  pin POWERLED.curr_state_RNIE5D5_0[0]/I0
    instance   POWERLED.curr_state_RNIE5D5_0[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5_0[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNIE5D5[0]/I0
    instance   POWERLED.count_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIE5D5[0]/O
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_RNITFSJ[0]/I1
    instance   POWERLED.count_RNITFSJ[0] (cell SB_LUT4)
    output pin POWERLED.count_RNITFSJ[0]/O
    net        POWERLED.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_2334_i
20) instance func_state_RNI_1[0] (in view: work.powerled_block(netlist)), output net N_2334_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_1[0]/I0
    instance   POWERLED.func_state_RNIBVNS_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_1[0]/O
    net        POWERLED.N_673
    input  pin POWERLED.func_state_RNINDFD3[1]/I1
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state
21) instance func_state_RNIMJ6IF[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI_0[1]/I0
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI_4[1]/I0
    instance   POWERLED.func_state_RNI_4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[1]/O
    net        POWERLED.func_state_RNI_4[1]
    input  pin POWERLED.func_state_RNINDFD3[1]/I2
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.count_clk_RNIPGQN2[7]/I0
    instance   POWERLED.count_clk_RNIPGQN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNIEAAR6[0]/I0
    instance   POWERLED.func_state_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEAAR6[0]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3H2K3[1]/I1
    instance   POWERLED.func_state_RNI3H2K3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3H2K3[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNI4TUGC[1]/I0
    instance   POWERLED.func_state_RNI4TUGC[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4TUGC[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIMJ6IF[1]/I1
    instance   POWERLED.func_state_RNIMJ6IF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMJ6IF[1]/O
    net        POWERLED.func_state
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]
22) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI_4[1]/I0
    instance   POWERLED.func_state_RNI_4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[1]/O
    net        POWERLED.func_state_RNI_4[1]
    input  pin POWERLED.func_state_RNINDFD3[1]/I2
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.count_clk_RNIPGQN2[7]/I0
    instance   POWERLED.count_clk_RNIPGQN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNIEAAR6[0]/I0
    instance   POWERLED.func_state_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEAAR6[0]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_0
23) instance func_state_RNI6BR4J[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I0
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_4[5]/I0
    instance   POWERLED.dutycycle_RNI_4[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[5]/O
    net        POWERLED.func_state_1_m2s2_i_0_a2_1_0
    input  pin POWERLED.func_state_RNIP4521[1]/I3
    instance   POWERLED.func_state_RNIP4521[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP4521[1]/O
    net        POWERLED.func_state_1_m2s2_i_0_1
    input  pin POWERLED.func_state_RNINDFD3[1]/I3
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNIBVNS_2[0]
24) instance func_state_RNIBVNS_2[0] (in view: work.powerled_block(netlist)), output net func_state_RNIBVNS_2[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.func_state_RNI6GV92[1]/I2
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_4[5]/I0
    instance   POWERLED.dutycycle_RNI_4[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[5]/O
    net        POWERLED.func_state_1_m2s2_i_0_a2_1_0
    input  pin POWERLED.func_state_RNIP4521[1]/I3
    instance   POWERLED.func_state_RNIP4521[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP4521[1]/O
    net        POWERLED.func_state_1_m2s2_i_0_1
    input  pin POWERLED.func_state_RNINDFD3[1]/I3
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_421
25) instance func_state_RNI02AS[1] (in view: work.powerled_block(netlist)), output net N_421 (in view: work.powerled_block(netlist))
    net        POWERLED.N_421
    input  pin POWERLED.func_state_RNI_4[0]/I0
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_4[5]/I0
    instance   POWERLED.dutycycle_RNI_4[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[5]/O
    net        POWERLED.func_state_1_m2s2_i_0_a2_1_0
    input  pin POWERLED.func_state_RNIP4521[1]/I3
    instance   POWERLED.func_state_RNIP4521[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP4521[1]/O
    net        POWERLED.func_state_1_m2s2_i_0_1
    input  pin POWERLED.func_state_RNINDFD3[1]/I3
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.count_clk_RNIPGQN2[7]/I0
    instance   POWERLED.count_clk_RNIPGQN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNIEAAR6[0]/I0
    instance   POWERLED.func_state_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEAAR6[0]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3H2K3[1]/I1
    instance   POWERLED.func_state_RNI3H2K3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3H2K3[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNI4TUGC[1]/I0
    instance   POWERLED.func_state_RNI4TUGC[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4TUGC[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIMJ6IF[1]/I1
    instance   POWERLED.func_state_RNIMJ6IF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMJ6IF[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI02AS[1]/I0
    instance   POWERLED.func_state_RNI02AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI02AS[1]/O
    net        POWERLED.N_421
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[5]
26) instance dutycycle_RNIKVDEF[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_676
27) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_676 (in view: work.powerled_block(netlist))
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNIV0AS[1]/I0
    instance   POWERLED.func_state_RNIV0AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIV0AS[1]/O
    net        POWERLED.N_91_1_N
    input  pin POWERLED.dutycycle_RNIF86R3[4]/I0
    instance   POWERLED.dutycycle_RNIF86R3[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIF86R3[4]/O
    net        POWERLED.dutycycle_RNIF86R3[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I2
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I3
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_412_i
28) instance count_clk_RNI_1[6] (in view: work.powerled_block(netlist)), output net N_412_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_412_i
    input  pin POWERLED.count_clk_RNI12AS[6]/I0
    instance   POWERLED.count_clk_RNI12AS[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI12AS[6]/O
    net        POWERLED.N_203
    input  pin POWERLED.func_state_RNI12AS_0[1]/I0
    instance   POWERLED.func_state_RNI12AS_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12AS_0[1]/O
    net        POWERLED.N_531
    input  pin POWERLED.dutycycle_RNIF86R3[4]/I1
    instance   POWERLED.dutycycle_RNIF86R3[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIF86R3[4]/O
    net        POWERLED.dutycycle_RNIF86R3[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I2
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I3
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2MQD[1]
29) instance func_state_RNI2MQD[1] (in view: work.powerled_block(netlist)), output net func_state_RNI2MQD[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI_8[1]/I0
    instance   POWERLED.func_state_RNI_8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_8[1]/O
    net        POWERLED.func_state_RNI_8[1]
    input  pin POWERLED.func_state_RNI12AS_0[1]/I1
    instance   POWERLED.func_state_RNI12AS_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12AS_0[1]/O
    net        POWERLED.N_531
    input  pin POWERLED.dutycycle_RNIF86R3[4]/I1
    instance   POWERLED.dutycycle_RNIF86R3[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIF86R3[4]/O
    net        POWERLED.dutycycle_RNIF86R3[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I2
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I3
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_4[5]/I0
    instance   POWERLED.dutycycle_RNI_4[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[5]/O
    net        POWERLED.func_state_1_m2s2_i_0_a2_1_0
    input  pin POWERLED.func_state_RNIP4521[1]/I3
    instance   POWERLED.func_state_RNIP4521[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP4521[1]/O
    net        POWERLED.func_state_1_m2s2_i_0_1
    input  pin POWERLED.func_state_RNINDFD3[1]/I3
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.count_clk_RNIPGQN2[7]/I0
    instance   POWERLED.count_clk_RNIPGQN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNIEAAR6[0]/I0
    instance   POWERLED.func_state_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEAAR6[0]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3H2K3[1]/I1
    instance   POWERLED.func_state_RNI3H2K3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3H2K3[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNI4TUGC[1]/I0
    instance   POWERLED.func_state_RNI4TUGC[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4TUGC[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIMJ6IF[1]/I1
    instance   POWERLED.func_state_RNIMJ6IF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMJ6IF[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_5
30) instance dutycycle_RNIDH8E6[4] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI6SKJ1[4]/I2
    instance   POWERLED.dutycycle_RNI6SKJ1[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI6SKJ1[4]/O
    net        POWERLED.un1_clk_100khz_40_and_i_0_a2_1_0_3_1
    input  pin POWERLED.dutycycle_RNIF86R3[4]/I2
    instance   POWERLED.dutycycle_RNIF86R3[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIF86R3[4]/O
    net        POWERLED.dutycycle_RNIF86R3[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I2
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_8
31) instance dutycycle_RNIH92L6[3] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI24KO1[3]/I2
    instance   POWERLED.dutycycle_RNI24KO1[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[3]/O
    net        POWERLED.N_523
    input  pin POWERLED.dutycycle_RNIRUFD6[3]/I1
    instance   POWERLED.dutycycle_RNIRUFD6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRUFD6[3]/O
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_RNIH92L6[3]/I2
    instance   POWERLED.dutycycle_RNIH92L6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH92L6[3]/O
    net        POWERLED.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_0
32) instance dutycycle_RNIVSVI5[2] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/O
    net        POWERLED.dutycycle_1_0_iv_i_0_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/O
    net        POWERLED.N_71
    input  pin POWERLED.dutycycle_RNIVSVI5[2]/I0
    instance   POWERLED.dutycycle_RNIVSVI5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVSVI5[2]/O
    net        POWERLED.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_1
33) instance dutycycle_RNIE0E38[1] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/O
    net        POWERLED.dutycycle_1_0_iv_i_0_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/O
    net        POWERLED.N_71
    input  pin POWERLED.dutycycle_RNIVSVI5[2]/I0
    instance   POWERLED.dutycycle_RNIVSVI5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVSVI5[2]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2_c
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNIH92L6[3]/I3
    instance   POWERLED.dutycycle_RNIH92L6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH92L6[3]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.dutycycle_RNIP1UT[4]/I3
    instance   POWERLED.dutycycle_RNIP1UT[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIP1UT[4]/O
    net        POWERLED.dutycycle_RNIP1UT[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I3
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I3
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle
34) instance dutycycle_RNIP8K44[0] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.func_state_RNIOGRS[0]/I1
    instance   POWERLED.func_state_RNIOGRS[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNIP8K44[0]/I2
    instance   POWERLED.dutycycle_RNIP8K44[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIP8K44[0]/O
    net        POWERLED.dutycycle
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_413_N
35) instance func_state_RNITCGG2[1] (in view: work.powerled_block(netlist)), output net N_413_N (in view: work.powerled_block(netlist))
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[0]/I1
    instance   POWERLED.dutycycle_RNIIASA2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIP8K44[0]/I3
    instance   POWERLED.dutycycle_RNIP8K44[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIP8K44[0]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT/O
    net        POWERLED.dutycycle_1_0_iv_i_0_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIS27B2/O
    net        POWERLED.N_71
    input  pin POWERLED.dutycycle_RNIVSVI5[2]/I0
    instance   POWERLED.dutycycle_RNIVSVI5[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIVSVI5[2]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2_c
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNIH92L6[3]/I3
    instance   POWERLED.dutycycle_RNIH92L6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIH92L6[3]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.dutycycle_RNIP1UT[4]/I3
    instance   POWERLED.dutycycle_RNIP1UT[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIP1UT[4]/O
    net        POWERLED.dutycycle_RNIP1UT[4]
    input  pin POWERLED.dutycycle_RNIDH8E6[4]/I3
    instance   POWERLED.dutycycle_RNIDH8E6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDH8E6[4]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/I3
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21/O
    net        POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21
    input  pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1/O
    net        POWERLED.N_83
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I0
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_10[8]
36) instance dutycycle_RNI_6[8] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_10[8] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_10[8]
    input  pin POWERLED.dutycycle_RNI12AS[8]/I0
    instance   POWERLED.dutycycle_RNI12AS[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[8]/O
    net        POWERLED.N_599
    input  pin POWERLED.dutycycle_RNI24KO1[8]/I1
    instance   POWERLED.dutycycle_RNI24KO1[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[8]/O
    net        POWERLED.N_449
    input  pin POWERLED.dutycycle_RNIRT5H5[8]/I1
    instance   POWERLED.dutycycle_RNIRT5H5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRT5H5[8]/O
    net        POWERLED.dutycycle_RNIRT5H5[8]
    input  pin POWERLED.dutycycle_RNIRNTO5[8]/I2
    instance   POWERLED.dutycycle_RNIRNTO5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRNTO5[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI_6[8]/I0
    instance   POWERLED.dutycycle_RNI_6[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[8]/O
    net        POWERLED.dutycycle_RNI_10[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_3
37) instance dutycycle_RNIRNTO5[8] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI24KO1[8]/I3
    instance   POWERLED.dutycycle_RNI24KO1[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[8]/O
    net        POWERLED.N_449
    input  pin POWERLED.dutycycle_RNIRT5H5[8]/I1
    instance   POWERLED.dutycycle_RNIRT5H5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRT5H5[8]/O
    net        POWERLED.dutycycle_RNIRT5H5[8]
    input  pin POWERLED.dutycycle_RNIRNTO5[8]/I2
    instance   POWERLED.dutycycle_RNIRNTO5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRNTO5[8]/O
    net        POWERLED.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_6
38) instance dutycycle_RNICSH47[7] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_3[7]/I1
    instance   POWERLED.dutycycle_RNI_3[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[7]/O
    net        POWERLED.N_510
    input  pin POWERLED.dutycycle_RNI7JPT2[7]/I1
    instance   POWERLED.dutycycle_RNI7JPT2[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7JPT2[7]/O
    net        POWERLED.un1_clk_100khz_36_and_i_0_a2_1_0_2
    input  pin POWERLED.dutycycle_RNI48JN5[7]/I2
    instance   POWERLED.dutycycle_RNI48JN5[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI48JN5[7]/O
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_RNICSH47[7]/I2
    instance   POWERLED.dutycycle_RNICSH47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICSH47[7]/O
    net        POWERLED.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[6]
39) instance dutycycle_RNIQCMNB[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/I2
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31/O
    net        POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31
    input  pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJM2T1/I2
    instance   POWERLED.un1_dutycycle_94_cry_5_c_RNIJM2T1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_5_c_RNIJM2T1/O
    net        POWERLED.N_85
    input  pin POWERLED.dutycycle_RNIQCMNB[6]/I0
    instance   POWERLED.dutycycle_RNIQCMNB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQCMNB[6]/O
    net        POWERLED.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_3[0]
40) instance dutycycle_RNI_3[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_3[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_3[5]/I0
    instance   POWERLED.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[5]/O
    net        POWERLED.dutycycle_RNI_3[5]
    input  pin POWERLED.dutycycle_RNI12AS[5]/I1
    instance   POWERLED.dutycycle_RNI12AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[5]/O
    net        POWERLED.dutycycle_eena_13_c_1
    input  pin POWERLED.dutycycle_RNI0DF58[5]/I2
    instance   POWERLED.dutycycle_RNI0DF58[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DF58[5]/O
    net        POWERLED.dutycycle_RNI0DF58[5]
    input  pin POWERLED.dutycycle_RNIQCMNB[6]/I3
    instance   POWERLED.dutycycle_RNIQCMNB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQCMNB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G
    input  pin POWERLED.dutycycle_RNICSH47[7]/I3
    instance   POWERLED.dutycycle_RNICSH47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICSH47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIRNTO5[8]/I3
    instance   POWERLED.dutycycle_RNIRNTO5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRNTO5[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI_6[8]/I0
    instance   POWERLED.dutycycle_RNI_6[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[8]/O
    net        POWERLED.dutycycle_RNI_10[8]
    input  pin POWERLED.dutycycle_RNI_5[12]/I0
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.N_546
    input  pin POWERLED.dutycycle_RNI_7[0]/I1
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.dutycycle_RNI_7[0]
    input  pin POWERLED.dutycycle_RNI_0[3]/I0
    instance   POWERLED.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[3]/O
    net        POWERLED.dutycycle_RNI_0[3]
    input  pin POWERLED.dutycycle_RNIV0AS[5]/I0
    instance   POWERLED.dutycycle_RNIV0AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0AS[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I0
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_612
41) instance dutycycle_RNI_5[12] (in view: work.powerled_block(netlist)), output net N_612 (in view: work.powerled_block(netlist))
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_1[2]/I0
    instance   POWERLED.dutycycle_RNI_1[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[2]/O
    net        POWERLED.N_613
    input  pin POWERLED.dutycycle_RNI12AS[5]/I2
    instance   POWERLED.dutycycle_RNI12AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI12AS[5]/O
    net        POWERLED.dutycycle_eena_13_c_1
    input  pin POWERLED.dutycycle_RNI0DF58[5]/I2
    instance   POWERLED.dutycycle_RNI0DF58[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DF58[5]/O
    net        POWERLED.dutycycle_RNI0DF58[5]
    input  pin POWERLED.dutycycle_RNIQCMNB[6]/I3
    instance   POWERLED.dutycycle_RNIQCMNB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQCMNB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G
    input  pin POWERLED.dutycycle_RNICSH47[7]/I3
    instance   POWERLED.dutycycle_RNICSH47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICSH47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIRNTO5[8]/I3
    instance   POWERLED.dutycycle_RNIRNTO5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRNTO5[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI_6[8]/I0
    instance   POWERLED.dutycycle_RNI_6[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[8]/O
    net        POWERLED.dutycycle_RNI_10[8]
    input  pin POWERLED.dutycycle_RNI_5[12]/I0
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.N_612
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_4[0]
42) instance dutycycle_RNI_4[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_4[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI_0[0]/I0
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I0
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_533
    input  pin POWERLED.func_state_RNI98AF2[1]/I0
    instance   POWERLED.func_state_RNI98AF2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98AF2[1]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3_0
    input  pin POWERLED.dutycycle_RNIBD845[6]/I3
    instance   POWERLED.dutycycle_RNIBD845[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBD845[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_3
    input  pin POWERLED.dutycycle_RNI0DF58[5]/I3
    instance   POWERLED.dutycycle_RNI0DF58[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DF58[5]/O
    net        POWERLED.dutycycle_RNI0DF58[5]
    input  pin POWERLED.dutycycle_RNIQCMNB[6]/I3
    instance   POWERLED.dutycycle_RNIQCMNB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQCMNB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNIIV1G
    input  pin POWERLED.dutycycle_RNICSH47[7]/I3
    instance   POWERLED.dutycycle_RNICSH47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICSH47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIRNTO5[8]/I3
    instance   POWERLED.dutycycle_RNIRNTO5[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRNTO5[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI_6[8]/I0
    instance   POWERLED.dutycycle_RNI_6[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[8]/O
    net        POWERLED.dutycycle_RNI_10[8]
    input  pin POWERLED.dutycycle_RNI_5[12]/I0
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.N_546
    input  pin POWERLED.dutycycle_RNI_7[0]/I1
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.dutycycle_RNI_7[0]
    input  pin POWERLED.dutycycle_RNI_0[3]/I0
    instance   POWERLED.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[3]/O
    net        POWERLED.dutycycle_RNI_0[3]
    input  pin POWERLED.dutycycle_RNIV0AS[5]/I0
    instance   POWERLED.dutycycle_RNIV0AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0AS[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I0
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_2376_i
43) instance dutycycle_RNI_1[13] (in view: work.powerled_block(netlist)), output net N_2376_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2376_i
    input  pin POWERLED.dutycycle_RNI99TE[13]/I0
    instance   POWERLED.dutycycle_RNI99TE[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI99TE[13]/O
    net        POWERLED.N_598
    input  pin POWERLED.dutycycle_RNIAB7B1[13]/I1
    instance   POWERLED.dutycycle_RNIAB7B1[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAB7B1[13]/O
    net        POWERLED.N_450
    input  pin POWERLED.dutycycle_RNI35P35[13]/I1
    instance   POWERLED.dutycycle_RNI35P35[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI35P35[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNIRPVQ5[13]/I2
    instance   POWERLED.dutycycle_RNIRPVQ5[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRPVQ5[13]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_1[13]/I0
    instance   POWERLED.dutycycle_RNI_1[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[13]/O
    net        POWERLED.N_2376_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_11
44) instance dutycycle_RNIRPVQ5[13] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNIAB7B1[13]/I3
    instance   POWERLED.dutycycle_RNIAB7B1[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAB7B1[13]/O
    net        POWERLED.N_450
    input  pin POWERLED.dutycycle_RNI35P35[13]/I1
    instance   POWERLED.dutycycle_RNI35P35[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI35P35[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNIRPVQ5[13]/I2
    instance   POWERLED.dutycycle_RNIRPVQ5[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRPVQ5[13]/O
    net        POWERLED.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_7
45) instance dutycycle_RNIHGL47[12] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNI24KO1[12]/I2
    instance   POWERLED.dutycycle_RNI24KO1[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[12]/O
    net        POWERLED.N_520
    input  pin POWERLED.dutycycle_RNIRUFD6[12]/I1
    instance   POWERLED.dutycycle_RNIRUFD6[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRUFD6[12]/O
    net        POWERLED.dutycycle_RNIRUFD6[12]
    input  pin POWERLED.dutycycle_RNIHGL47[12]/I2
    instance   POWERLED.dutycycle_RNIHGL47[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHGL47[12]/O
    net        POWERLED.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_9
46) instance dutycycle_RNIFDK47[11] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI24KO1[11]/I2
    instance   POWERLED.dutycycle_RNI24KO1[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[11]/O
    net        POWERLED.N_514
    input  pin POWERLED.dutycycle_RNIRUFD6[11]/I1
    instance   POWERLED.dutycycle_RNIRUFD6[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRUFD6[11]/O
    net        POWERLED.dutycycle_en_7
    input  pin POWERLED.dutycycle_RNIFDK47[11]/I2
    instance   POWERLED.dutycycle_RNIFDK47[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFDK47[11]/O
    net        POWERLED.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_2
47) instance dutycycle_RNI6P2N6[10] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI24KO1[10]/I2
    instance   POWERLED.dutycycle_RNI24KO1[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[10]/O
    net        POWERLED.N_508
    input  pin POWERLED.dutycycle_RNIRUFD6[10]/I1
    instance   POWERLED.dutycycle_RNIRUFD6[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRUFD6[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI6P2N6[10]/I2
    instance   POWERLED.dutycycle_RNI6P2N6[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI6P2N6[10]/O
    net        POWERLED.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_4
48) instance dutycycle_RNITR8L6[9] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI6SKJ1[9]/I1
    instance   POWERLED.dutycycle_RNI6SKJ1[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI6SKJ1[9]/O
    net        POWERLED.N_503
    input  pin POWERLED.dutycycle_RNI5TUF2[9]/I1
    instance   POWERLED.dutycycle_RNI5TUF2[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5TUF2[9]/O
    net        POWERLED.dutycycle_eena_2_0_0_tz_1
    input  pin POWERLED.dutycycle_RNIRUFD6[9]/I2
    instance   POWERLED.dutycycle_RNIRUFD6[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRUFD6[9]/O
    net        POWERLED.dutycycle_RNIRUFD6[9]
    input  pin POWERLED.dutycycle_RNITR8L6[9]/I2
    instance   POWERLED.dutycycle_RNITR8L6[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITR8L6[9]/O
    net        POWERLED.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_14
49) instance dutycycle_RNIV0CN6[15] (in view: work.powerled_block(netlist)), output net dutycycle_14 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_14
    input  pin POWERLED.dutycycle_RNI_0[15]/I0
    instance   POWERLED.dutycycle_RNI_0[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[15]/O
    net        POWERLED.N_2381_i
    input  pin POWERLED.dutycycle_RNI_2[14]/I2
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un2_count_clk_17_0_0_a2_0_5
    input  pin POWERLED.dutycycle_RNI_5[12]/I3
    instance   POWERLED.dutycycle_RNI_5[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[12]/O
    net        POWERLED.N_612
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.N_546
    input  pin POWERLED.dutycycle_RNI_7[0]/I1
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.dutycycle_RNI_7[0]
    input  pin POWERLED.dutycycle_RNI_0[3]/I0
    instance   POWERLED.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[3]/O
    net        POWERLED.dutycycle_RNI_0[3]
    input  pin POWERLED.dutycycle_RNIV0AS[5]/I0
    instance   POWERLED.dutycycle_RNIV0AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0AS[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I0
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
    input  pin POWERLED.func_state_RNIOGRS[1]/I1
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.func_state_RNIOGRS[1]
    input  pin POWERLED.func_state_RNITCGG2[1]/I2
    instance   POWERLED.func_state_RNITCGG2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITCGG2[1]/O
    net        POWERLED.N_413_N
    input  pin POWERLED.dutycycle_RNIIASA2[1]/I1
    instance   POWERLED.dutycycle_RNIIASA2[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIIASA2[1]/O
    net        POWERLED.dutycycle_eena_0_0
    input  pin POWERLED.dutycycle_RNIG2F54[1]/I2
    instance   POWERLED.dutycycle_RNIG2F54[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG2F54[1]/O
    net        POWERLED.g0_i_m2_rn_1
    input  pin POWERLED.dutycycle_RNIE0E38[1]/I1
    instance   POWERLED.dutycycle_RNIE0E38[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIE0E38[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNI_4[5]/I0
    instance   POWERLED.dutycycle_RNI_4[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[5]/O
    net        POWERLED.func_state_1_m2s2_i_0_a2_1_0
    input  pin POWERLED.func_state_RNIP4521[1]/I3
    instance   POWERLED.func_state_RNIP4521[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP4521[1]/O
    net        POWERLED.func_state_1_m2s2_i_0_1
    input  pin POWERLED.func_state_RNINDFD3[1]/I3
    instance   POWERLED.func_state_RNINDFD3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINDFD3[1]/O
    net        POWERLED.N_74
    input  pin POWERLED.func_state_RNIUKM0G[1]/I0
    instance   POWERLED.func_state_RNIUKM0G[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUKM0G[1]/O
    net        POWERLED.func_state_1_m2_0_0[0]
    input  pin POWERLED.func_state_RNI6BR4J[0]/I1
    instance   POWERLED.func_state_RNI6BR4J[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6BR4J[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.N_2334_i
    input  pin POWERLED.func_state_RNIBVNS_2[0]/I0
    instance   POWERLED.func_state_RNIBVNS_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_2[0]/O
    net        POWERLED.func_state_RNIBVNS_2[0]
    input  pin POWERLED.count_clk_RNIPGQN2[7]/I0
    instance   POWERLED.count_clk_RNIPGQN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[7]/O
    net        POWERLED.N_490
    input  pin POWERLED.func_state_RNIEAAR6[0]/I0
    instance   POWERLED.func_state_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEAAR6[0]/O
    net        POWERLED.N_123
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3H2K3[1]/I1
    instance   POWERLED.func_state_RNI3H2K3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3H2K3[1]/O
    net        POWERLED.N_6_1
    input  pin POWERLED.func_state_RNI4TUGC[1]/I0
    instance   POWERLED.func_state_RNI4TUGC[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4TUGC[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIMJ6IF[1]/I1
    instance   POWERLED.func_state_RNIMJ6IF[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMJ6IF[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2MQD[1]/I0
    instance   POWERLED.func_state_RNI2MQD[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[1]/O
    net        POWERLED.func_state_RNI2MQD[1]
    input  pin POWERLED.func_state_RNI02AS[1]/I0
    instance   POWERLED.func_state_RNI02AS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI02AS[1]/O
    net        POWERLED.N_421
    input  pin POWERLED.dutycycle_RNIV0CN6[15]/I0
    instance   POWERLED.dutycycle_RNIV0CN6[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0CN6[15]/O
    net        POWERLED.dutycycle_14
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_10
50) instance dutycycle_RNITTAN6[14] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNI24KO1[14]/I2
    instance   POWERLED.dutycycle_RNI24KO1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24KO1[14]/O
    net        POWERLED.N_526
    input  pin POWERLED.dutycycle_RNI36306[14]/I1
    instance   POWERLED.dutycycle_RNI36306[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI36306[14]/O
    net        POWERLED.dutycycle_RNI36306[14]
    input  pin POWERLED.dutycycle_RNITTAN6[14]/I2
    instance   POWERLED.dutycycle_RNITTAN6[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITTAN6[14]/O
    net        POWERLED.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_23_i
51) instance func_state_RNI_9[1] (in view: work.powerled_block(netlist)), output net N_23_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_23_i
    input  pin POWERLED.dutycycle_RNI_7[0]/I2
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.dutycycle_RNI_7[0]
    input  pin POWERLED.dutycycle_RNI_0[3]/I0
    instance   POWERLED.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[3]/O
    net        POWERLED.dutycycle_RNI_0[3]
    input  pin POWERLED.dutycycle_RNIV0AS[5]/I0
    instance   POWERLED.dutycycle_RNIV0AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0AS[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I0
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.N_23_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI[6]
52) instance count_clk_RNI[6] (in view: work.powerled_block(netlist)), output net count_clk_RNI[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI_7[0]/I3
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.dutycycle_RNI_7[0]
    input  pin POWERLED.dutycycle_RNI_0[3]/I0
    instance   POWERLED.dutycycle_RNI_0[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[3]/O
    net        POWERLED.dutycycle_RNI_0[3]
    input  pin POWERLED.dutycycle_RNIV0AS[5]/I0
    instance   POWERLED.dutycycle_RNIV0AS[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0AS[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0_m2_ns_1
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I0
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI_5[1]
53) instance func_state_RNI_5[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_5[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_5[1]
    input  pin POWERLED.dutycycle_RNIOI5P1[5]/I1
    instance   POWERLED.dutycycle_RNIOI5P1[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOI5P1[5]/O
    net        POWERLED.un1_dutycycle_172_m0
    input  pin POWERLED.dutycycle_RNIQAA33[5]/I3
    instance   POWERLED.dutycycle_RNIQAA33[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQAA33[5]/O
    net        POWERLED.un1_dutycycle_172_m2
    input  pin POWERLED.dutycycle_RNIQAA33_0[5]/I2
    instance   POWERLED.dutycycle_RNIQAA33_0[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQAA33_0[5]/O
    net        POWERLED.un1_dutycycle_172_m4
    input  pin POWERLED.dutycycle_RNIGV3L6[5]/I2
    instance   POWERLED.dutycycle_RNIGV3L6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIGV3L6[5]/O
    net        POWERLED.N_448
    input  pin POWERLED.func_state_RNIS28SB[1]/I1
    instance   POWERLED.func_state_RNIS28SB[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIS28SB[1]/O
    net        POWERLED.func_state_RNIS28SB[1]
    input  pin POWERLED.dutycycle_RNIKVDEF[5]/I3
    instance   POWERLED.dutycycle_RNIKVDEF[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKVDEF[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_676
    input  pin POWERLED.func_state_RNI_4[0]/I1
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_492
    input  pin POWERLED.func_state_RNI5SKJ1_0[1]/I0
    instance   POWERLED.func_state_RNI5SKJ1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5SKJ1_0[1]/O
    net        POWERLED.count_clk_en_1
    input  pin POWERLED.func_state_RNI6GV92[1]/I3
    instance   POWERLED.func_state_RNI6GV92[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI6GV92[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNINH2G2[11]/I0
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_412_i
    input  pin POWERLED.func_state_RNI_5[1]/I1
    instance   POWERLED.func_state_RNI_5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_5[1]/O
    net        POWERLED.func_state_RNI_5[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNISLCE7[10]
54) instance count_clk_RNISLCE7[10] (in view: work.powerled_block(netlist)), output net count_clk_RNISLCE7[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNIPGQN2_3[3]/I0
    instance   POWERLED.count_clk_RNIPGQN2_3[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2_3[3]/O
    net        POWERLED.N_668
    input  pin POWERLED.func_state_RNINEAB6[1]/I1
    instance   POWERLED.func_state_RNINEAB6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINEAB6[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_2
    input  pin POWERLED.func_state_RNI19L28[0]/I3
    instance   POWERLED.func_state_RNI19L28[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI19L28[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_4
    input  pin POWERLED.func_state_RNI2VV9A[0]/I3
    instance   POWERLED.func_state_RNI2VV9A[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2VV9A[0]/O
    net        POWERLED.func_state_RNI2VV9A_0[0]
    input  pin POWERLED.count_clk_RNINH2G2[11]/I2
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2VV9A_0[0]
55) instance func_state_RNI2VV9A[0] (in view: work.powerled_block(netlist)), output net func_state_RNI2VV9A_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI2VV9A_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNIVPTN2[6]/I1
    instance   POWERLED.count_clk_RNIVPTN2[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVPTN2[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.count_clk_RNIPGQN2_1[3]/I0
    instance   POWERLED.count_clk_RNIPGQN2_1[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2_1[3]/O
    net        POWERLED.N_625
    input  pin POWERLED.count_clk_RNIPGQN2_3[3]/I1
    instance   POWERLED.count_clk_RNIPGQN2_3[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2_3[3]/O
    net        POWERLED.N_668
    input  pin POWERLED.func_state_RNINEAB6[1]/I1
    instance   POWERLED.func_state_RNINEAB6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINEAB6[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_2
    input  pin POWERLED.func_state_RNI19L28[0]/I3
    instance   POWERLED.func_state_RNI19L28[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI19L28[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_4
    input  pin POWERLED.func_state_RNI2VV9A[0]/I3
    instance   POWERLED.func_state_RNI2VV9A[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2VV9A[0]/O
    net        POWERLED.func_state_RNI2VV9A_0[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[6]
56) instance count_clk_RNIVPTN2[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I1
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNIVPTN2[6]/I1
    instance   POWERLED.count_clk_RNIVPTN2[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVPTN2[6]/O
    net        POWERLED.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[5]
57) instance count_clk_RNITMSN2[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNITMSN2[5]/I1
    instance   POWERLED.count_clk_RNITMSN2[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITMSN2[5]/O
    net        POWERLED.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[4]
58) instance count_clk_RNIRJRN2[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNIRJRN2[4]/I1
    instance   POWERLED.count_clk_RNIRJRN2[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRJRN2[4]/O
    net        POWERLED.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[3]
59) instance count_clk_RNIPGQN2[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNIPGQN2[3]/I1
    instance   POWERLED.count_clk_RNIPGQN2[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2[3]/O
    net        POWERLED.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[2]
60) instance count_clk_RNINDPN2[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I1
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNINDPN2[2]/I1
    instance   POWERLED.count_clk_RNINDPN2[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINDPN2[2]/O
    net        POWERLED.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[1]
61) instance count_clk_RNI118L2[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNI118L2[1]/I1
    instance   POWERLED.count_clk_RNI118L2[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI118L2[1]/O
    net        POWERLED.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[0]
62) instance count_clk_RNI008L2[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNI008L2[0]/I1
    instance   POWERLED.count_clk_RNI008L2[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI008L2[0]/O
    net        POWERLED.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[8]
63) instance count_clk_RNI300O2[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I1
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNI300O2[8]/I1
    instance   POWERLED.count_clk_RNI300O2[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI300O2[8]/O
    net        POWERLED.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[7]
64) instance count_clk_RNI1TUN2[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNI1TUN2[7]/I1
    instance   POWERLED.count_clk_RNI1TUN2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI1TUN2[7]/O
    net        POWERLED.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[9]
65) instance count_clk_RNI531O2[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNI531O2[9]/I1
    instance   POWERLED.count_clk_RNI531O2[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI531O2[9]/O
    net        POWERLED.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI[1]
66) instance count_clk_RNI[1] (in view: work.powerled_block(netlist)), output net count_clk_RNI[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[1]
    input  pin POWERLED.count_clk_RNIPGQN2_5[3]/I1
    instance   POWERLED.count_clk_RNIPGQN2_5[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPGQN2_5[3]/O
    net        POWERLED.count_clk_RNIPGQN2_5[3]
    input  pin POWERLED.func_state_RNINEAB6[1]/I2
    instance   POWERLED.func_state_RNINEAB6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINEAB6[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_2
    input  pin POWERLED.func_state_RNI19L28[0]/I3
    instance   POWERLED.func_state_RNI19L28[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI19L28[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0_4
    input  pin POWERLED.func_state_RNI2VV9A[0]/I3
    instance   POWERLED.func_state_RNI2VV9A[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2VV9A[0]/O
    net        POWERLED.func_state_RNI2VV9A_0[0]
    input  pin POWERLED.count_clk_RNINH2G2[11]/I2
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.count_clk_RNISLCE7[10]/I0
    instance   POWERLED.count_clk_RNISLCE7[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNISLCE7[10]/O
    net        POWERLED.count_clk_RNISLCE7[10]
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.count_clk_RNI[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[11]
67) instance count_clk_RNINH2G2[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNINH2G2[11]/I3
    instance   POWERLED.count_clk_RNINH2G2[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINH2G2[11]/O
    net        POWERLED.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_clk_2_axb_10
68) instance count_clk_RNIECHG2_0[10] (in view: work.powerled_block(netlist)), output net un1_count_clk_2_axb_10 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_clk_2_axb_10
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.un1_count_clk_2_cry_9_c_RNITRP2
    input  pin POWERLED.count_clk_RNIECHG2_0[10]/I1
    instance   POWERLED.count_clk_RNIECHG2_0[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIECHG2_0[10]/O
    net        POWERLED.un1_count_clk_2_axb_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[13]
69) instance count_clk_RNIRN4G2[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_RNIRN4G2[13]/I1
    instance   POWERLED.count_clk_RNIRN4G2[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRN4G2[13]/O
    net        POWERLED.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.un1_count_clk_2_axb_12
70) instance count_clk_RNIPK3G2_0[12] (in view: work.powerled_block(netlist)), output net un1_count_clk_2_axb_12 (in view: work.powerled_block(netlist))
    net        POWERLED.un1_count_clk_2_axb_12
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.un1_count_clk_2_cry_11_c_RNI62C2
    input  pin POWERLED.count_clk_RNIPK3G2_0[12]/I1
    instance   POWERLED.count_clk_RNIPK3G2_0[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPK3G2_0[12]/O
    net        POWERLED.un1_count_clk_2_axb_12
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_1[14]
71) instance un1_count_clk_2_cry_13_c_RNITQ5G2 (in view: work.powerled_block(netlist)), output net count_clk_1[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNILKND2_0[14]/I1
    instance   POWERLED.count_clk_RNILKND2_0[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNILKND2_0[14]/O
    net        POWERLED.un1_count_clk_2_axb_14
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2/O
    net        POWERLED.count_clk_1[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[15]
72) instance count_clk_RNIVT6G2[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.count_clk_1[15]
    input  pin POWERLED.count_clk_RNIVT6G2[15]/I1
    instance   POWERLED.count_clk_RNIVT6G2[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVT6G2[15]/O
    net        POWERLED.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[7]
73) instance count_off_RNIJTQIG[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIASFA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIASFA7/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIJTQIG[7]/I1
    instance   POWERLED.count_off_RNIJTQIG[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJTQIG[7]/O
    net        POWERLED.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[6]
74) instance count_off_RNIHQPIG[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNIHQPIG[6]/I1
    instance   POWERLED.count_off_RNIHQPIG[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHQPIG[6]/O
    net        POWERLED.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[5]
75) instance count_off_RNIFNOIG[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIFNOIG[5]/I1
    instance   POWERLED.count_off_RNIFNOIG[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFNOIG[5]/O
    net        POWERLED.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[4]
76) instance count_off_RNIDKNIG[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNIDKNIG[4]/I2
    instance   POWERLED.count_off_RNIDKNIG[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDKNIG[4]/O
    net        POWERLED.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[3]
77) instance count_off_RNIBHMIG[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.count_off_RNIBHMIG[3]/I2
    instance   POWERLED.count_off_RNIBHMIG[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBHMIG[3]/O
    net        POWERLED.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[2]
78) instance count_off_RNI9ELIG[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI5IAA7/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI5IAA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI5IAA7/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNI9ELIG[2]/I1
    instance   POWERLED.count_off_RNI9ELIG[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI9ELIG[2]/O
    net        POWERLED.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[1]
79) instance count_off_RNIH5L3G[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNIH5L3G[1]/I2
    instance   POWERLED.count_off_RNIH5L3G[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIH5L3G[1]/O
    net        POWERLED.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[0]
80) instance count_off_RNIG4L3G[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNIEAAR6[0]/I1
    instance   POWERLED.count_off_RNIEAAR6[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIEAAR6[0]/O
    net        POWERLED.count_off_1[0]
    input  pin POWERLED.count_off_RNIG4L3G[0]/I1
    instance   POWERLED.count_off_RNIG4L3G[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG4L3G[0]/O
    net        POWERLED.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[8]
81) instance count_off_RNIL0SIG[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7/O
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_RNIL0SIG[8]/I1
    instance   POWERLED.count_off_RNIL0SIG[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIL0SIG[8]/O
    net        POWERLED.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[13]
82) instance count_off_RNIDRHFG[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNINC297/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNINC297 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNINC297/O
    net        POWERLED.count_off_1[13]
    input  pin POWERLED.count_off_RNIDRHFG[13]/I1
    instance   POWERLED.count_off_RNIDRHFG[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDRHFG[13]/O
    net        POWERLED.count_off[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[12]
83) instance count_off_RNIBOGFG[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNIMA197/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNIMA197 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNIMA197/O
    net        POWERLED.count_off_1[12]
    input  pin POWERLED.count_off_RNIBOGFG[12]/I1
    instance   POWERLED.count_off_RNIBOGFG[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBOGFG[12]/O
    net        POWERLED.count_off[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[11]
84) instance count_off_RNI9LFFG[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[11]
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNIL8097/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNIL8097 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNIL8097/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNI9LFFG[11]/I1
    instance   POWERLED.count_off_RNI9LFFG[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI9LFFG[11]/O
    net        POWERLED.count_off[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[10]
85) instance count_off_RNI0E2HG[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNID2JA7/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNID2JA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNID2JA7/O
    net        POWERLED.count_off_1[10]
    input  pin POWERLED.count_off_RNI0E2HG[10]/I1
    instance   POWERLED.count_off_RNI0E2HG[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI0E2HG[10]/O
    net        POWERLED.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[9]
86) instance count_off_RNIN3TIG[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[9]
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNIN3TIG[9]/I1
    instance   POWERLED.count_off_RNIN3TIG[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN3TIG[9]/O
    net        POWERLED.count_off[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[14]
87) instance count_off_RNIFUIFG[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[14]
    input  pin POWERLED.un3_count_off_1_cry_13_c_RNIOE397/I1
    instance   POWERLED.un3_count_off_1_cry_13_c_RNIOE397 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_13_c_RNIOE397/O
    net        POWERLED.count_off_1[14]
    input  pin POWERLED.count_off_RNIFUIFG[14]/I1
    instance   POWERLED.count_off_RNIFUIFG[14] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFUIFG[14]/O
    net        POWERLED.count_off[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[15]
88) instance count_off_RNIH1KFG[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[15]
    input  pin POWERLED.un3_count_off_1_cry_14_c_RNIPG497/I0
    instance   POWERLED.un3_count_off_1_cry_14_c_RNIPG497 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_14_c_RNIPG497/O
    net        POWERLED.un3_count_off_1_cry_14_c_RNIPG497
    input  pin POWERLED.count_off_RNIH1KFG[15]/I1
    instance   POWERLED.count_off_RNIH1KFG[15] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIH1KFG[15]/O
    net        POWERLED.count_off[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]
89) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2266_i
90) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2266_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_670
91) instance curr_state_RNIDKSB1[1] (in view: work.pch_pwrok_block(netlist)), output net N_670 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
92) instance curr_state_RNIB48V1[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2284_i
93) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_2284_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[12]
94) instance count_RNIGJUB4[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[11]
95) instance count_RNIEGTB4[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10
96) instance count_RNI58BH4[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_9
97) instance count_RNI27DA2[9] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[8]
98) instance count_RNIQOP84[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_7
99) instance count_RNI05DA2[7] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[6]
100) instance count_RNIMIN84[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[5]
101) instance count_RNIKFM84[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_4
102) instance count_RNIT1DA2[4] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[3]
103) instance count_RNIG9K84[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
104) instance count_RNIE6J84[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1
105) instance count_RNIQUCA2[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_1_i_a2_11[0]
106) instance count_RNI55U5D[2] (in view: work.pch_pwrok_block(netlist)), output net count_1_i_a2_11[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_13
107) instance count_RNIRP9H1[1] (in view: work.pch_pwrok_block(netlist)), output net count_rst_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_5
108) instance un2_count_1_cry_8_c_RNIQKDU1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_5 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_7
109) instance un2_count_1_cry_6_c_RNIOGBU1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_10
110) instance un2_count_1_cry_3_c_RNILA8U1 (in view: work.pch_pwrok_block(netlist)), output net count_rst_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[0]
111) instance count_RNID4B5D[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_386
112) instance count_RNIPCK99_0[1] (in view: work.pch_pwrok_block(netlist)), output net N_386 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[14]
113) instance count_RNIKP0C4[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_13
114) instance count_RNIIMVB4[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
115) instance count_RNIMS1C4[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
116) instance curr_state_RNIC58V1[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
117) instance curr_state_2_RNIMPBA[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
118) instance curr_state_2_RNITHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1_i
119) instance count_2_RNI0JCD2[1] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
120) instance count_2_RNI9HKU[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
121) instance count_2_RNI7EJU[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
122) instance count_2_RNI5BIU[2] (in view: work.vpp_vddq_block(netlist)), output net count_2[2] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1
123) instance count_2_RNIM9AN[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
124) instance count_2_RNIL8AN[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_639
125) instance curr_state_2_4_1_0_.m6_i_0_a2_0 (in view: work.vpp_vddq_block(netlist)), output net N_639 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_RNI[1]
126) instance curr_state_2_RNI[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2_RNI[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[6]
127) instance un1_count_2_1_cry_5_c_RNIDNMU (in view: work.vpp_vddq_block(netlist)), output net count_2_1[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
128) instance count_2_RNIBKLU[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
129) instance count_2_RNIHTOU[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
130) instance count_2_RNIFQNU[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
131) instance count_2_RNIS3FU[10] (in view: work.vpp_vddq_block(netlist)), output net count_2[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
132) instance count_2_RNIJ0QU[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
133) instance count_2_RNI52L41[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
134) instance count_2_RNI75M41[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
135) instance count_2_RNI98N41[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
136) instance count_2_RNIBBO41[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
137) instance count_2_RNIDEP41[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 99.62ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 11:32:10 2022
#


Top view:               TOP
Requested Frequency:    10.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -17.579

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       10.0 MHz      8.5 MHz       99.616        117.195       -17.579     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  99.616      -17.579  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                                Starting                                              Arrival            
Instance                        Reference        Type        Pin     Net              Time        Slack  
                                Clock                                                                    
---------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_rep2     0.796       -17.579
COUNTER.counter[0]              TOP|FPGA_OSC     SB_DFF      Q       counter[0]       0.796       -17.422
COUNTER.counter[2]              TOP|FPGA_OSC     SB_DFF      Q       counter[2]       0.796       -17.350
RSMRST_PWRGD.RSMRSTn_2_fast     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_fast     0.796       -17.323
COUNTER.counter[3]              TOP|FPGA_OSC     SB_DFF      Q       counter[3]       0.796       -17.319
RSMRST_PWRGD.RSMRSTn_2_rep1     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_rep1     0.796       -17.271
COUNTER.counter[4]              TOP|FPGA_OSC     SB_DFF      Q       counter[4]       0.796       -17.226
COUNTER.counter[1]              TOP|FPGA_OSC     SB_DFF      Q       counter[1]       0.796       -17.222
COUNTER.counter[5]              TOP|FPGA_OSC     SB_DFF      Q       counter[5]       0.796       -17.150
COUNTER.counter[6]              TOP|FPGA_OSC     SB_DFF      Q       counter[6]       0.796       -17.119
=========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                Required            
Instance                   Reference        Type        Pin     Net                Time         Slack  
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]     TOP|FPGA_OSC     SB_DFFE     D       N_437_rep1         99.461       -17.579
POWERLED.pwm_out           TOP|FPGA_OSC     SB_DFFR     D       pwm_out_0          99.461       -17.579
POWERLED.count_off[0]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[0]     99.461       64.478 
POWERLED.count_off[1]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[1]     99.461       64.478 
POWERLED.count_off[2]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[2]     99.461       64.478 
POWERLED.count_off[3]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[3]     99.461       64.478 
POWERLED.count_off[4]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[4]     99.461       64.478 
POWERLED.count_off[5]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[5]     99.461       64.478 
POWERLED.count_off[6]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[6]     99.461       64.478 
POWERLED.count_off[7]      TOP|FPGA_OSC     SB_DFFE     D       count_off_1[7]     99.461       64.478 
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      99.616
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.461

    - Propagation time:                      117.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.579

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2_rep2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2                                           SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_rep2                                                          Net          -        -       1.599     -           15        
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      I1       In      -         2.395       -         
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      O        Out     0.558     2.953       -         
N_203                                                                 Net          -        -       1.371     -           10        
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      I0       In      -         4.324       -         
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      O        Out     0.661     4.986       -         
N_531                                                                 Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      I2       In      -         6.356       -         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      O        Out     0.558     6.915       -         
un1_clk_100khz_51_and_i_3                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      I3       In      -         8.286       -         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      O        Out     0.424     8.709       -         
dutycycle_RNI0DF58[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      I3       In      -         10.080      -         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      O        Out     0.465     10.546      -         
dutycycle[6]                                                          Net          -        -       1.371     -           24        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         11.916      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     12.578      -         
dutycycle_RNI[4]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      I2       In      -         13.949      -         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      O        Out     0.558     14.507      -         
un1_dutycycle_53_22                                                   Net          -        -       1.371     -           4         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      I3       In      -         15.878      -         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      O        Out     0.465     16.343      -         
un1_dutycycle_53_45_0                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      I2       In      -         17.714      -         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.558     18.272      -         
un1_dutycycle_53_axb_11                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      I1       In      -         19.643      -         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      O        Out     0.589     20.233      -         
dutycycle_RNI_0[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.137      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.517      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.531      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.717      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.731      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.917      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.931      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.117      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.503      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.968      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.339      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.001      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.372      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.961      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.332      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.993      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.898      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.278      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.478      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.492      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.678      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.692      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.878      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.853      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.886      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.791      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.170      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.370      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.570      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.584      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.770      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.970      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.356      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.821      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.854      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.759      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.138      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.338      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.538      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.738      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.938      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.324      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.789      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.822      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.727      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.106      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.306      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.506      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.706      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.906      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.757      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.790      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.695      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.074      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.274      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.474      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.674      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.874      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.725      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.758      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.663      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.042      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.242      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.442      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.456      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.642      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.842      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.694      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.726      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.631      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.011      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.025      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.211      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.410      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.611      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.810      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.197      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.662      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.694      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.979      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.179      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.379      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.579      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.779      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.165      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.630      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.662      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.947      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.147      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.347      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.547      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.747      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.133      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.598      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.630      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.915      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.115      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.315      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.515      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.529      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.715      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.101      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.566      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.598      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.883      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.083      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.283      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.483      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.683      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.069      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.534      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.905      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.567      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.851      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.051      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.251      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.451      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.651      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.502      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.873      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.535      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.819      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.019      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.219      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.233      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.419      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.619      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.470      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.841      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.503      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.408      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.787      -         
mult1_un145_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.987      -         
mult1_un145_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.187      -         
mult1_un145_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.201      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.387      -         
mult1_un145_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.587      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.973      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.438      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.809      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.471      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.755      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.955      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.155     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.169     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.355     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.369     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.555     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.941     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.406     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.777     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.439     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.344     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.723     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.737     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.923     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.937     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.123     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.137     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.323     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.337     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.523     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.909     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.375     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.746     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.407     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.778     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.440     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.345     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.682     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.696     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.882     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.896     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.082     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.096     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.282     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.296     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.482     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.496     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.682     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.696     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.882     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.896     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.082     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.096     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.282     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.296     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.482     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.496     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.682     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.696     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.882     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.896     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.082     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.096     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.282     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.296     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.482     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.496     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.682     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.068     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.533     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.040     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.195 is 49.958(42.6%) logic and 67.237(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      99.616
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.461

    - Propagation time:                      117.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -17.579

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2_rep2 / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2                                           SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_rep2                                                          Net          -        -       1.599     -           15        
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      I1       In      -         2.395       -         
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      O        Out     0.558     2.953       -         
N_203                                                                 Net          -        -       1.371     -           10        
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      I0       In      -         4.324       -         
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      O        Out     0.661     4.986       -         
N_531                                                                 Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      I2       In      -         6.356       -         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      O        Out     0.558     6.915       -         
un1_clk_100khz_51_and_i_3                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      I3       In      -         8.286       -         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      O        Out     0.424     8.709       -         
dutycycle_RNI0DF58[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      I3       In      -         10.080      -         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      O        Out     0.465     10.546      -         
dutycycle[6]                                                          Net          -        -       1.371     -           24        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         11.916      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     12.578      -         
dutycycle_RNI[4]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      I2       In      -         13.949      -         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      O        Out     0.558     14.507      -         
un1_dutycycle_53_22                                                   Net          -        -       1.371     -           4         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      I3       In      -         15.878      -         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      O        Out     0.465     16.343      -         
un1_dutycycle_53_45_0                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      I2       In      -         17.714      -         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.558     18.272      -         
un1_dutycycle_53_axb_11                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      I1       In      -         19.643      -         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      O        Out     0.589     20.233      -         
dutycycle_RNI_0[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.137      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.517      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.531      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.717      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.731      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.917      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.931      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.117      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.503      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.968      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.339      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.001      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.372      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.961      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.332      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.993      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.898      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.278      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.478      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.492      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.678      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.692      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.878      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.853      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.886      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.791      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.170      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.370      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.570      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.584      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.770      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.970      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.356      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.821      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.854      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.759      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.138      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.338      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.538      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.738      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.938      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.324      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.789      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.822      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.727      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.106      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.306      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.506      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.706      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.906      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.757      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.790      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.695      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.074      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.274      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.474      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.674      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.874      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.725      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.758      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.663      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.042      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.242      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.442      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.456      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.642      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.842      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.694      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.726      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.631      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.011      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.025      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.211      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.410      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.611      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.810      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.197      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.662      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.694      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.979      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.179      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.379      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.579      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.779      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.165      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.630      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.662      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.947      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.147      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.347      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.547      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.747      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.133      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.598      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.630      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.915      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.115      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.315      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.515      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.529      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.715      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.101      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.566      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.598      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.883      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.083      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.283      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.483      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.683      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.069      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.534      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.905      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.567      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.851      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.051      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.251      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.451      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.651      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.502      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.873      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.535      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.819      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.019      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.219      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.233      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.419      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.619      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.470      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.841      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.503      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.408      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.787      -         
mult1_un145_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.987      -         
mult1_un145_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.187      -         
mult1_un145_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.201      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.387      -         
mult1_un145_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.401      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.587      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.973      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.438      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.809      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.471      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.755      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.955      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.155     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.169     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.355     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.369     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.555     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.941     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.406     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.777     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.439     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.344     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.723     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.737     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.923     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.937     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.123     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.137     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.323     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.337     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.523     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.909     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.375     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.746     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.407     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.778     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.440     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.345     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.682     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.696     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.882     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.896     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.082     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.096     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.282     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.296     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.482     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.496     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.682     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.696     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.882     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.896     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.082     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.096     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.282     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.296     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.482     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.496     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.682     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.696     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.882     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.896     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.082     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.096     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.282     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.296     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.482     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.496     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.682     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.068     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.533     -         
pwm_out_0                                                             Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.040     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.195 is 49.958(42.6%) logic and 67.237(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      99.616
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.461

    - Propagation time:                      117.015
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.555

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2_rep2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2                                           SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_rep2                                                          Net          -        -       1.599     -           15        
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      I1       In      -         2.395       -         
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      O        Out     0.558     2.953       -         
N_203                                                                 Net          -        -       1.371     -           10        
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      I0       In      -         4.324       -         
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      O        Out     0.661     4.986       -         
N_531                                                                 Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      I2       In      -         6.356       -         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      O        Out     0.558     6.915       -         
un1_clk_100khz_51_and_i_3                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      I3       In      -         8.286       -         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      O        Out     0.424     8.709       -         
dutycycle_RNI0DF58[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      I3       In      -         10.080      -         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      O        Out     0.465     10.546      -         
dutycycle[6]                                                          Net          -        -       1.371     -           24        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         11.916      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     12.578      -         
dutycycle_RNI[4]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      I2       In      -         13.949      -         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      O        Out     0.558     14.507      -         
un1_dutycycle_53_22                                                   Net          -        -       1.371     -           4         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      I3       In      -         15.878      -         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      O        Out     0.465     16.343      -         
un1_dutycycle_53_45_0                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      I2       In      -         17.714      -         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.558     18.272      -         
un1_dutycycle_53_axb_11                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      I1       In      -         19.643      -         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      O        Out     0.589     20.233      -         
dutycycle_RNI_0[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.137      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.517      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.531      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.717      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.731      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.917      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.931      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.117      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.503      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.968      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.339      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.001      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         25.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     26.285      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.299      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.485      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.685      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         27.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     27.536      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.569      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.853      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.239      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.828      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.861      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.766      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.145      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.345      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.359      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.545      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.559      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.745      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.759      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.945      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.331      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.797      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.829      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.734      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.114      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.127      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.313      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.328      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.514      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.714      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.727      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.913      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.300      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.765      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.797      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.702      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.082      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.282      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.296      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.482      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.682      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.882      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.268      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.733      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.765      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.670      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.050      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.250      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.450      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.464      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.650      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.664      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.850      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.236      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.701      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.733      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.638      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.018      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.032      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.218      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.418      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.432      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.618      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.632      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.818      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.204      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.669      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.701      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.606      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.986      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.186      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.200      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.386      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.400      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.586      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.786      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.172      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.637      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.669      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.575      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.954      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.968      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.154      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.354      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.368      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.554      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.754      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.140      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.605      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.638      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.543      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.922      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.936      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.122      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.322      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.336      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.522      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.722      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.108      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.573      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.606      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.511      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.890      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.904      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.090      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.290      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.304      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.490      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.690      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.076      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.541      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.574      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.858      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.872      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.058      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.258      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.272      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.458      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.658      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.044      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.509      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.542      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.826      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.840      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.026      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.226      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.240      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.426      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.626      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.012      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.478      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.510      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.794      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.808      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.995      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.195      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.209      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.394      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.409      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.594      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.446      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.478      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.763      -         
mult1_un145_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.777      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.963      -         
mult1_un145_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.163      -         
mult1_un145_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.177      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.363      -         
mult1_un145_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.563      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.414      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.446      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.351      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.731      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.745      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.931      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.131     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.145     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.331     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.345     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.531     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.917     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.382     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.414     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.319     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.699     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.713     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.899     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.913     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.099     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.113     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.299     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.313     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.499     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.885     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.350     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.721     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.382     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.415     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.320     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.657     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.671     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.857     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.871     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.057     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.071     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.257     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.271     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.457     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.471     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.657     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.671     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.857     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.871     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.057     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.071     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.257     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.271     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.457     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.471     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.657     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.671     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.857     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.871     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.057     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.071     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.257     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.271     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.457     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.471     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.657     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.043     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.508     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.015     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.170 is 50.027(42.7%) logic and 67.143(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      99.616
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.461

    - Propagation time:                      117.015
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.555

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2_rep2 / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2                                           SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_rep2                                                          Net          -        -       1.599     -           15        
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      I1       In      -         2.395       -         
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      O        Out     0.558     2.953       -         
N_203                                                                 Net          -        -       1.371     -           10        
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      I0       In      -         4.324       -         
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      O        Out     0.661     4.986       -         
N_531                                                                 Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      I2       In      -         6.356       -         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      O        Out     0.558     6.915       -         
un1_clk_100khz_51_and_i_3                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      I3       In      -         8.286       -         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      O        Out     0.424     8.709       -         
dutycycle_RNI0DF58[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      I3       In      -         10.080      -         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      O        Out     0.465     10.546      -         
dutycycle[6]                                                          Net          -        -       1.371     -           24        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         11.916      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     12.578      -         
dutycycle_RNI[4]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      I2       In      -         13.949      -         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      O        Out     0.558     14.507      -         
un1_dutycycle_53_22                                                   Net          -        -       1.371     -           4         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      I3       In      -         15.878      -         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      O        Out     0.465     16.343      -         
un1_dutycycle_53_45_0                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      I2       In      -         17.714      -         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.558     18.272      -         
un1_dutycycle_53_axb_11                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      I1       In      -         19.643      -         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      O        Out     0.589     20.233      -         
dutycycle_RNI_0[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.137      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.517      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.531      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.717      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.731      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.917      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.931      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.117      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.503      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.968      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.339      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.001      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I0       In      -         25.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.380     26.285      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.299      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.485      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.685      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      I3       In      -         27.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_6_s        SB_LUT4      O        Out     0.465     27.536      -         
mult1_un47_sum_cry_6_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.569      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.853      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.239      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.828      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.861      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.766      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.145      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.345      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.359      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.545      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.559      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.745      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.759      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.945      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.331      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.797      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.829      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.734      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.114      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.127      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.313      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.328      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.514      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.714      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.727      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.913      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.300      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.765      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.797      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.702      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.082      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.282      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.296      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.482      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.682      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.882      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.268      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.733      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.765      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.670      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.050      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.250      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.450      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.464      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.650      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.664      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.850      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.236      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.701      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.733      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.638      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.018      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.032      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.218      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.418      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.432      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.618      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.632      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.818      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.204      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.669      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.701      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.606      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.986      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.186      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.200      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.386      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.400      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.586      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.786      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.172      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.637      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.669      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.575      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.954      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.968      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.154      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.354      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.368      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.554      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.754      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.140      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.605      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.638      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.543      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.922      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.936      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.122      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.322      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.336      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.522      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.722      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.108      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.573      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.606      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.511      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.890      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.904      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.090      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.290      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.304      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.490      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.690      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.076      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.541      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.574      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.479      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.858      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.872      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.058      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.258      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.272      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.458      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.472      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.658      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.044      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.509      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.542      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.826      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.840      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.026      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.226      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.240      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.426      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.440      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.626      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.012      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.478      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.510      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.794      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.808      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.995      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.008      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.195      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.209      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.394      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.409      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.594      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.446      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.478      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.763      -         
mult1_un145_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.777      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.963      -         
mult1_un145_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.163      -         
mult1_un145_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.177      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.363      -         
mult1_un145_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.377      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.563      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.414      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.446      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.351      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.731      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.745      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.931      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.131     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.145     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.331     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.345     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.531     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.917     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.382     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.414     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.319     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.699     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.713     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.899     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.913     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.099     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.113     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.299     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.313     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.499     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.885     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.350     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.721     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.382     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.753     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.415     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.320     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.657     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.671     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.857     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.871     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.057     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.071     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.257     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.271     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.457     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.471     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.657     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.671     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.857     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.871     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.057     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.071     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.257     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.271     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.457     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.471     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.657     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.671     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.857     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.871     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.057     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.071     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.257     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.271     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.457     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.471     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.657     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.043     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.508     -         
pwm_out_0                                                             Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.015     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.170 is 50.027(42.7%) logic and 67.143(57.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      99.616
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         99.461

    - Propagation time:                      116.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -17.507

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2_rep2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2_rep2                                           SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_rep2                                                          Net          -        -       1.599     -           15        
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      I1       In      -         2.395       -         
POWERLED.count_clk_RNI12AS[6]                                         SB_LUT4      O        Out     0.558     2.953       -         
N_203                                                                 Net          -        -       1.371     -           10        
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      I0       In      -         4.324       -         
POWERLED.func_state_RNI12AS_0[1]                                      SB_LUT4      O        Out     0.661     4.986       -         
N_531                                                                 Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      I2       In      -         6.356       -         
POWERLED.dutycycle_RNIBD845[6]                                        SB_LUT4      O        Out     0.558     6.915       -         
un1_clk_100khz_51_and_i_3                                             Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      I3       In      -         8.286       -         
POWERLED.dutycycle_RNI0DF58[5]                                        SB_LUT4      O        Out     0.424     8.709       -         
dutycycle_RNI0DF58[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      I3       In      -         10.080      -         
POWERLED.dutycycle_RNIQCMNB[6]                                        SB_LUT4      O        Out     0.465     10.546      -         
dutycycle[6]                                                          Net          -        -       1.371     -           24        
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      I0       In      -         11.916      -         
POWERLED.dutycycle_RNI[4]                                             SB_LUT4      O        Out     0.661     12.578      -         
dutycycle_RNI[4]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      I2       In      -         13.949      -         
POWERLED.dutycycle_RNI_0[7]                                           SB_LUT4      O        Out     0.558     14.507      -         
un1_dutycycle_53_22                                                   Net          -        -       1.371     -           4         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      I3       In      -         15.878      -         
POWERLED.dutycycle_RNI[10]                                            SB_LUT4      O        Out     0.465     16.343      -         
un1_dutycycle_53_45_0                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      I2       In      -         17.714      -         
POWERLED.dutycycle_RNI_0[10]                                          SB_LUT4      O        Out     0.558     18.272      -         
un1_dutycycle_53_axb_11                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      I1       In      -         19.643      -         
POWERLED.dutycycle_RNI_0[14]                                          SB_LUT4      O        Out     0.589     20.233      -         
dutycycle_RNI_0[14]                                                   Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     I0       In      -         21.137      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.380     21.517      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.531      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.717      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.731      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.917      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.931      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.117      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.503      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.968      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.339      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.001      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I1       In      -         26.372      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.589     26.961      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I1       In      -         28.332      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.589     28.921      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.826      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.206      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.406      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.419      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.605      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.619      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.805      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I1       In      -         31.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.589     31.781      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.813      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.098      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.112      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.298      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.312      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.498      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.512      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.698      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.712      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.898      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.749      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.781      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.066      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.080      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.266      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.280      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.466      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.666      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.680      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.866      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.717      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.749      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.034      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.048      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.234      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.434      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.448      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.634      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.834      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.685      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.718      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.002      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.016      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.202      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.402      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.416      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.602      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.802      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.653      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.686      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.970      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.984      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.170      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.370      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.570      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.584      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.770      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.621      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.654      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.559      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.938      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.952      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.138      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.338      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.538      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.738      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.589      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.622      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.527      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.906      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.920      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.106      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.306      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.506      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.706      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.092      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.557      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.928      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.590      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.495      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.874      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.888      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.074      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.274      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.474      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.674      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.060      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.525      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.558      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.463      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.843      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.043      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.057      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.243      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.257      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.442      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.642      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.028      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.494      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.526      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.431      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.811      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.825      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.011      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.025      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.211      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.411      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.611      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.462      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.494      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.399      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.779      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.979      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.179      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.379      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.579      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.965      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.430      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.801      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.462      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.367      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.747      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.947      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.147      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.347      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.547      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.398      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.769      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.430      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.335      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.715      -         
mult1_un145_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.729      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.915      -         
mult1_un145_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.115      -         
mult1_un145_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.315      -         
mult1_un145_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.515      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.901      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.366      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.737      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.398      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.304      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.683      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.697      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.883      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.083     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.097     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.283     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.297     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.483     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.869     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.334     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.705     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.367     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.272     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.651     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.665     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.851     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.865     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.051     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.065     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.251     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.265     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.451     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.837     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.302     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.673     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.335     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.706     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.367     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.272     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.610     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.624     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.810     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.824     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.010     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.024     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.210     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.224     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.409     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.424     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.610     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.624     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.810     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.824     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.010     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.024     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.210     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.224     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.409     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.424     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.610     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.624     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.810     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.824     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.010     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.024     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.210     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.224     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.409     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.424     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.610     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.996     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.461     -         
N_437_rep1                                                            Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.968     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.123 is 49.886(42.6%) logic and 67.237(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 172MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             7 uses
SB_CARRY        310 uses
SB_DFF          39 uses
SB_DFFE         99 uses
SB_DFFER        16 uses
SB_DFFESR       2 uses
SB_DFFR         15 uses
SB_DFFS         3 uses
SB_DFFSR        30 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         858 uses

I/O Register bits:                  0
Register bits not including I/Os:   204 (15%)
Total load per clock:
   TOP|FPGA_OSC: 204

@S |Mapping Summary:
Total  LUTs: 858 (67%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 858 = 858 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 172MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Mon Jun 13 11:32:10 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Parsing constraint file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
sdc_reader OK C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
Stored edif netlist at C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP...
Warning: Removing the net 'FPGA_SLP_WLAN_N' becasue it is not driving any logic
Warning: Removing the net 'SLP_S0n' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE0_FPGA' becasue it is not driving any logic
Warning: Removing the net 'V12_MAIN_MON' becasue it is not driving any logic
Warning: Removing the net 'TPM_GPIO' becasue it is not driving any logic
Warning: Removing the net 'VCCINAUX_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'VR_READY_VCCINAUX' becasue it is not driving any logic
Warning: Removing the net 'V33DSW_OK' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_1' becasue it is not driving any logic
Warning: Removing the net 'VCCIN_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'PLTRSTn' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_2' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE1_FPGA' becasue it is not driving any logic
Warning: Removing the net 'SLP_S5n' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO3' becasue it is not driving any logic
Warning: Removing the net 'VCCST_OVERRIDE_3V3' becasue it is not driving any logic
Warning: Removing the net 'SOC_SPKR' becasue it is not driving any logic
Warning: Removing the net 'VR_PROCHOT_FPGA_OUT_N' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_2' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_3' becasue it is not driving any logic
Warning: Removing the net 'CPU_C10_GATE_N' becasue it is not driving any logic
Warning: Removing the net 'SUSACK_N' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO2' becasue it is not driving any logic
Warning: Removing the net 'SUSWARN_N' becasue it is not driving any logic
Warning: Removing the net 'PWRBTNn' becasue it is not driving any logic

write Timing Constraint to C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	858
    Number of DFFs      	:	204
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	310
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	58
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	43
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	21
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	122
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/in3" to pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/in3" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/in2" to pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/in0" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/in2" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_0_LC_108/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_LC_110/in3" to pin "PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_LC_110/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_LC_110/in1" to pin "PCH_PWRGD.curr_state_7_1_0_.m6_i_i_a2_LC_110/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/in0" to pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/in1" to pin "PCH_PWRGD.count_RNIK6UQA[1]_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_0[1]_LC_98/in0" to pin "PCH_PWRGD.count_RNIPCK99_0[1]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIKP0C4[14]_LC_95/in3" to pin "PCH_PWRGD.count_RNIKP0C4[14]_LC_95/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_128/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_128/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMIN84[6]_LC_96/in3" to pin "PCH_PWRGD.count_RNIMIN84[6]_LC_96/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI05DA2_0[7]_LC_78/in3" to pin "PCH_PWRGD.count_RNI05DA2_0[7]_LC_78/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_134/in0" to pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_134/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_974/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_974/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/in1" to pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_135/in0" to pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_975/in1" to pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_975/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_136/in0" to pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_136/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_976/in1" to pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_976/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_137/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_137/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/in0" to pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_124/in0" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_124/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_970/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_970/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_125/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_126/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIRP9H1[1]_LC_103/in0" to pin "PCH_PWRGD.count_RNIRP9H1[1]_LC_103/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_129/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/in3" to pin "PCH_PWRGD.count_RNIPCK99[1]_LC_99/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_130/in0" to pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_130/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_971/in1" to pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_971/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_131/in0" to pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_131/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_972/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_972/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI05DA2_0[7]_LC_78/in1" to pin "PCH_PWRGD.count_RNI05DA2_0[7]_LC_78/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_132/in0" to pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_973/in1" to pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_973/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/in3" to pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/in1" to pin "PCH_PWRGD.curr_state_RNISDK72[0]_LC_116/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DF58[5]_LC_239/in3" to pin "POWERLED.dutycycle_RNI0DF58[5]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5[0]_LC_152/in1" to pin "POWERLED.count_RNIE5D5[0]_LC_152/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5[1]_LC_153/in0" to pin "POWERLED.count_RNIE5D5[1]_LC_153/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_730/in1" to pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_730/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNI[0]_LC_236/in1" to pin "POWERLED.curr_state_RNI[0]_LC_236/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_497/in1" to pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_498/in1" to pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_498/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_499/in1" to pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_499/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_500/in1" to pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_500/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_501/in1" to pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_501/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_502/in1" to pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_502/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_503/in1" to pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_503/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_504/in1" to pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_504/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_505/in1" to pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_505/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_492/in1" to pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_492/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_493/in1" to pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_493/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_494/in1" to pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_494/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_495/in1" to pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_496/in0" to pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_729/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_729/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_726/in1" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_726/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_725/in1" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_725/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_724/in1" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_724/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_723/in1" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_723/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_722/in1" to pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_722/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_738/in1" to pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_738/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_737/in1" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_737/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_7_c_inv_LC_736/in1" to pin "POWERLED.un85_clk_100khz_cry_7_c_inv_LC_736/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_6_c_inv_LC_735/in1" to pin "POWERLED.un85_clk_100khz_cry_6_c_inv_LC_735/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_5_c_inv_LC_734/in1" to pin "POWERLED.un85_clk_100khz_cry_5_c_inv_LC_734/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_4_c_inv_LC_733/in1" to pin "POWERLED.un85_clk_100khz_cry_4_c_inv_LC_733/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_3_c_inv_LC_732/in1" to pin "POWERLED.un85_clk_100khz_cry_3_c_inv_LC_732/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_2_c_inv_LC_731/in1" to pin "POWERLED.un85_clk_100khz_cry_2_c_inv_LC_731/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_0_c_inv_LC_721/in1" to pin "POWERLED.un85_clk_100khz_cry_0_c_inv_LC_721/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_727/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_727/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_727/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_727/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6[5]_LC_284/in2" to pin "POWERLED.dutycycle_RNIGV3L6[5]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6[5]_LC_284/in0" to pin "POWERLED.dutycycle_RNIGV3L6[5]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DF58[5]_LC_239/in2" to pin "POWERLED.dutycycle_RNI0DF58[5]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIIASA2[0]_LC_287/in2" to pin "POWERLED.dutycycle_RNIIASA2[0]_LC_287/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0[6]_LC_325/in1" to pin "POWERLED.dutycycle_RNI_0[6]_LC_325/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3[5]_LC_367/in0" to pin "POWERLED.dutycycle_RNI_3[5]_LC_367/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6[10]_LC_303/in1" to pin "POWERLED.dutycycle_RNIRUFD6[10]_LC_303/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/in3" to pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/in1" to pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0[6]_LC_325/in0" to pin "POWERLED.dutycycle_RNI_0[6]_LC_325/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS[1]_LC_440/in3" to pin "POWERLED.func_state_RNIOGRS[1]_LC_440/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4[5]_LC_376/in1" to pin "POWERLED.dutycycle_RNI_4[5]_LC_376/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_7[5]_LC_391/in1" to pin "POWERLED.dutycycle_RNI_7[5]_LC_391/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/in0" to pin "POWERLED.dutycycle_RNI5TUF2[10]_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6[11]_LC_304/in1" to pin "POWERLED.dutycycle_RNIRUFD6[11]_LC_304/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[11]_LC_258/in3" to pin "POWERLED.dutycycle_RNI5TUF2[11]_LC_258/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[11]_LC_258/in1" to pin "POWERLED.dutycycle_RNI5TUF2[11]_LC_258/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5[12]_LC_380/in3" to pin "POWERLED.dutycycle_RNI_5[12]_LC_380/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFDK47[11]_LC_282/in3" to pin "POWERLED.dutycycle_RNIFDK47[11]_LC_282/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHGL47[12]_LC_286/in2" to pin "POWERLED.dutycycle_RNIHGL47[12]_LC_286/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4[12]_LC_373/in0" to pin "POWERLED.dutycycle_RNI_4[12]_LC_373/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_526/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_526/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRPVQ5[13]_LC_301/in2" to pin "POWERLED.dutycycle_RNIRPVQ5[13]_LC_301/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5[12]_LC_380/in1" to pin "POWERLED.dutycycle_RNI_5[12]_LC_380/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_527/in2" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_527/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTAN6[14]_LC_309/in2" to pin "POWERLED.dutycycle_RNITTAN6[14]_LC_309/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_528/in2" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_528/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0CN6[15]_LC_311/in2" to pin "POWERLED.dutycycle_RNIV0CN6[15]_LC_311/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_529/in1" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_529/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6[3]_LC_306/in1" to pin "POWERLED.dutycycle_RNIRUFD6[3]_LC_306/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[3]_LC_260/in3" to pin "POWERLED.dutycycle_RNI5TUF2[3]_LC_260/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2[3]_LC_260/in1" to pin "POWERLED.dutycycle_RNI5TUF2[3]_LC_260/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/in3" to pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIH92L6[3]_LC_285/in3" to pin "POWERLED.dutycycle_RNIH92L6[3]_LC_285/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIDH8E6[4]_LC_277/in2" to pin "POWERLED.dutycycle_RNIDH8E6[4]_LC_277/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_534/in2" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_534/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKVDEF[5]_LC_290/in0" to pin "POWERLED.dutycycle_RNIKVDEF[5]_LC_290/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIQCMNB[6]_LC_299/in0" to pin "POWERLED.dutycycle_RNIQCMNB[6]_LC_299/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICSH47[7]_LC_275/in2" to pin "POWERLED.dutycycle_RNICSH47[7]_LC_275/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_539/in2" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_539/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRNTO5[8]_LC_300/in2" to pin "POWERLED.dutycycle_RNIRNTO5[8]_LC_300/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5[12]_LC_380/in0" to pin "POWERLED.dutycycle_RNI_5[12]_LC_380/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_541/in2" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_541/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITR8L6[9]_LC_308/in2" to pin "POWERLED.dutycycle_RNITR8L6[9]_LC_308/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4[12]_LC_373/in2" to pin "POWERLED.dutycycle_RNI_4[12]_LC_373/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_542/in2" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_542/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI6P2N6[10]_LC_262/in3" to pin "POWERLED.dutycycle_RNI6P2N6[10]_LC_262/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNILPF34[3]_LC_180/in1" to pin "POWERLED.count_clk_RNILPF34[3]_LC_180/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/in0" to pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNINH2G2[11]_LC_182/in3" to pin "POWERLED.count_clk_RNINH2G2[11]_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_479/in1" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_479/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/in1" to pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_480/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_481/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_481/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/in3" to pin "POWERLED.count_clk_RNISLCE7[10]_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_482/in0" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_482/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNILKND2[14]_LC_179/in1" to pin "POWERLED.count_clk_RNILKND2[14]_LC_179/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI[0]_LC_198/in0" to pin "POWERLED.count_clk_RNI[0]_LC_198/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3[3]_LC_186/in2" to pin "POWERLED.count_clk_RNIPGQN2_3[3]_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6[0]_LC_431/in0" to pin "POWERLED.func_state_RNIEAAR6[0]_LC_431/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_225/in3" to pin "POWERLED.count_off_RNI_0[10]_LC_225/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI0E2HG[10]_LC_206/in1" to pin "POWERLED.count_off_RNI0E2HG[10]_LC_206/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_707/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_707/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_708/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_708/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_225/in2" to pin "POWERLED.count_off_RNI_0[10]_LC_225/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_709/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_709/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_710/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_710/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_711/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_711/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_225/in1" to pin "POWERLED.count_off_RNI_0[10]_LC_225/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI9ELIG[2]_LC_207/in1" to pin "POWERLED.count_off_RNI9ELIG[2]_LC_207/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIBHMIG[3]_LC_209/in2" to pin "POWERLED.count_off_RNIBHMIG[3]_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI[3]_LC_229/in3" to pin "POWERLED.count_off_RNI[3]_LC_229/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_714/in1" to pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_714/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_715/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_715/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_716/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_716/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI[3]_LC_229/in0" to pin "POWERLED.count_off_RNI[3]_LC_229/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_717/in1" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_717/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI[3]_LC_229/in1" to pin "POWERLED.count_off_RNI[3]_LC_229/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_718/in1" to pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_718/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_719/in1" to pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_719/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIBHMIG[3]_LC_209/in0" to pin "POWERLED.count_off_RNIBHMIG[3]_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIG4L3G[0]_LC_216/in1" to pin "POWERLED.count_off_RNIG4L3G[0]_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI[1]_LC_226/in1" to pin "POWERLED.count_off_RNI[1]_LC_226/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI2VV9A[0]_LC_407/in3" to pin "POWERLED.func_state_RNI2VV9A[0]_LC_407/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/in2" to pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8[5]_LC_394/in2" to pin "POWERLED.dutycycle_RNI_8[5]_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS[1]_LC_440/in1" to pin "POWERLED.func_state_RNIOGRS[1]_LC_440/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3[3]_LC_186/in1" to pin "POWERLED.count_clk_RNIPGQN2_3[3]_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_483/in1" to pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_483/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_484/in1" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_484/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_485/in1" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_485/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_486/in1" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_487/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_488/in1" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_488/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_489/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_489/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_490/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_491/in1" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_491/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI008L2[0]_LC_170/in1" to pin "POWERLED.count_clk_RNI008L2[0]_LC_170/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/in3" to pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/in0" to pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38[1]_LC_278/in1" to pin "POWERLED.dutycycle_RNIE0E38[1]_LC_278/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38[1]_LC_278/in2" to pin "POWERLED.dutycycle_RNIE0E38[1]_LC_278/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3[0]_LC_362/in0" to pin "POWERLED.dutycycle_RNI_3[0]_LC_362/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI[0]_LC_450/in0" to pin "POWERLED.func_state_RNI[0]_LC_450/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G[1]_LC_447/in2" to pin "POWERLED.func_state_RNIUKM0G[1]_LC_447/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/in1" to pin "POWERLED.func_state_RNI4TUGC[1]_LC_411/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G[1]_LC_447/in3" to pin "POWERLED.func_state_RNIUKM0G[1]_LC_447/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1[2]_LC_343/in1" to pin "POWERLED.dutycycle_RNI_1[2]_LC_343/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVSVI5[2]_LC_312/in3" to pin "POWERLED.dutycycle_RNIVSVI5[2]_LC_312/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_530/in2" to pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_530/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6[0]_LC_431/in2" to pin "POWERLED.func_state_RNIEAAR6[0]_LC_431/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP8K44[0]_LC_296/in2" to pin "POWERLED.dutycycle_RNIP8K44[0]_LC_296/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI[0]_LC_450/in3" to pin "POWERLED.func_state_RNI[0]_LC_450/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3[5]_LC_367/in1" to pin "POWERLED.dutycycle_RNI_3[5]_LC_367/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8[5]_LC_394/in1" to pin "POWERLED.dutycycle_RNI_8[5]_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/in1" to pin "POWERLED.dutycycle_RNIOI5P1_0[5]_LC_293/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI5SKJ1_0[1]_LC_415/in1" to pin "POWERLED.func_state_RNI5SKJ1_0[1]_LC_415/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIA2VR1[0]_LC_423/in1" to pin "POWERLED.func_state_RNIA2VR1[0]_LC_423/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNINDFD3[1]_LC_435/in1" to pin "POWERLED.func_state_RNINDFD3[1]_LC_435/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI6GV92[1]_LC_418/in2" to pin "POWERLED.func_state_RNI6GV92[1]_LC_418/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS[1]_LC_440/in0" to pin "POWERLED.func_state_RNIOGRS[1]_LC_440/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIP4521[1]_LC_442/in0" to pin "POWERLED.func_state_RNIP4521[1]_LC_442/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIS28SB[1]_LC_444/in3" to pin "POWERLED.func_state_RNIS28SB[1]_LC_444/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNITCGG2[1]_LC_445/in1" to pin "POWERLED.func_state_RNITCGG2[1]_LC_445/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNINDFD3[1]_LC_435/in2" to pin "POWERLED.func_state_RNINDFD3[1]_LC_435/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI6GV92[1]_LC_418/in1" to pin "POWERLED.func_state_RNI6GV92[1]_LC_418/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8[5]_LC_394/in0" to pin "POWERLED.dutycycle_RNI_8[5]_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIP4521[1]_LC_442/in1" to pin "POWERLED.func_state_RNIP4521[1]_LC_442/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIP4521[1]_LC_442/in2" to pin "POWERLED.func_state_RNIP4521[1]_LC_442/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_LC_823/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_LC_823/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1_LC_824/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_a2_1_LC_824/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_825/in3" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/in1" to pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[0]_LC_796/in1" to pin "VPP_VDDQ.count_2_RNI[0]_LC_796/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI[1]_LC_797/in0" to pin "VPP_VDDQ.count_2_RNI[1]_LC_797/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/in2" to pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_848/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_848/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_849/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_849/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/in0" to pin "VPP_VDDQ.count_2_RNI0JCD2[1]_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_850/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_850/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_851/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_851/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_852/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_852/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/in2" to pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_853/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_853/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_854/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_854/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_855/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_855/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/in0" to pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_856/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_856/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI52L41[11]_LC_776/in1" to pin "VPP_VDDQ.count_2_RNI52L41[11]_LC_776/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/in3" to pin "VPP_VDDQ.count_2_RNIFQNU_1[7]_LC_786/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_844/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_844/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_845/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_845/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_846/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_846/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_847/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_847/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_LC_823/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_0_LC_823/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_825/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/in1" to pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/in3" to pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/in2" to pin "VPP_VDDQ.curr_state_2_RNI1KAM[0]_LC_827/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	981
    Number of DFFs      	:	204
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	139
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	568
        CARRY Only       	:	38
        LUT with CARRY   	:	209
    LogicCells                  :	1019/1280
    PLBs                        :	136/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 72.7 (sec)

Final Design Statistics
    Number of LUTs      	:	981
    Number of DFFs      	:	204
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1019/1280
    PLBs                        :	145/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|FPGA_OSC | Frequency: 3.96 MHz | Target: 10.04 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 78.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 2623
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1019
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 2623
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1019
Translating sdc file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc...
Translated sdc file is C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --outdir "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc --outdir C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIIASA2_0_LC_11_10_4/in2" to pin "POWERLED.dutycycle_RNIIASA2_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/in2" to pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0AS_5_LC_9_7_5/in0" to pin "POWERLED.dutycycle_RNIV0AS_5_LC_9_7_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in3" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in2" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_15_7/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_15_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNI_0_LC_1_13_6/in1" to pin "POWERLED.curr_state_RNI_0_LC_1_13_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_1_12_6/in0" to pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_1_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_15_6/in1" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_15_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_1_12_5/in1" to pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_1_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_15_5/in1" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_15_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_1_12_4/in1" to pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_1_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_15_4/in1" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_15_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_1_12_3/in1" to pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_1_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_15_3/in1" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_15_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_1_12_2/in1" to pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_1_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_15_2/in1" to pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_15_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_1_12_1/in1" to pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_1_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_15_1/in1" to pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_15_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_1_12_0/in1" to pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_1_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/in1" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_1_11_7/in1" to pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_1_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryin" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_1_11_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_1_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_1_11_5/in1" to pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_1_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_1_11_4/in1" to pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_1_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_1_11_3/in1" to pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_1_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_1_11_2/in1" to pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_1_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_1_11_1/in1" to pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_1_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5_1_LC_1_10_4/in0" to pin "POWERLED.count_RNIE5D5_1_LC_1_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5_0_LC_1_10_2/in1" to pin "POWERLED.count_RNIE5D5_0_LC_1_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in2" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_6_LC_12_10_2/in0" to pin "POWERLED.dutycycle_RNI_0_6_LC_12_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/in1" to pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DF58_5_LC_12_11_7/in2" to pin "POWERLED.dutycycle_RNI0DF58_5_LC_12_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_7_5_LC_12_9_4/in1" to pin "POWERLED.dutycycle_RNI_7_5_LC_12_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/in1" to pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/in0" to pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in3" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/in1" to pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI12AS_6_LC_12_11_3/in0" to pin "POWERLED.dutycycle_RNI12AS_6_LC_12_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKVDEF_5_LC_12_9_2/in0" to pin "POWERLED.dutycycle_RNIKVDEF_5_LC_12_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in0" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1_LC_12_11_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIIK1T1_LC_12_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/in2" to pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in0" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0AS_5_LC_9_7_5/in1" to pin "POWERLED.dutycycle_RNIV0AS_5_LC_9_7_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIQCMNB_6_LC_12_10_1/in0" to pin "POWERLED.dutycycle_RNIQCMNB_6_LC_12_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI12AS_6_LC_12_11_3/in1" to pin "POWERLED.dutycycle_RNI12AS_6_LC_12_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in3" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_11_9_0/in1" to pin "POWERLED.func_state_RNI_0_LC_11_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in1" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIJM2T1_LC_12_11_0/in2" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIJM2T1_LC_12_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/in2" to pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNID4I22_1_LC_11_15_6/in1" to pin "POWERLED.func_state_RNID4I22_1_LC_11_15_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/in1" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID4I22_14_LC_11_15_4/in3" to pin "POWERLED.dutycycle_RNID4I22_14_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID4I22_14_LC_11_15_4/in1" to pin "POWERLED.dutycycle_RNID4I22_14_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI36306_14_LC_11_15_1/in1" to pin "POWERLED.dutycycle_RNI36306_14_LC_11_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTAN6_14_LC_8_15_0/in3" to pin "POWERLED.dutycycle_RNITTAN6_14_LC_8_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/in3" to pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_12_LC_11_14_6/in3" to pin "POWERLED.dutycycle_RNI5TUF2_12_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_12_LC_11_14_6/in1" to pin "POWERLED.dutycycle_RNI5TUF2_12_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6_12_LC_11_14_4/in1" to pin "POWERLED.dutycycle_RNIRUFD6_12_LC_11_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in2" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHGL47_12_LC_9_14_1/in3" to pin "POWERLED.dutycycle_RNIHGL47_12_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6_9_LC_11_13_5/in3" to pin "POWERLED.dutycycle_RNIRUFD6_9_LC_11_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_9_LC_11_13_2/in3" to pin "POWERLED.dutycycle_RNI5TUF2_9_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_9_LC_11_13_2/in1" to pin "POWERLED.dutycycle_RNI5TUF2_9_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/in2" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITR8L6_9_LC_8_13_6/in3" to pin "POWERLED.dutycycle_RNITR8L6_9_LC_8_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/in0" to pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRUFD6_3_LC_11_12_6/in1" to pin "POWERLED.dutycycle_RNIRUFD6_3_LC_11_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_3_LC_11_12_5/in3" to pin "POWERLED.dutycycle_RNI5TUF2_3_LC_11_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5TUF2_3_LC_11_12_5/in1" to pin "POWERLED.dutycycle_RNI5TUF2_3_LC_11_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIH92L6_3_LC_12_12_1/in3" to pin "POWERLED.dutycycle_RNIH92L6_3_LC_12_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/in0" to pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_4_0_LC_12_8_7/in0" to pin "POWERLED.func_state_RNI_4_0_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/in3" to pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/in2" to pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in0" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/in2" to pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/in2" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/in3" to pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/in3" to pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI24KO1_8_LC_7_16_3/in3" to pin "POWERLED.dutycycle_RNI24KO1_8_LC_7_16_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIDH8E6_4_LC_9_12_4/in2" to pin "POWERLED.dutycycle_RNIDH8E6_4_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP1UT_4_LC_9_12_3/in3" to pin "POWERLED.dutycycle_RNIP1UT_4_LC_9_12_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/in3" to pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/in1" to pin "POWERLED.dutycycle_RNI_2_14_LC_8_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/in2" to pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/in0" to pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_11_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/in3" to pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in1" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/in2" to pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/in0" to pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in0" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in2" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_7_4_6/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_7_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_7_4_5/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_7_4_4/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_7_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_7_4_3/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_7_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in3" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_7_4_2/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_7_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_9_c_RNID2JA7_LC_7_4_1/in1" to pin "POWERLED.un3_count_off_1_cry_9_c_RNID2JA7_LC_7_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_7_4_0/in1" to pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_7_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_7_3_7/in1" to pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_7_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_7_3_6/in1" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in2" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_7_3_5/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_7_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in1" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_7_3_4/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIDKNIG_4_LC_9_4_4/in2" to pin "POWERLED.count_off_RNIDKNIG_4_LC_9_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIBHMIG_3_LC_9_4_1/in2" to pin "POWERLED.count_off_RNIBHMIG_3_LC_9_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in0" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI9ELIG_2_LC_8_2_7/in1" to pin "POWERLED.count_off_RNI9ELIG_2_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/in2" to pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIG4L3G_0_LC_8_2_0/in1" to pin "POWERLED.count_off_RNIG4L3G_0_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/in2" to pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI48JN5_7_LC_11_11_5/in3" to pin "POWERLED.dutycycle_RNI48JN5_7_LC_11_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI48JN5_7_LC_11_11_5/in2" to pin "POWERLED.dutycycle_RNI48JN5_7_LC_11_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/in2" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICSH47_7_LC_8_10_2/in3" to pin "POWERLED.dutycycle_RNICSH47_7_LC_8_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT_LC_8_9_0/in2" to pin "POWERLED.un1_dutycycle_94_cry_1_c_RNIFBNT_LC_8_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVSVI5_2_LC_8_9_2/in3" to pin "POWERLED.dutycycle_RNIVSVI5_2_LC_8_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_2_LC_6_11_0/in1" to pin "POWERLED.dutycycle_RNI_1_2_LC_6_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUTUT3_1_LC_11_10_3/in1" to pin "POWERLED.func_state_RNIUTUT3_1_LC_11_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/in2" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in2" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in1" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPK3G2_0_12_LC_12_8_2/in1" to pin "POWERLED.count_clk_RNIPK3G2_0_12_LC_12_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_12_6_3/carryin" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_12_6_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in0" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_12_6_2/in1" to pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_12_6_1/in1" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_12_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/in2" to pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_12_6_0/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_12_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/in2" to pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/in3" to pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in1" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/in2" to pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI5DLR_0_1_LC_11_9_6/in0" to pin "POWERLED.func_state_RNI5DLR_0_1_LC_11_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_6_LC_12_10_3/in1" to pin "POWERLED.dutycycle_RNI_5_6_LC_12_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_12_5_7/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_12_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/in1" to pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_12_5_6/in1" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_12_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_12_5_5/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_12_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_12_5_4/in1" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_12_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_12_5_3/in1" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_12_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_12_5_2/in1" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_12_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_12_5_1/in1" to pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_12_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_0_LC_11_6_4/in1" to pin "POWERLED.count_clk_RNI_0_0_LC_11_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_LC_11_6_1/in0" to pin "POWERLED.count_clk_RNI_0_LC_11_6_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP8K44_0_LC_11_10_5/in2" to pin "POWERLED.dutycycle_RNIP8K44_0_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/in1" to pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_1_LC_11_7_0/in0" to pin "POWERLED.func_state_RNI_0_1_LC_11_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI5SKJ1_0_1_LC_12_8_0/in1" to pin "POWERLED.func_state_RNI5SKJ1_0_1_LC_12_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in0" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/in0" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/in1" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_11_5/in1" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_9_11_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/in1" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/in1" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/in1" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/in1" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/in1" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/in1" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/in1" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/in1" to pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/in1" to pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT_LC_9_10_1/in1" to pin "POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT_LC_9_10_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in1" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in1" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/in1" to pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/in3" to pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIVT6G2_15_LC_12_6_7/in2" to pin "POWERLED.count_clk_RNIVT6G2_15_LC_12_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNITCGG2_1_LC_12_9_7/in1" to pin "POWERLED.func_state_RNITCGG2_1_LC_12_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIS28SB_1_LC_9_7_7/in3" to pin "POWERLED.func_state_RNIS28SB_1_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/in3" to pin "POWERLED.dutycycle_RNIBD845_6_LC_12_11_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/in3" to pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/in0" to pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNILPF34_3_LC_11_7_3/in1" to pin "POWERLED.count_clk_RNILPF34_3_LC_11_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/in2" to pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in1" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/in0" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_6_LC_12_10_2/in1" to pin "POWERLED.dutycycle_RNI_0_6_LC_12_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in0" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/in2" to pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/in1" to pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in1" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/in2" to pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in2" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_8_6/carryin" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_8_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in2" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_7_LC_4_7_2/in1" to pin "VPP_VDDQ.count_2_RNIFQNU_7_LC_4_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in0" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in0" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_5_8_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_5_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/in2" to pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_8_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_8_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/in1" to pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_8_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI5BIU_2_LC_6_8_6/in1" to pin "VPP_VDDQ.count_2_RNI5BIU_2_LC_6_8_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_8_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in1" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in1" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/in0" to pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_0_LC_4_5_2/in1" to pin "VPP_VDDQ.count_2_RNI_0_LC_4_5_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in2" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in1" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in0" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in1" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in0" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/in3" to pin "VPP_VDDQ.count_2_RNI_2_LC_6_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_a2_1_LC_4_6_7/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_a2_1_LC_4_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_a2_0_LC_2_9_5/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_a2_0_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/in3" to pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/in3" to pin "VPP_VDDQ.curr_state_2_RNI1KAM_0_LC_4_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/in3" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIDEP41_15_LC_4_8_7/in2" to pin "VPP_VDDQ.count_2_RNIDEP41_15_LC_4_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in3" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in0" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in2" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_0_1_LC_2_4_5/in1" to pin "PCH_PWRGD.count_RNIPCK99_0_1_LC_2_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in3" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/in3" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in0" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_2_5_0/in0" to pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_2_5_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in2" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in3" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_6_6/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in2" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_6_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_1_6_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_1_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in0" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_6_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/in3" to pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_6_1/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_1_3_2/in0" to pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_1_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in1" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_3_5/in0" to pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_3_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in3" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_4_2/in0" to pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_4_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/in3" to pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/in3" to pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIRP9H1_1_LC_1_8_1/in0" to pin "PCH_PWRGD.count_RNIRP9H1_1_LC_1_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in3" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5/in0" to pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_0/in0" to pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_5_1/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/in2" to pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in3" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/in2" to pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNID4B5D_0_LC_2_5_4/in1" to pin "PCH_PWRGD.count_RNID4B5D_0_LC_2_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIEGTB4_11_LC_2_4_7/in1" to pin "PCH_PWRGD.count_RNIEGTB4_11_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/in2" to pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in2" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in1" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in1" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1384 
I1212: Iteration  1 :   468 unrouted : 1 seconds
I1212: Iteration  2 :   147 unrouted : 1 seconds
I1212: Iteration  3 :   111 unrouted : 0 seconds
I1212: Iteration  4 :    89 unrouted : 1 seconds
I1212: Iteration  5 :    62 unrouted : 0 seconds
I1212: Iteration  6 :    51 unrouted : 0 seconds
I1212: Iteration  7 :    34 unrouted : 0 seconds
I1212: Iteration  8 :    17 unrouted : 0 seconds
I1212: Iteration  9 :    16 unrouted : 0 seconds
I1212: Iteration 10 :    14 unrouted : 0 seconds
I1212: Iteration 11 :    14 unrouted : 0 seconds
I1212: Iteration 12 :    15 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v" --vhdl "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd" --lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc" --sdf-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --report-file "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc --sdf-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --report-file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_FPGA_OSC_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNI_0_LC_1_13_6/in0" to pin "POWERLED.curr_state_RNI_0_LC_1_13_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_1_12_6/in0" to pin "POWERLED.un1_count_cry_14_c_RNIDQ1D_LC_1_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_15_7/in2" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_4_15_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_1_12_5/in2" to pin "POWERLED.un1_count_cry_13_c_RNICO0D_LC_1_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_15_6/in1" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_4_15_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_1_12_4/in2" to pin "POWERLED.un1_count_cry_12_c_RNIBMVC_LC_1_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_15_5/in1" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_4_15_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_1_12_3/in2" to pin "POWERLED.un1_count_cry_11_c_RNIAKUC_LC_1_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_15_4/in2" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_4_15_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_1_12_2/in2" to pin "POWERLED.un1_count_cry_10_c_RNI9ITC_LC_1_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_15_3/in2" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_4_15_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_1_12_1/in2" to pin "POWERLED.un1_count_cry_9_c_RNI1OLE_LC_1_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_15_2/in1" to pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_4_15_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_1_12_0/in2" to pin "POWERLED.un1_count_cry_8_c_RNI0MKE_LC_1_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_15_1/in1" to pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_4_15_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_1_11_7/in2" to pin "POWERLED.un1_count_cry_7_c_RNIVJJE_LC_1_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/in1" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_1_11_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIUHIE_LC_1_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryin" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_4_15_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_1_11_5/in2" to pin "POWERLED.un1_count_cry_5_c_RNITFHE_LC_1_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_1_11_4/in2" to pin "POWERLED.un1_count_cry_4_c_RNISDGE_LC_1_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_1_11_3/in2" to pin "POWERLED.un1_count_cry_3_c_RNIRBFE_LC_1_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_1_11_2/in2" to pin "POWERLED.un1_count_cry_2_c_RNIQ9EE_LC_1_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_1_11_1/in2" to pin "POWERLED.un1_count_cry_1_c_RNIP7DE_LC_1_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5_1_LC_1_10_4/in0" to pin "POWERLED.count_RNIE5D5_1_LC_1_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNIE5D5_0_LC_1_10_2/in0" to pin "POWERLED.count_RNIE5D5_0_LC_1_10_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNIAVUE_LC_1_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in2" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_12_6_3/carryin" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_12_6_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPK3G2_0_12_LC_12_8_2/in0" to pin "POWERLED.count_clk_RNIPK3G2_0_12_LC_12_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in1" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_12_6_2/in1" to pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/in0" to pin "POWERLED.count_clk_RNISLCE7_10_LC_12_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_12_6_1/in1" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_12_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/in0" to pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in0" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in2" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in3" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/in3" to pin "POWERLED.dutycycle_RNIV0CN6_15_LC_8_15_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI36306_1_LC_11_15_7/in2" to pin "POWERLED.func_state_RNI36306_1_LC_11_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/in0" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/in1" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_9_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTAN6_14_LC_8_15_0/in1" to pin "POWERLED.dutycycle_RNITTAN6_14_LC_8_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/in0" to pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNILHQE_LC_9_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in1" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHGL47_12_LC_9_14_1/in0" to pin "POWERLED.dutycycle_RNIHGL47_12_LC_9_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/in3" to pin "POWERLED.dutycycle_RNIFDK47_11_LC_8_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/in1" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPE_LC_9_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/in2" to pin "POWERLED.dutycycle_RNI6P2N6_10_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_9_11_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/in1" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61_LC_9_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITR8L6_9_LC_8_13_6/in1" to pin "POWERLED.dutycycle_RNITR8L6_9_LC_8_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/in3" to pin "POWERLED.dutycycle_RNIRNTO5_8_LC_9_13_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI24KO1_8_LC_7_16_3/in2" to pin "POWERLED.dutycycle_RNI24KO1_8_LC_7_16_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/in1" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_9_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/in0" to pin "POWERLED.dutycycle_RNI_5_12_LC_7_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICSH47_7_LC_8_10_2/in3" to pin "POWERLED.dutycycle_RNICSH47_7_LC_8_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/in1" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_9_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_6_3_LC_12_10_5/in3" to pin "POWERLED.dutycycle_RNI_6_3_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/in2" to pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/in1" to pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in1" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_11_9_0/in1" to pin "POWERLED.func_state_RNI_0_LC_11_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIQCMNB_6_LC_12_10_1/in3" to pin "POWERLED.dutycycle_RNIQCMNB_6_LC_12_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/in2" to pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in1" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/in1" to pin "POWERLED.dutycycle_RNIGV3L6_5_LC_9_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in1" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_9_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKVDEF_5_LC_12_9_2/in0" to pin "POWERLED.dutycycle_RNIKVDEF_5_LC_12_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in0" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOGRS_2_LC_11_8_2/in2" to pin "POWERLED.dutycycle_RNIOGRS_2_LC_11_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/in0" to pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/in1" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNI7I21_LC_9_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIDH8E6_4_LC_9_12_4/in3" to pin "POWERLED.dutycycle_RNIDH8E6_4_LC_9_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_9_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/in1" to pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_9_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIH92L6_3_LC_12_12_1/in0" to pin "POWERLED.dutycycle_RNIH92L6_3_LC_12_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVSVI5_2_LC_8_9_2/in0" to pin "POWERLED.dutycycle_RNIVSVI5_2_LC_8_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV_LC_9_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_2_LC_6_11_0/in1" to pin "POWERLED.dutycycle_RNI_1_2_LC_6_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in0" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/in0" to pin "POWERLED.dutycycle_RNIE0E38_1_LC_11_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_6_3_LC_12_10_5/in1" to pin "POWERLED.dutycycle_RNI_6_3_LC_12_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in0" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/in2" to pin "POWERLED.dutycycle_RNI_4_0_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_11_9_0/in2" to pin "POWERLED.func_state_RNI_0_LC_11_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/in1" to pin "POWERLED.func_state_RNI_0_0_LC_11_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/in0" to pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in2" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in0" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_7_4_6/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPG497_LC_7_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_7_4_5/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOE397_LC_7_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_7_4_4/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINC297_LC_7_4_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_7_4_3/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMA197_LC_7_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/in1" to pin "POWERLED.count_off_RNI_0_10_LC_9_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_7_4_2/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNIL8097_LC_7_4_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_9_c_RNID2JA7_LC_7_4_1/in2" to pin "POWERLED.un3_count_off_1_cry_9_c_RNID2JA7_LC_7_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_7_4_0/in1" to pin "POWERLED.un3_count_off_1_cry_8_c_RNIC0IA7_LC_7_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_7_3_7/in1" to pin "POWERLED.un3_count_off_1_cry_7_c_RNIBUGA7_LC_7_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_7_3_6/in1" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIASFA7_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_7_3_5/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI9QEA7_LC_7_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in1" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in2" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_7_3_4/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI8ODA7_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_7_3_3/in1" to pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIBHMIG_3_LC_9_4_1/in2" to pin "POWERLED.count_off_RNIBHMIG_3_LC_9_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/in2" to pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/in0" to pin "POWERLED.count_off_RNIH5L3G_1_LC_9_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_1_c_RNI5IAA7_LC_7_3_1/in1" to pin "POWERLED.un3_count_off_1_cry_1_c_RNI5IAA7_LC_7_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/in0" to pin "POWERLED.count_off_RNI_0_1_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIG4L3G_0_LC_8_2_0/in1" to pin "POWERLED.count_off_RNIG4L3G_0_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/in2" to pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP8K44_0_LC_11_10_5/in0" to pin "POWERLED.dutycycle_RNIP8K44_0_LC_11_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in1" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/in0" to pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/in3" to pin "POWERLED.func_state_RNIOGRS_1_LC_12_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/in0" to pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI008L2_0_LC_12_7_5/in1" to pin "POWERLED.count_clk_RNI008L2_0_LC_12_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI118L2_1_LC_11_6_2/in3" to pin "POWERLED.count_clk_RNI118L2_1_LC_11_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_12_5_1/in2" to pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_12_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNINDPN2_2_LC_12_3_6/in3" to pin "POWERLED.count_clk_RNINDPN2_2_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_12_4_3/in2" to pin "POWERLED.count_clk_RNI_6_LC_12_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/in1" to pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/in1" to pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/in0" to pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_12_5_7/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_12_5_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI300O2_8_LC_12_3_0/in3" to pin "POWERLED.count_clk_RNI300O2_8_LC_12_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI531O2_9_LC_12_3_4/in0" to pin "POWERLED.count_clk_RNI531O2_9_LC_12_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_12_5_2/in2" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_12_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3_LC_12_4_1/in3" to pin "POWERLED.count_clk_RNIPGQN2_3_LC_12_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/in2" to pin "POWERLED.count_clk_RNIECHG2_10_LC_12_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNITQ5G2_LC_12_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNILKND2_0_14_LC_12_7_4/in0" to pin "POWERLED.count_clk_RNILKND2_0_14_LC_12_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_12_5_3/in2" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_12_5_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIRJRN2_4_LC_11_5_0/in3" to pin "POWERLED.count_clk_RNIRJRN2_4_LC_11_5_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_12_5_4/in2" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_12_5_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNITMSN2_5_LC_11_5_2/in3" to pin "POWERLED.count_clk_RNITMSN2_5_LC_11_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_11_6_7/in1" to pin "POWERLED.count_clk_RNI_1_LC_11_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/in2" to pin "POWERLED.count_clk_RNIPGQN2_3_3_LC_11_7_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_12_5_5/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_12_5_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIVPTN2_6_LC_11_5_4/in3" to pin "POWERLED.count_clk_RNIVPTN2_6_LC_11_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_12_4_3/in0" to pin "POWERLED.count_clk_RNI_6_LC_12_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_12_5_6/in2" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_12_5_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI1TUN2_7_LC_9_7_0/in3" to pin "POWERLED.count_clk_RNI1TUN2_7_LC_9_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_12_4_3/in1" to pin "POWERLED.count_clk_RNI_6_LC_12_4_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_12_6_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIRN4G2_13_LC_12_8_5/in0" to pin "POWERLED.count_clk_RNIRN4G2_13_LC_12_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIVT6G2_15_LC_12_6_7/in0" to pin "POWERLED.count_clk_RNIVT6G2_15_LC_12_6_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQHVM3_0_LC_8_8_0/in1" to pin "POWERLED.func_state_RNIQHVM3_0_LC_8_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI5SKJ1_0_1_LC_12_8_0/in2" to pin "POWERLED.func_state_RNI5SKJ1_0_1_LC_12_8_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/in3" to pin "POWERLED.dutycycle_RNI_3_5_LC_12_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/in3" to pin "POWERLED.dutycycle_RNI_8_5_LC_12_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/in0" to pin "POWERLED.func_state_RNIGN2N5_1_LC_9_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI35P35_13_LC_7_16_2/in0" to pin "POWERLED.dutycycle_RNI35P35_13_LC_7_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIS28SB_1_LC_9_7_7/in0" to pin "POWERLED.func_state_RNIS28SB_1_LC_9_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNITCGG2_1_LC_12_9_7/in1" to pin "POWERLED.func_state_RNITCGG2_1_LC_12_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in2" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/in0" to pin "POWERLED.func_state_RNIUKM0G_1_LC_9_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/in2" to pin "POWERLED.dutycycle_RNIOI5P1_0_5_LC_9_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/in1" to pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIU8AB2_0_LC_8_7_0/in0" to pin "POWERLED.func_state_RNIU8AB2_0_LC_8_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/in0" to pin "POWERLED.func_state_RNI4TUGC_1_LC_8_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_11_9_0/in0" to pin "POWERLED.func_state_RNI_0_LC_11_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIIASA2_0_LC_11_10_4/in1" to pin "POWERLED.dutycycle_RNIIASA2_0_LC_11_10_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/in3" to pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/in0" to pin "POWERLED.func_state_RNI19L28_0_LC_11_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_12_6_0/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_12_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_LC_11_6_1/in0" to pin "POWERLED.count_clk_RNI_0_LC_11_6_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_0_LC_11_6_4/in0" to pin "POWERLED.count_clk_RNI_0_0_LC_11_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/in0" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/in3" to pin "POWERLED.func_state_RNI6GV92_1_LC_12_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/in3" to pin "POWERLED.func_state_RNIEAAR6_0_LC_11_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_1_LC_11_7_0/in1" to pin "POWERLED.func_state_RNI_0_1_LC_11_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/in3" to pin "POWERLED.dutycycle_RNIRPVQ5_13_LC_8_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_4_0_LC_12_8_7/in0" to pin "POWERLED.func_state_RNI_4_0_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/in0" to pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNILPF34_3_LC_11_7_3/in0" to pin "POWERLED.count_clk_RNILPF34_3_LC_11_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/in1" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI99TE_13_LC_7_16_0/in0" to pin "POWERLED.dutycycle_RNI99TE_13_LC_7_16_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/in1" to pin "POWERLED.dutycycle_RNIAB7B1_13_LC_7_16_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in2" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI_0_1_LC_4_5_1/in0" to pin "VPP_VDDQ.curr_state_2_RNI_0_1_LC_4_5_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/in1" to pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_8_6/carryin" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7_LC_5_8_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in1" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_7_LC_4_7_2/in1" to pin "VPP_VDDQ.count_2_RNIFQNU_7_LC_4_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_5_8_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNIDNMU_LC_5_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in0" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in0" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_8_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6B7_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in3" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/in3" to pin "VPP_VDDQ.count_2_RNI0JCD2_1_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_8_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4A7_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_8_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297_LC_5_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_8_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087_LC_5_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/in0" to pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/in0" to pin "VPP_VDDQ.count_2_RNI_1_LC_4_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7_LC_5_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7_LC_5_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in0" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in1" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in0" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD_LC_5_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/in2" to pin "VPP_VDDQ.count_2_RNIFQNU_1_7_LC_4_6_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_5_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_5_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/in2" to pin "VPP_VDDQ.count_2_RNI_15_LC_4_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_5_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQD_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIL8AN_0_LC_4_5_3/in3" to pin "VPP_VDDQ.count_2_RNIL8AN_0_LC_4_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIM9AN_0_1_LC_4_5_7/in3" to pin "VPP_VDDQ.count_2_RNIM9AN_0_1_LC_4_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/in3" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_0_LC_2_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI_0_1_LC_4_5_1/in3" to pin "VPP_VDDQ.curr_state_2_RNI_0_1_LC_4_5_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI_0_LC_4_5_2/in0" to pin "VPP_VDDQ.count_2_RNI_0_LC_4_5_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_a2_0_LC_2_9_5/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_a2_0_LC_2_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_2_8_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_0_1_LC_2_4_5/in1" to pin "PCH_PWRGD.count_RNIPCK99_0_1_LC_2_4_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/in1" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/in2" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_0_LC_2_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIRP9H1_1_LC_1_8_1/in2" to pin "PCH_PWRGD.count_RNIRP9H1_1_LC_1_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in3" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_6_6/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI765P1_LC_1_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_6_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQ7_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in1" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_1_6_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI523P1_LC_1_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_6_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI402P1_LC_1_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/in0" to pin "PCH_PWRGD.count_RNI55U5D_2_LC_2_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in0" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_6_1/in2" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIRMEU1_LC_1_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/in2" to pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_1_3_2/in2" to pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIQKDU1_LC_1_3_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in1" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_3_5/in3" to pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIPICU1_LC_1_3_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_2_5_0/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_c_RNIOGBU1_LC_2_5_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in2" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/in3" to pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_4_2/in2" to pin "PCH_PWRGD.un2_count_1_cry_4_c_RNIMC9U1_LC_2_4_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/in0" to pin "PCH_PWRGD.count_RNIPCK99_1_LC_2_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_c_RNILA8U1_LC_1_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_0/in0" to pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIK87U1_LC_1_4_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_5_1/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIJ66U1_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/in2" to pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in1" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/in0" to pin "PCH_PWRGD.count_RNIQUCA2_0_1_LC_1_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIEGTB4_11_LC_2_4_7/in3" to pin "PCH_PWRGD.count_RNIEGTB4_11_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/in0" to pin "PCH_PWRGD.count_RNI58BH4_0_10_LC_2_6_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNID4B5D_0_LC_2_5_4/in0" to pin "PCH_PWRGD.count_RNID4B5D_0_LC_2_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/in0" to pin "PCH_PWRGD.count_RNIMIN84_6_LC_1_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in3" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in1" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in3" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in0" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in2" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m6_i_i_a2_LC_2_7_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/in2" to pin "PCH_PWRGD.curr_state_RNISDK72_0_LC_1_7_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in0" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI3U0P1_LC_2_4_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/in2" to pin "PCH_PWRGD.count_RNIK6UQA_1_LC_2_5_3/ltout" to break the combinatorial loop
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot off --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 12:58:00 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Top entity is set to vccin_en_block.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 12:58:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 12:58:00 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 12:58:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 12:58:01 2022

###########################################################]
Pre-mapping Report

# Mon Jun 13 12:58:02 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist vccin_en_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 12:58:02 2022

###########################################################]
Map & Optimize Report

# Mon Jun 13 12:58:02 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         0
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 12:58:03 2022
#


Top view:               vccin_en_block
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for vccin_en_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_LUT4         2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 12:58:03 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Parsing constraint file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf ...
Warning: pin FPGA_SLP_WLAN_N doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin PCH_PWROK doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V33A_OK doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SATAXPCIE0_FPGA doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SPI_FP_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V12_MAIN_MON doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SLP_S5n doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SOC_SPKR doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCIN_EN doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCIN_VR_PE doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VPP_OK doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VR_PROCHOT_FPGA_OUT_N doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_SoC_3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V5A_EN doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_SoC_1 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V33S_ENn doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V33S_OK doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCINAUX_EN doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SLP_S4n doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SUSACK_N doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VDDQ_OK doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VPP_EN doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_EXP_2 doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin HDA_SDO_ATP doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCINAUX_VR_PE doesn't exist in the design netlist.ignoring the set_io command on line 35 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCINAUX_VR_PROCHOT_FPGA doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_EXP_1 doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SATAXPCIE1_FPGA doesn't exist in the design netlist.ignoring the set_io command on line 38 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SPI_FP_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SYS_PWROK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCST_PWRGD doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin FPGA_OSC doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin RSMRSTn doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V5A_OK doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VR_READY_VCCIN doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_SoC_4 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin PLTRSTn doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SUSWARN_N doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin TPM_GPIO doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V33DSW_OK doesn't exist in the design netlist.ignoring the set_io command on line 50 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCST_EN doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin CPU_C10_GATE_N doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SLP_SUSn doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCIN_VR_PROCHOT_FPGA doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin GPIO_FPGA_SoC_2 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin PWRBTN_LED doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin PWRBTNn doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V1P8A_OK doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V5S_ENn doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SLP_S0n doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin SLP_S3n doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V5S_OK doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VCCST_OVERRIDE_3V3 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VDDQ_EN doesn't exist in the design netlist.ignoring the set_io command on line 64 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V1P8A_EN doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin V33A_ENn doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
Warning: pin VR_READY_VCCINAUX doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf 
parse file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
sdc_reader OK C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
Stored edif netlist at C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block...
Warning: Removing the net 'clk_100Khz' becasue it is not driving any logic

write Timing Constraint to C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: vccin_en_block

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\vccin_en_block_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\vccin_en_block_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Warning: dangling IO ipInertedIOPad_clk_100Khz
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/67
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\vccin_en_block_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_clk_100Khz
Total HPWL cost is 33
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_clk_100Khz (ICE_IO)
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\vccin_en_block_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_clk_100Khz
Total HPWL cost is 33
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_clk_100Khz (ICE_IO)
used logic cells: 2
Translating sdc file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\vccin_en_block_pl.sdc...
Translated sdc file is C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_clk_100Khz (ICE_IO)
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc" --outdir "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc --outdir C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design vccin_en_block
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 8 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design vccin_en_block
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.v" --vhdl "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\vccin_en_block_sbt.vhd" --lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\vccin_en_block_pk.sdc" --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\vccin_en_block_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.v
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\vccin_en_block_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\vccin_en_block_sbt.sdc" --sdf-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.sdf" --report-file "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\vccin_en_block_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\vccin_en_block_sbt.sdc --sdf-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\vccin_en_block_sbt.sdf --report-file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\vccin_en_block_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-vccin_en_block" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot off --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SBCTI22WORK3_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 220 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:01:59 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Top entity is set to vccin_en_block.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:01:59 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:01:59 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:01:59 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:02:01 2022

###########################################################]
Pre-mapping Report

# Mon Jun 13 13:02:01 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist vccin_en_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:02:01 2022

###########################################################]
Map & Optimize Report

# Mon Jun 13 13:02:01 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         0
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 13:02:02 2022
#


Top view:               vccin_en_block
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for vccin_en_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_LUT4         2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:02:02 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCurrent Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:03:46 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Top entity is set to vccin_en_block.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:03:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:03:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:03:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:03:47 2022

###########################################################]
Pre-mapping Report

# Mon Jun 13 13:03:47 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist vccin_en_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:03:47 2022

###########################################################]
Map & Optimize Report

# Mon Jun 13 13:03:48 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         0
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 13:03:48 2022
#


Top view:               vccin_en_block
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for vccin_en_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_LUT4         2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:03:48 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SBCTI22WORK3_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 817 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:18:03 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Top entity is set to vccin_en_block.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:18:03 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:18:03 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:18:03 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Selected library: work cell: vccin_en_block view vccin_arch as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:18:04 2022

###########################################################]
Pre-mapping Report

# Mon Jun 13 13:18:04 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist vccin_en_block

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:18:05 2022

###########################################################]
Map & Optimize Report

# Mon Jun 13 13:18:05 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         0
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O un10_output which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 13:18:06 2022
#


Top view:               vccin_en_block
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for vccin_en_block 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_LUT4         2 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 2 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 2 = 2 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:18:06 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:18:28 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@E: No entity with name vhd to synthesize
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:18:28 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:18:28 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SBCTI22WORK3_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 18 seconds
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:19:45 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal rsmrstn_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":401:8:401:26|Signal rsmrst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
Post processing for work.hda_strap_block.hda_strap_block_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":21:1:21:11|Signal VCCINAUX_EN is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":5:7:5:20|Synthesizing work.powerled_block.powerled_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":16:17:16:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":32:1:32:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":90:8:90:16|Referenced variable mem_alert is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:28:35:34|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:8:35:14|Referenced variable slp_s3n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":38:10:38:18|Referenced variable dutycycle is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":42:11:42:19|Referenced variable count_clk is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":36:9:36:18|Referenced variable func_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":134:1:134:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":137:8:137:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":150:30:150:37|Referenced variable onclocks is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":139:9:139:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":21:8:21:16|Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":22:8:22:15|Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.powerled_block.powerled_arch
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal RSMRSTn_signal is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":488:1:488:9|Input pch_pwrok of instance HDA_STRAP is floating
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":18:8:18:15|Input V1P8A_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Trying to extract state machine for register curr_state.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":45:2:45:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":23:2:23:10|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":57:2:57:15|Input VR_READY_VCCIN is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":93:2:93:13|Input VCCST_CPU_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":123:2:123:8|Input V33S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":131:2:131:7|Input V5A_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":139:2:139:7|Input V5S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":152:2:152:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:19:46 2022

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3_XXXXXOLD.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3_XXXXXOLD.edf...
Error: Module powerled_block is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "SBCTI22WORK3_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 213 seconds
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:25:12 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal rsmrstn_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":401:8:401:26|Signal rsmrst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":404:8:404:29|Signal delayed_vddq_ok_signal is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":21:1:21:11|Signal VCCINAUX_EN is floating; a simulation mismatch is possible.
Post processing for work.top.bdf_type
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":404:8:404:29|Signal delayed_vddq_ok_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal RSMRSTn_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":289:2:289:12|Signal HDA_SDO_ATP is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":283:2:283:11|Signal PWRBTN_LED is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":149:2:149:7|Signal VPP_EN is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":143:2:143:8|Signal VDDQ_EN is floating; a simulation mismatch is possible.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":18:8:18:15|Input V1P8A_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":45:2:45:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":23:2:23:10|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":57:2:57:15|Input VR_READY_VCCIN is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":93:2:93:13|Input VCCST_CPU_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_SoC_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":103:2:103:16|Input GPIO_FPGA_SoC_4 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":123:2:123:8|Input V33S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":131:2:131:7|Input V5A_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":139:2:139:7|Input V5S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":141:2:141:8|Input VDDQ_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":146:2:146:7|Input VPP_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":152:2:152:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":164:2:164:8|Input SLP_S3n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":179:2:179:8|Input SLP_S4n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:25:12 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:25:12 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:25:12 2022

###########################################################]

@A: multi_srs_gen output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_multi_srs_gen.srr"

@A: premap output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_premap.srr"

@A: fpga_mapper output is up to date. No run necessary.
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
@R:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synlog\SBCTI22WORK3_fpga_mapper.srr"


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3_XXXXXOLD.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3_XXXXXOLD.edf...
Error: Module powerled_block is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Mon Jun 13 13:26:59 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal rsmrstn_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":401:8:401:26|Signal rsmrst_pwrgd_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":404:8:404:29|Signal delayed_vddq_ok_signal is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":21:1:21:11|Signal VCCINAUX_EN is floating; a simulation mismatch is possible.
Post processing for work.top.bdf_type
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":404:8:404:29|Signal delayed_vddq_ok_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":402:8:402:23|Signal pch_pwrok_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":399:8:399:25|Signal vccst_pwrgd_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":398:8:398:21|Signal RSMRSTn_signal is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":289:2:289:12|Signal HDA_SDO_ATP is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":283:2:283:11|Signal PWRBTN_LED is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":149:2:149:7|Signal VPP_EN is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":143:2:143:8|Signal VDDQ_EN is floating; a simulation mismatch is possible.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":18:8:18:15|Input V1P8A_OK is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":45:2:45:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":23:2:23:10|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":57:2:57:15|Input VR_READY_VCCIN is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":93:2:93:13|Input VCCST_CPU_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_SoC_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":103:2:103:16|Input GPIO_FPGA_SoC_4 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":123:2:123:8|Input V33S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":131:2:131:7|Input V5A_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":139:2:139:7|Input V5S_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":141:2:141:8|Input VDDQ_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":146:2:146:7|Input VPP_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":152:2:152:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":164:2:164:8|Input SLP_S3n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":179:2:179:8|Input SLP_S4n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:27:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:27:00 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:27:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 13 13:27:01 2022

###########################################################]
# Mon Jun 13 13:27:01 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     19   
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:27:01 2022

###########################################################]
# Mon Jun 13 13:27:01 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Register bit curr_state[0] (in view view:work.dsw_pwrok_block(dsw_pwrok_arch)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":45:2:45:3|Sequential instance DSW_PWRGD.DSW_PWROK is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[6] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[5] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[4] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[3] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[2] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[1] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[11] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[10] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[9] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[8] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[7] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[0] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[26] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[25] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[24] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[23] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[22] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[21] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[20] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[19] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[18] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[17] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[16] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[15] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[14] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[13] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[12] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[31] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[30] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[29] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[28] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.counter[27] (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:3:47:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 3.41ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 13 13:27:02 2022
#


Top view:               TOP
Requested Frequency:    293.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       293.5 MHz     NA            3.407         NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
SB_LUT4         1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jun 13 13:27:02 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Parsing constraint file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
sdc_reader OK C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
Stored edif netlist at C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP...
Warning: Removing the net 'V5A_OK' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_2' becasue it is not driving any logic
Warning: Removing the net 'VR_PROCHOT_FPGA_OUT_N' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE0_FPGA' becasue it is not driving any logic
Warning: Removing the net 'V33DSW_OK' becasue it is not driving any logic
Warning: Removing the net 'V12_MAIN_MON' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE1_FPGA' becasue it is not driving any logic
Warning: Removing the net 'PLTRSTn' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_2' becasue it is not driving any logic
Warning: Removing the net 'VPP_OK' becasue it is not driving any logic
Warning: Removing the net 'VCCINAUX_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'V33S_OK' becasue it is not driving any logic
Warning: Removing the net 'V1P8A_OK' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO2' becasue it is not driving any logic
Warning: Removing the net 'SLP_S5n' becasue it is not driving any logic
Warning: Removing the net 'PWRBTNn' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_3' becasue it is not driving any logic
Warning: Removing the net 'VCCIN_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_4' becasue it is not driving any logic
Warning: Removing the net 'FPGA_SLP_WLAN_N' becasue it is not driving any logic
Warning: Removing the net 'FPGA_OSC' becasue it is not driving any logic
Warning: Removing the net 'V5S_OK' becasue it is not driving any logic
Warning: Removing the net 'SUSWARN_N' becasue it is not driving any logic
Warning: Removing the net 'CPU_C10_GATE_N' becasue it is not driving any logic
Warning: Removing the net 'VR_READY_VCCINAUX' becasue it is not driving any logic
Warning: Removing the net 'VCCST_OVERRIDE_3V3' becasue it is not driving any logic
Warning: Removing the net 'TPM_GPIO' becasue it is not driving any logic
Warning: Removing the net 'SUSACK_N' becasue it is not driving any logic
Warning: Removing the net 'SLP_S4n' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_1' becasue it is not driving any logic
Warning: Removing the net 'VCCST_CPU_OK' becasue it is not driving any logic
Warning: Removing the net 'SOC_SPKR' becasue it is not driving any logic
Warning: Removing the net 'SLP_S3n' becasue it is not driving any logic
Warning: Removing the net 'SLP_S0n' becasue it is not driving any logic
Warning: Removing the net 'VR_READY_VCCIN' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_1' becasue it is not driving any logic
Warning: Removing the net 'VDDQ_OK' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO3' becasue it is not driving any logic

write Timing Constraint to C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VPP_OK
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_1
Warning: dangling IO ipInertedIOPad_V33S_OK
Warning: dangling IO ipInertedIOPad_VCCST_CPU_OK
Warning: dangling IO ipInertedIOPad_SLP_S4n
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_VDDQ_OK
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_FPGA_OSC
Warning: dangling IO ipInertedIOPad_V5A_OK
Warning: dangling IO ipInertedIOPad_VR_READY_VCCIN
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_4
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_V1P8A_OK
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_SLP_S3n
Warning: dangling IO ipInertedIOPad_V5S_OK
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	2/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VPP_OK
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_1
Warning: dangling IO ipInertedIOPad_V33S_OK
Warning: dangling IO ipInertedIOPad_VCCST_CPU_OK
Warning: dangling IO ipInertedIOPad_SLP_S4n
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_VDDQ_OK
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_FPGA_OSC
Warning: dangling IO ipInertedIOPad_V5A_OK
Warning: dangling IO ipInertedIOPad_VR_READY_VCCIN
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_4
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_V1P8A_OK
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_SLP_S3n
Warning: dangling IO ipInertedIOPad_V5S_OK
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 62
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_4 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S3n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VPP_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V1P8A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCIN (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_OSC (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_CPU_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VDDQ_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S4n (ICE_IO)
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VPP_OK
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_1
Warning: dangling IO ipInertedIOPad_V33S_OK
Warning: dangling IO ipInertedIOPad_VCCST_CPU_OK
Warning: dangling IO ipInertedIOPad_SLP_S4n
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_VDDQ_OK
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_FPGA_OSC
Warning: dangling IO ipInertedIOPad_V5A_OK
Warning: dangling IO ipInertedIOPad_VR_READY_VCCIN
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_4
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_V33DSW_OK
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_V1P8A_OK
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_SLP_S3n
Warning: dangling IO ipInertedIOPad_V5S_OK
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 62
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_4 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S3n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VPP_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V1P8A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCIN (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_OSC (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_CPU_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VDDQ_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S4n (ICE_IO)
used logic cells: 2
Translating sdc file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc...
Translated sdc file is C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33DSW_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_4 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V33S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S3n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VPP_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V1P8A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCIN (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5A_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_OSC (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_CPU_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V5S_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VDDQ_OK (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S4n (ICE_IO)
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --outdir "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc --outdir C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v" --vhdl "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd" --lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc" --sdf-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --report-file "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc --sdf-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --report-file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot off --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
