initSidebarItems({"mod":[["clock_ctl","Clock control"],["div_16_5_ctl","Divider control (for 16.5 divider)"],["div_16_ctl","Divider control (for 16.0 divider)"],["div_24_5_ctl","Divider control (for 24.5 divider)"],["div_8_ctl","Divider control (for 8.0 divider)"],["div_cmd","Divider command"],["ecc_ctl","ECC control"],["gr","Register block Peripheral group structure"],["timeout_ctl","Timeout control"],["tr_1to1_gr","Register block Trigger 1-to-1 group"],["tr_cmd","Trigger command"],["tr_gr","Register block Trigger group"]],"struct":[["GR","Register block"],["RegisterBlock","Register block"],["TR_1TO1_GR","Register block"],["TR_GR","Register block"]],"type":[["CLOCK_CTL","CLOCK_CTL register accessor: an alias for `Reg<CLOCK_CTL_SPEC>`"],["DIV_16_5_CTL","DIV_16_5_CTL register accessor: an alias for `Reg<DIV_16_5_CTL_SPEC>`"],["DIV_16_CTL","DIV_16_CTL register accessor: an alias for `Reg<DIV_16_CTL_SPEC>`"],["DIV_24_5_CTL","DIV_24_5_CTL register accessor: an alias for `Reg<DIV_24_5_CTL_SPEC>`"],["DIV_8_CTL","DIV_8_CTL register accessor: an alias for `Reg<DIV_8_CTL_SPEC>`"],["DIV_CMD","DIV_CMD register accessor: an alias for `Reg<DIV_CMD_SPEC>`"],["ECC_CTL","ECC_CTL register accessor: an alias for `Reg<ECC_CTL_SPEC>`"],["TIMEOUT_CTL","TIMEOUT_CTL register accessor: an alias for `Reg<TIMEOUT_CTL_SPEC>`"],["TR_CMD","TR_CMD register accessor: an alias for `Reg<TR_CMD_SPEC>`"]]});