//16-bit parallel MUXs (5:1, 4:1, and 2:1) for MIO, ADDR1 MUX, ADDR2 MUX, SR2 MUX, PC MUX


//2:1 MUX used for MIO, ADDR1 MUX, SR2MUX
module mux2_1_16	(input				S,
						input					[15:0] A_In,
						input 				[15:0] B_In,
						output logic		[15:0] Q_Out);
						
		// 17 bit parallel multiplexer implemented using case statement
		always_comb
		begin
				unique case(S)
						1'b0	:	Q_Out <= A_In;
						1'b1	:	Q_Out <= B_In;
				endcase
		end
		
		
endmodule


//4:1 MUX used for ADDR2 MUX and PC MUX(3:1)
module mux4_1_16	(input				[1:0] S,
						input					[15:0] A_In,
						input 				[15:0] B_In,
						input					[15:0] C_In,
						input 				[15:0] D_In,
						output logic		[15:0] Q_Out);
						
		
		always_comb
		begin
				unique case(S)
						2'b00	:	Q_Out <= A_In;
						2'b01	:	Q_Out <= B_In;
						2'b10	:	Q_Out <= C_In;
						2'b11	:	Q_Out <= D_In;
				endcase
		end
		
		
endmodule

//5:1 MUX used to replace tri-state buffers for GateMDR, GateMARMUX, GatePC, and GateALU
module mux4_1_16	(input				[2:0] S,
						input					[15:0] GateMDR,
						input 				[15:0] GateMARMUX,
						input					[15:0] GatePC,
						input 				[15:0] GateALU,
						
						output logic		[15:0] Q_Out);
						
		logic	[15:0]high_z = {16{X}};
		always_comb
		begin
				unique case(S)
						3'b000	:	Q_Out <= A_In;
						3'b001	:	Q_Out <= B_In;
						3'b010	:	Q_Out <= C_In;
						3'b011	:	Q_Out <= D_In;
						3'b100	:	Q_Out <= high_z;
				endcase
		end
		
		
endmodule