# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 3.10.0-1160.88.1.el7.x86_64
# version   : 2023.09p001 64 bits
# build date: 2023.10.25 14:35:20 UTC
# ----------------------------------------
# started   : 2023-11-12 16:05:26 CST
# hostname  : ee26.EEHPC
# pid       : 165393
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:42254' '-style' 'windows' '-data' 'AAAAjHicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpOGA8QGUYcPIgAwYAxtQaAYGVphCmBImIOZg0GVIZkgBYgYGHoYshnQGPYYSIC8HzAcAU+INbA==' '-proj' '/RAID2/COURSE/iclab/iclab122/Lab07/Exercise/05_JG/jgproject/sessionLogs/session_0' '-init' '-hidden' '/RAID2/COURSE/iclab/iclab122/Lab07/Exercise/05_JG/jgproject/.tmp/.initCmds.tcl' 'jg.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /RAID2/COURSE/iclab/iclab122/Lab07/Exercise/05_JG/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_dao".
INFO: reading configuration file "/RAID2/COURSE/iclab/iclab122/.config/cadence/jasper.conf".
% check_cdc -init
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% ## --------------- Environment Setting ---------------- ##
% set_schematic_viewer_simplify_concatenations on
% set_reset_max_iterations 2000
% 
% ## ----------------- Setting Variables ---------------- ##
% set design_path "../01_RTL"
../01_RTL
% set mem_path "../04_MEM"
../04_MEM
% set report_dir "./Report"
./Report
% set DESIGN "PRGN_TOP"
PRGN_TOP
% set MEM "DUAL_64X32X1BM1"
DUAL_64X32X1BM1
% 
% ## ------------- Loading Custom Rule File ------------- ##
% 
% ## --------------- Analyzing the Design --------------- ##
% analyze -sv ${mem_path}/$MEM\.v
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/cadence/JASPER/jasper_2023.09p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../04_MEM/DUAL_64X32X1BM1.v'
% analyze -sv ${design_path}/$DESIGN\.v 
[-- (VERI-1482)] Analyzing Verilog file '../01_RTL/PRGN_TOP.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(1): analyzing included file '../01_RTL/DESIGN_module.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(2): analyzing included file '../01_RTL/synchronizer/Handshake_syn.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(3): analyzing included file '../01_RTL/synchronizer/FIFO_syn.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(4): analyzing included file '../01_RTL/synchronizer/NDFF_syn.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(5): analyzing included file '../01_RTL/synchronizer/PULSE_syn.v'
[INFO (VERI-1328)] ../01_RTL/PRGN_TOP.v(6): analyzing included file '../01_RTL/synchronizer/NDFF_BUS_syn.v'
% 
% ## ----------------- Reading Liberty ------------------ ##
% liberty -load ${mem_path}/$MEM\_WC.lib 
INFO (ILIB001): Finished reading library DUAL_64X32X1BM1_WC. Extracted 1 cells from it.
WARNING (WLIB008): Missing primary power pin in cell "DUAL_64X32X1BM1".
WARNING (WLIB009): Missing primary ground pin in cell "DUAL_64X32X1BM1".
% 
% ## -------------- Elaborating the design -------------- ##
% elaborate -top $DESIGN 
INFO (ILIB002): Liberty cell "DUAL_64X32X1BM1" from file "/RAID2/COURSE/iclab/iclab122/Lab07/Exercise/04_MEM/DUAL_64X32X1BM1_WC.lib" will be used during elaboration.
[-- (VERI-1482)] Analyzing Verilog file '/RAID2/COURSE/iclab/iclab122/Lab07/Exercise/05_JG/jgproject/sessionLogs/session_0/liberty/jg_liberty_module_DUAL_64X32X1BM1_WC1' into library 'DUAL_64X32X1BM1_WC'
INFO (ISW003): Top module name is "PRGN_TOP".
[INFO (HIER-8002)] ../01_RTL/PRGN_TOP.v(167): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ../01_RTL/synchronizer/FIFO_syn.v(211): port 'DOA0' remains unconnected for this instance
[INFO (VERI-1018)] ../01_RTL/DESIGN_module.v(1): compiling module 'CLK_1_MODULE'
[INFO (VERI-1018)] ../01_RTL/synchronizer/NDFF_syn.v(2): compiling module 'NDFF_syn'
[INFO (VERI-1018)] ../01_RTL/synchronizer/Handshake_syn.v(1): compiling module 'Handshake_syn'
[INFO (VERI-1018)] ../01_RTL/DESIGN_module.v(59): compiling module 'CLK_2_MODULE'
[WARN (VERI-1209)] ../01_RTL/DESIGN_module.v(143): expression size 32 truncated to fit in target size 8
[INFO (VERI-1018)] ../01_RTL/synchronizer/FIFO_syn.v(219): compiling module 'rptr_empty'
[INFO (VERI-1018)] ../01_RTL/synchronizer/FIFO_syn.v(271): compiling module 'wptr_full'
[INFO (VERI-1018)] ../01_RTL/synchronizer/NDFF_BUS_syn.v(1): compiling module 'NDFF_BUS_syn:(WIDTH=7)'
[INFO (VERI-1018)] ../04_MEM/DUAL_64X32X1BM1.v(64): compiling module 'DUAL_64X32X1BM1'
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(94): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(95): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(96): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1198): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1199): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1200): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1201): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1202): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1203): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1204): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1205): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1206): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1207): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1208): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1209): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1210): Using only the typical value of the min:typ:max expression
[WARN (VERI-8004)] ../04_MEM/DUAL_64X32X1BM1.v(1211): Using only the typical value of the min:typ:max expression
[WARN (VERI-1060)] ../04_MEM/DUAL_64X32X1BM1.v(476): 'initial' construct is ignored
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(480): 'LastClkAEdge' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(483): 'latch_last_A' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(484): 'latch_last_DIA' should be on the sensitivity list
[WARN (VERI-1142)] ../04_MEM/DUAL_64X32X1BM1.v(1171): system task 'display' is ignored for synthesis
[WARN (VERI-1142)] ../04_MEM/DUAL_64X32X1BM1.v(1170): system task 'display' is ignored for synthesis
[WARN (VERI-1142)] ../04_MEM/DUAL_64X32X1BM1.v(1185): system task 'display' is ignored for synthesis
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(851): system function call 'time' is not supported
[WARN (VERI-1142)] ../04_MEM/DUAL_64X32X1BM1.v(1169): system task 'display' is ignored for synthesis
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(861): event trigger is ignored
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(885): system function call 'time' is not supported
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(892): system function call 'time' is not supported
[WARN (VERI-1142)] ../04_MEM/DUAL_64X32X1BM1.v(1172): system task 'display' is ignored for synthesis
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(905): event trigger is ignored
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(910): event trigger is ignored
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(927): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(933): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(934): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(935): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(488): 'CSA_' should be on the sensitivity list
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(488): system function call 'time' is not supported
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(489): 'A_' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(490): 'DIA_' should be on the sensitivity list
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(492): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(510): 'LastClkBEdge' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(513): 'latch_last_B' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(514): 'latch_last_DIB' should be on the sensitivity list
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(965): system function call 'time' is not supported
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(975): event trigger is ignored
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(999): system function call 'time' is not supported
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(1005): system function call 'time' is not supported
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(1018): event trigger is ignored
[WARN (VERI-1029)] ../04_MEM/DUAL_64X32X1BM1.v(1023): event trigger is ignored
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(1040): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(1046): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(1047): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(1048): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(518): 'CSB_' should be on the sensitivity list
[WARN (VERI-1141)] ../04_MEM/DUAL_64X32X1BM1.v(518): system function call 'time' is not supported
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(519): 'B_' should be on the sensitivity list
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(520): 'DIB_' should be on the sensitivity list
[WARN (VERI-1017)] ../04_MEM/DUAL_64X32X1BM1.v(522): case condition never applies due to comparison with 'x' or 'z'
[WARN (VERI-1157)] ../04_MEM/DUAL_64X32X1BM1.v(638): use of events is not supported; event is ignored
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(643): 'DOA_tmp' should be on the sensitivity list
[WARN (VDB-1000)] ../04_MEM/DUAL_64X32X1BM1.v(641): net 'NODELAYA' is constantly driven from multiple places
[WARN (VDB-1001)] ../04_MEM/DUAL_64X32X1BM1.v(586): found another driver here
[WARN (VDB-1001)] ../04_MEM/DUAL_64X32X1BM1.v(507): found another driver here
[WARN (VERI-1157)] ../04_MEM/DUAL_64X32X1BM1.v(646): use of events is not supported; event is ignored
[WARN (VERI-1221)] ../04_MEM/DUAL_64X32X1BM1.v(651): 'DOB_tmp' should be on the sensitivity list
[WARN (VDB-1000)] ../04_MEM/DUAL_64X32X1BM1.v(649): net 'NODELAYB' is constantly driven from multiple places
[WARN (VDB-1001)] ../04_MEM/DUAL_64X32X1BM1.v(635): found another driver here
[WARN (VDB-1001)] ../04_MEM/DUAL_64X32X1BM1.v(537): found another driver here
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1376): system timing check $period is ignored for synthesis
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1377): system timing check $width is ignored for synthesis
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1378): system timing check $width is ignored for synthesis
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1379): system timing check $period is ignored for synthesis
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1380): system timing check $width is ignored for synthesis
[WARN (VERI-9052)] ../04_MEM/DUAL_64X32X1BM1.v(1381): system timing check $width is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1383): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1384): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1385): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1386): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1387): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1388): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1389): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1390): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1391): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1392): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1393): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1394): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1395): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1396): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1397): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1398): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1399): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1400): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1401): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1402): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1403): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1404): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1405): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1406): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1407): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1408): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1409): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1410): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1411): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1412): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1413): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1414): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1415): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1416): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1417): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1418): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1419): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1420): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1421): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1422): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1423): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1424): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1425): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1426): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1427): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1428): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1429): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1430): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1431): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1432): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1433): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1434): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1435): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1436): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1437): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1438): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1439): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1440): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1441): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1442): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1443): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1444): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1445): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1446): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1449): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1450): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1451): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1452): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1453): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1454): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1455): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1456): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1457): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1458): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1459): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1460): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1461): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1462): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1463): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1464): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1465): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1466): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1467): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1468): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1469): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1470): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1471): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1472): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1473): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1474): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1475): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1476): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1477): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1478): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1479): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1480): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1481): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1482): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1483): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1484): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1485): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1486): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1487): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1488): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1489): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1490): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1491): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1492): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1493): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1494): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1495): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1496): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1497): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1498): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1499): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1500): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1501): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1502): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1503): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1504): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1505): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1506): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1507): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1508): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1509): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1510): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1511): path declaration is ignored for synthesis
[WARN (VERI-1143)] ../04_MEM/DUAL_64X32X1BM1.v(1512): path declaration is ignored for synthesis
[WARN (VDB-1000)] ../04_MEM/DUAL_64X32X1BM1.v(586): net 'Memory[63][31]' is constantly driven from multiple places
[INFO (VERI-1018)] ../01_RTL/synchronizer/FIFO_syn.v(1): compiling module 'FIFO_syn'
[WARN (VERI-8028)] ../01_RTL/synchronizer/FIFO_syn.v(94): missing/open ports on instance u_dual_sram of module DUAL_64X32X1BM1
[WARN (VDB-1013)] ../01_RTL/synchronizer/FIFO_syn.v(211): input port 'DIB0' is not connected on this instance
[INFO (VERI-1018)] ../01_RTL/DESIGN_module.v(171): compiling module 'CLK_3_MODULE'
[INFO (VERI-1018)] ../01_RTL/PRGN_TOP.v(8): compiling module 'PRGN_TOP'
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(49): net 'clk1_handshake_flag1' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(50): net 'clk1_handshake_flag2' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(54): net 'handshake_clk2_flag1' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(55): net 'handshake_clk2_flag2' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(59): net 'clk2_fifo_flag1' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(60): net 'clk2_fifo_flag2' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(64): net 'fifo_clk3_flag1' does not have a driver
[WARN (VDB-1002)] ../01_RTL/PRGN_TOP.v(65): net 'fifo_clk3_flag2' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          11 (0 packages)
  Single run mode                         On
  Pipeline                                On (11 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      13 (11 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 2426. Use "get_design_info -list multiple_driven" for more information.
PRGN_TOP
[<embedded>] % 
[<embedded>] % ## ---------------- Decalaring Resets ----------------- ##
[<embedded>] % config_rtlds -reset -async rst_n -polarity low  
[<embedded>] % 
[<embedded>] % ## ------------------- Reading SDC -------------------- ##
[<embedded>] % read_sdc $DESIGN\_SYN.sdc
WARNING (WCDC241): At least one SDC clock exceeded maximum factor 10 after normalization.
    The proportions of their periods cannot be kept among their factors.
WARNING (WCK028): The clock "clk1" was declared with an absolute factor of 14.
    The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during proof.
WARNING (WCK028): The clock "clk3" was declared with an absolute factor of 20.
    The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during proof.
INFO (ISDC001): SDC file "PRGN_TOP_SYN.sdc" was successfully processed. The CTE log file can be found at cte.log.
========================================================================================
                                Command Execution Report                                
========================================================================================
              command name              | successes | failures  |  ignored  |   total   
----------------------------------------------------------------------------------------
create_clock                            |     3     |     0     |     0     |     3     
get_clocks                              |    18     |     0     |     0     |    18     
get_ports                               |    357    |     0     |     0     |    357    
set_clock_groups                        |     1     |     0     |     0     |     1     
set_clock_transition                    |     0     |     0     |    12     |    12     
set_clock_uncertainty                   |     0     |     0     |     3     |     3     
set_input_delay                         |    70     |     0     |     0     |    70     
set_input_transition                    |     0     |     0     |    74     |    74     
set_load                                |     0     |     0     |    33     |    33     
set_max_capacitance                     |     0     |     0     |    37     |    37     
set_max_fanout                          |     0     |     0     |    37     |    37     
set_max_transition                      |     0     |     0     |    37     |    37     
set_output_delay                        |    66     |     0     |     0     |    66     
set_units                               |     0     |     0     |     1     |     1     
set_wire_load_mode                      |     0     |     0     |     1     |     1     
set_wire_load_model                     |     0     |     0     |     1     |     1     
----------------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % ## --------------- Defining False Path ---------------- ##
[<embedded>] % 
[<embedded>] % ## ---------------- Defining Constants ---------------- ##
[<embedded>] % # config_rtlds -rule -parameter {fifo_detection = true}
[<embedded>] % # config_rtlds -rule -parameter {handshake_detection = true}
[<embedded>] % 
[<embedded>] % ## ------------ Clock Association of Ports ------------ ##
[<embedded>] % 
[<embedded>] % ## --------------- Structural Analysis ---------------- ##
[<embedded>] % # Find Clock Domains
[<embedded>] % check_cdc -clock_domain -find
INFO (ICDC030): Only resets declared with the "config_rtlds -reset" command will be considered in the structural analysis.
INFO (ICDC019): 16:05:37 Creating Abstractions for Hierarchical Flow (step 1 of 1).
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 2000 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 199 analyzed.
INFO (IRS024): Reset iterations 200 to 399 analyzed.
INFO (IRS024): Reset iterations 400 to 599 analyzed.
INFO (IRS024): Reset iterations 600 to 799 analyzed.
INFO (IRS024): Reset iterations 800 to 841 analyzed.
INFO (IRS018): Reset analysis simulation executed for 840 iterations. Assigned values for 209 of 241 design flops, 0 of 9034 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ICDC019): 16:05:37 Detecting CDC units (step 1 of 1).
INFO (ICDC019): 16:05:37 Getting information from clock API (step 1 of 1).
INFO (ICDC019): 16:05:38 Finding design clocks (step 1 of 1).
INFO (ICDC019): 16:05:38 Add flop units (step 1 of 1).
INFO (ICDC019): 16:05:38 Apply clock sense (step 1 of 1).
INFO (ICDC019): 16:05:38 Building CDC unit graph (step 1 of 1).
INFO (IGPH001): Filtering Graph (10% completed).
INFO (IGPH001): Filtering Graph (20% completed).
INFO (IGPH001): Filtering Graph (30% completed).
INFO (IGPH001): Filtering Graph (40% completed).
INFO (IGPH001): Filtering Graph (50% completed).
INFO (IGPH001): Filtering Graph (60% completed).
INFO (IGPH001): Filtering Graph (100% completed).
INFO (ICDC019): 16:05:38 Adding parent relationships for abstracted clocks (step 1 of 1).
INFO (ICDC019): 16:05:38 Building design clock tree (step 1 of 1).
INFO (ICDC019): 16:05:38 Update units status (step 1 of 1).
INFO (ICDC019): 16:05:38 Update Clock domains status (step 1 of 1).
INFO (ICDC019): 16:05:38 Add clock related violations (step 1 of 1).
INFO (ICDC019): 16:05:38 Add integration violations (step 1 of 1).
INFO (ICDC019): 16:05:38 Adding Hierarchy Waiver (step 1 of 1).
Clock Domains Found: 3
3
[<embedded>] % # Find CDC pairs
[<embedded>] % check_cdc -pair -find
INFO (ICDC020): 16:05:38 CDC Pairs Detection (10% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (20% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (30% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (40% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (50% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (60% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (70% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (80% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (90% completed).
INFO (ICDC020): 16:05:38 CDC Pairs Detection (100% completed).
INFO (IGPH001): Filtering Graph (10% completed).
INFO (IGPH001): Filtering Graph (20% completed).
INFO (IGPH001): Filtering Graph (30% completed).
INFO (IGPH001): Filtering Graph (40% completed).
INFO (IGPH001): Filtering Graph (50% completed).
INFO (IGPH001): Filtering Graph (60% completed).
INFO (IGPH001): Filtering Graph (70% completed).
INFO (IGPH001): Filtering Graph (80% completed).
INFO (IGPH001): Filtering Graph (90% completed).
INFO (IGPH001): Filtering Graph (100% completed).
CDC Pairs Found: 22
22
[<embedded>] % # Find Schemes
[<embedded>] % # check_cdc -scheme -add ndff -module NDFF_syn -map {{dout Q} {data D}}
[<embedded>] % # check_cdc -scheme -add ndff_bus -module NDFF_BUS_syn -map {{dout Q} {data D}}
[<embedded>] % # check_cdc -scheme -add pulse -module PULSE_syn -map {{data P} {dout OUT} {enable IN}}
[<embedded>] % check_cdc -scheme -add handshake -module Handshake_syn -map {{data din} {sreq sreq} {dreq dreq} {dack dack} {sack sack}}
Handshake_syn.din
[<embedded>] % # check_cdc -scheme -add mux_pulse -module MUX_PULSE_syn -map {{data data} {enable sready_in} {sready u_ready_pulse.P} {dready dready} {dout dout}}
[<embedded>] % check_cdc -scheme -add fifo -module FIFO_syn -map {{rdata rdata} {wdata wdata} {wptr wptr} {rptr rptr} {wfull wfull} {rempty rempty} {winc winc} {rinc rinc}}
FIFO_syn.rdata
[<embedded>] % check_cdc -scheme -find
INFO (ICDC019): 16:05:38 Finding user-defined schemes (step 1 of 3).
INFO (ICDC019): 16:05:38 Finding external synchronizers (step 2 of 3).
INFO (ICDC019): 16:05:38 Finding automatic schemes (step 3 of 3).
INFO (ICDC019): 16:05:38   Finding FIFO schemes (step 1 of 7).
INFO (ICDC019): 16:05:38   Finding Pulse And Edge schemes (step 2 of 7).
INFO (ICDC019): 16:05:38     Pulse and Edge schemes detection (step 1 of 2).
INFO (ICDC019): 16:05:38     Pulse and Edge schemes detection (step 2 of 2).
INFO (ICDC019): 16:05:38   Finding NDFF with 'allow control neighbor' false and 'allow fanout' false (step 3 of 7).
INFO (ICDC019): 16:05:38   Finding Composite schemes (step 4 of 7).
INFO (ICDC019): 16:05:38     Finding Handshake schemes (step 1 of 5).
INFO (ICDC019): 16:05:38     Finding Glitch Protector schemes (step 2 of 5).
INFO (ICDC019): 16:05:38     Finding Mux schemes (step 3 of 5).
INFO (ICDC019): 16:05:38     Finding Sync Enabler schemes (step 4 of 5).
INFO (ICDC019): 16:05:38     Finding Aggressive Control Sync schemes (step 5 of 5).
INFO (ICDC019): 16:05:38   Finding NDFF with 'allow control neighbor' true and 'allow fanout' true (step 7 of 7).
CDC Schemes Found: 2
2
[<embedded>] % # Find Convergence
[<embedded>] % check_cdc -group -find
INFO (ICDC019): 16:05:38 Finding convergences (step 1 of 3).
INFO (ICDC019): 16:05:38 Finding glitches (step 1 of 2).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (10% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (20% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (30% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (40% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (50% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (60% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (70% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (80% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (90% completed).
INFO (ICDC020): 16:05:38   Glitches detection - Build Convergence Map (100% completed).
CDC Convergences Found: 0
0
[<embedded>] % 
[<embedded>] % ## ------------------ Reset Analysis ------------------ ##
[<embedded>] % # check_cdc -reset -find
[<embedded>] % 
[<embedded>] % ## ---------------- Functional Checks ----------------- ##
[<embedded>] % check_cdc -protocol_check -generate
WARNING (WRS035): The declared reset file does not initialize all flops/latches. Use the command "reset -sequence" or reset files that contain internal signals to avoid spurious counterexamples. If your reset file already contains internal signals use the switch "-include_internal" to reset internal flops/latches.
INFO (IRS021): Reset analysis using cached values. Assigned values for 209 of 241 design flops, 0 of 9034 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
CDC_u_FIFO_syn.rdata_no_write_on_full CDC_u_FIFO_syn.rdata_no_read_on_empty CDC_u_FIFO_syn.rdata_wptr_gray_coded CDC_u_FIFO_syn.rdata_rptr_gray_coded CDC_u_Handshake_syn.dreq_data_stable CDC_u_Handshake_syn.sack_data_stable CDC_u_Handshake_syn.din_src_req_hold CDC_u_Handshake_syn.din_src_new_req CDC_u_Handshake_syn.din_dest_ack_hold CDC_u_Handshake_syn.din_dest_new_ack CDC_u_Handshake_syn.din_data_stability_dest
[<embedded>] % check_cdc -protocol_check -prove
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 4096MB
INFO (IPF127): Using rule cdc_functional.
INFO (IPF127): (cdc_functional_plan) Using action: prove_action.
INFO (IPF036): Starting proof on task: "<CDC_scheme_properties>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off
    time_limit                    = 86399s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (ICK016): The clocks listed below were automatically declared as "-both_edges" by the tool as the fastest clock had already been declared as "-both_edges", or it is a slow clock that has activity on the negedge.
    For message help, type "help -message ICK016".
    clk1 clk2 clk3
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "CDC_u_FIFO_syn.rdata_no_write_on_full" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "CDC_u_FIFO_syn.rdata_no_read_on_empty" was proven in 0.00 s.
0: Found proofs for 2 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 4, declared: 4, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 9
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 165758@ee26(local) jg_165393_ee26_1
0.0.Ht: clocks: 4, declared: 4, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 165759@ee26(local) jg_165393_ee26_1
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.N: clocks: 4, declared: 4, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proofgrid shell started at 165757@ee26(local) jg_165393_ee26_1
0.0.B: Proofgrid shell started at 165760@ee26(local) jg_165393_ee26_1
0.0.Hp: clocks: 4, declared: 4, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 4, declared: 4, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "CDC_u_FIFO_syn.rdata_wptr_gray_coded"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "CDC_u_FIFO_syn.rdata_wptr_gray_coded"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.din_dest_ack_hold" was proven in 0.15 s.
0.0.Hp: A proof was found: No trace exists. [0.15 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.din_dest_new_ack" was proven in 0.15 s.
0.0.N: Trace Attempt  1	[0.15 s]
0.0.N: Trace Attempt  2	[0.15 s]
0.0.N: Trace Attempt  3	[0.15 s]
0.0.N: Trace Attempt  4	[0.16 s]
0.0.Hp: A proof was found: No trace exists. [0.19 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.dreq_data_stable" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.51 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_FIFO_syn.rdata_wptr_gray_coded" was proven in 0.51 s.
0.0.N: Trace Attempt 36	[0.49 s]
0.0.N: Stopped processing property "CDC_u_FIFO_syn.rdata_wptr_gray_coded"	[0.51 s].
0.0.N: Starting proof for property "CDC_u_FIFO_syn.rdata_rptr_gray_coded"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt 1331	[0.50 s]
0.0.B: Stopped processing property "CDC_u_FIFO_syn.rdata_wptr_gray_coded"	[0.51 s].
0.0.B: Starting proof for property "CDC_u_FIFO_syn.rdata_rptr_gray_coded"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  4	[0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.din_src_req_hold" was proven in 0.63 s.
0.0.Hp: A proof was found: No trace exists. [0.63 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.din_src_new_req" was proven in 0.63 s.
0.0.N: Trace Attempt  1	[0.17 s]
0.0.N: Trace Attempt  2	[0.17 s]
0.0.N: Trace Attempt  3	[0.17 s]
0.0.N: Trace Attempt  4	[0.17 s]
0: ProofGrid usable level: 3
0.0.Hp: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.din_data_stability_dest" was proven in 0.95 s.
0.0.N: Trace Attempt 58	[0.99 s]
0.0.N: Per property time limit expired (1.00 s) [1.01 s]
0.0.N: Stopped processing property "CDC_u_FIFO_syn.rdata_rptr_gray_coded"	[1.01 s].
0.0.B: Trace Attempt 2598	[1.00 s]
0.0.B: Per property time limit expired (1.00 s) [1.00 s]
0.0.B: Stopped processing property "CDC_u_FIFO_syn.rdata_rptr_gray_coded"	[1.01 s].
0.0.B: Starting proof for property "CDC_u_Handshake_syn.sack_data_stable"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "CDC_u_Handshake_syn.sack_data_stable"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.21 s]
0.0.N: Trace Attempt  3	[0.21 s]
0.0.N: Trace Attempt  5	[0.21 s]
0: ProofGrid usable level: 2
0.0.N: Trace Attempt  1	[0.71 s]
0.0.N: Trace Attempt  2	[0.71 s]
0.0.N: Trace Attempt  3	[0.71 s]
0.0.N: Trace Attempt  5	[0.71 s]
0.0.Hp: A proof was found: No trace exists. [2.25 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_FIFO_syn.rdata_rptr_gray_coded" was proven in 2.25 s.
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2.40 s]
0.0.Hp: A proof was found: No trace exists. [2.39 s]
INFO (IPF057): 0.0.Hp: The property "CDC_u_Handshake_syn.sack_data_stable" was proven in 2.39 s.
0.0.Hp: All properties determined. [2.39 s]
0.0.N: Trace Attempt 33	[0.87 s]
0.0.N: Stopped processing property "CDC_u_Handshake_syn.sack_data_stable"	[0.87 s].
0.0.N: All properties determined. [0.88 s]
0.0.N: Exited with Success (@ 2.40 s)
0: ProofGrid usable level: 0
0.0.B: Trace Attempt 2791	[0.87 s]
0.0.B: Stopped processing property "CDC_u_Handshake_syn.sack_data_stable"	[0.88 s].
0.0.B: All properties determined. [0.88 s]
0.0.Hp: Exited with Success (@ 2.41 s)
0.0.B: Exited with Success (@ 2.47 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 5240	[2.15 s]
0.0.Ht: All properties determined. [2.47 s]
0.0.Ht: Exited with Success (@ 2.50 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 97.35 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.07        2.39        0.00       97.03 %
     Ht        0.06        2.40        0.00       97.61 %
      N        0.06        2.40        0.00       97.45 %
      B        0.07        2.39        0.00       97.32 %
    all        0.07        2.40        0.00       97.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.26        9.58        0.00

    Data read    : 747.04 kiB
    Data written : 209.53 kiB

0: All pending notifications were processed.
INFO (IPF127): (cdc_functional_plan) Done using action: prove_action.
INFO (IPF127): (cdc_functional_plan) Final state reached.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 11
                  - proven                    : 11 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
{unprocessed 0} {passed 2} {failed 0} {}
[<embedded>] % 
[<embedded>] % ## ---------- Proving Signal Configuration ------------ ##
[<embedded>] % # config_rtlds -signal -prove
[<embedded>] % 
[<embedded>] % ## ----------------- Validate Waiver ------------------ ##
[<embedded>] % check_cdc -waiver -generate
[<embedded>] % check_cdc -waiver -prove
WARNING (WCDC021): You have not created CDC conditional waiver checks yet; nothing to prove.
    Run "check_cdc -waiver -add" to manually create conditional waivers.
    Run "check_cdc -waiver -generate" to automatically create conditional waivers.
[<embedded>] % 
[<embedded>] % ## ------- Metastability Injection in Formal ---------- ##
[<embedded>] % # check_cdc -metastability -inject -include_protocol_check -include_inactive_pairs
[<embedded>] % # check_cdc -metastability -prove
[<embedded>] % 
[<embedded>] % ## ---------------- Report Generation ----------------- ##
[<embedded>] % check_cdc -report pairs -file $report_dir/pairs.csv -force
[<embedded>] % check_cdc -report convergence_schemes -file $report_dir/schemes.csv -force
[<embedded>] % check_cdc -report violations -file $report_dir/violations.csv -force
[<embedded>] % check_cdc -report rules -file $report_dir/rules.csv -force
[<embedded>] % check_cdc -report -detailed -file $report_dir/summary.txt -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.530 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
