

================================================================
== Vivado HLS Report for 'tancalc'
================================================================
* Date:           Thu Nov  7 02:22:50 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  769|  769|  769|  769|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_popcntdata_fu_431  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_436  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_441  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_446  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_451  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_456  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_461  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_466  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_471  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_476  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_481  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_486  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_491  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_496  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_501  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcntdata_fu_506  |popcntdata  |    1|    1|    1|    1| function |
        |grp_popcnt_fu_511      |popcnt      |    1|    1|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- mainloop           |  768|  768|       192|          -|          -|     4|    no    |
        | + data_read_loop    |   35|   35|         5|          1|          1|    32|    yes   |
        | + calculation_loop  |  139|  139|        13|          1|          1|   128|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|    23687|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       60|      -|     4265|    72345|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      259|    -|
|Register             |        0|      -|    21773|      160|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       60|      0|    26038|    96451|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        4|      0|        3|       24|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        1|      0|        1|        8|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+------+------+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+------+------+-----+
    |grp_popcnt_fu_511            |popcnt                   |        0|      0|    43|  2077|    0|
    |grp_popcntdata_fu_431        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_436        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_441        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_446        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_451        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_456        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_461        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_466        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_471        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_476        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_481        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_486        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_491        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_496        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_501        |popcntdata               |        0|      0|    76|  4156|    0|
    |grp_popcntdata_fu_506        |popcntdata               |        0|      0|    76|  4156|    0|
    |tancalc_control_s_axi_U      |tancalc_control_s_axi    |        0|      0|   176|   296|    0|
    |tancalc_gmem0_m_axi_U        |tancalc_gmem0_m_axi      |       30|      0|  1415|  1585|    0|
    |tancalc_gmem1_m_axi_U        |tancalc_gmem1_m_axi      |       30|      0|  1415|  1585|    0|
    |tancalc_mux_164_11_1_1_U3    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U4    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U5    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U6    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U7    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U8    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U9    |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U10   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U11   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U12   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U13   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U14   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U15   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U16   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U17   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_164_11_1_1_U18   |tancalc_mux_164_11_1_1   |        0|      0|     0|    17|    0|
    |tancalc_mux_42_1024_1_1_U19  |tancalc_mux_42_1024_1_1  |        0|      0|     0|    17|    0|
    |tancalc_mux_42_11_1_1_U20    |tancalc_mux_42_11_1_1    |        0|      0|     0|    17|    0|
    +-----------------------------+-------------------------+---------+-------+------+------+-----+
    |Total                        |                         |       60|      0|  4265| 72345|    0|
    +-----------------------------+-------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+------+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+------+------------+------------+
    |add_ln105_1_fu_1892_p2              |     +    |      0|  0|     9|           9|           9|
    |add_ln105_fu_1883_p2                |     +    |      0|  0|     7|           7|           2|
    |add_ln1353_10_fu_2185_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_11_fu_2215_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_12_fu_2245_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_13_fu_2275_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_14_fu_2305_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_15_fu_2335_p2            |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_1_fu_1927_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_2_fu_1945_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_3_fu_1975_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_4_fu_2005_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_5_fu_2035_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_6_fu_2065_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_7_fu_2095_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_8_fu_2125_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_9_fu_2155_p2             |     +    |      0|  0|    12|          12|          12|
    |add_ln1353_fu_1909_p2               |     +    |      0|  0|    12|          12|          12|
    |add_ln219_fu_632_p2                 |     +    |      0|  0|    59|          59|          59|
    |add_ln332_fu_1901_p2                |     +    |      0|  0|    60|          60|          60|
    |cmpr_chunk_num_fu_608_p2            |     +    |      0|  0|     4|           3|           1|
    |data_part_num_1_fu_1560_p2          |     +    |      0|  0|     8|           8|           1|
    |data_part_num_fu_653_p2             |     +    |      0|  0|     6|           6|           1|
    |sub_ln1354_10_fu_2197_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_11_fu_2227_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_12_fu_2257_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_13_fu_2287_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_14_fu_2317_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_15_fu_2347_p2            |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_1_fu_1939_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_2_fu_1957_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_3_fu_1987_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_4_fu_2017_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_5_fu_2047_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_6_fu_2077_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_7_fu_2107_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_8_fu_2137_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_9_fu_2167_p2             |     -    |      0|  0|    13|          13|          13|
    |sub_ln1354_fu_1921_p2               |     -    |      0|  0|    13|          13|          13|
    |and_ln1355_10_fu_1798_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_11_fu_1804_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_12_fu_1810_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_13_fu_1816_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_14_fu_1822_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_15_fu_1828_p2            |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_1_fu_1744_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_2_fu_1750_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_3_fu_1756_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_4_fu_1762_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_5_fu_1768_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_6_fu_1774_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_7_fu_1780_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_8_fu_1786_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_9_fu_1792_p2             |    and   |      0|  0|  1023|        1024|        1024|
    |and_ln1355_fu_1738_p2               |    and   |      0|  0|  1023|        1024|        1024|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|     2|           1|           1|
    |ap_block_state28_io                 |    and   |      0|  0|     2|           1|           1|
    |ap_block_state29_io                 |    and   |      0|  0|     2|           1|           1|
    |ap_block_state34_pp1_stage0_iter12  |    and   |      0|  0|     2|           1|           1|
    |p_Result_1_fu_793_p2                |    and   |      0|  0|  1023|        1024|        1024|
    |p_Result_2_fu_1620_p2               |    and   |      0|  0|  1023|        1024|        1024|
    |icmp_ln103_fu_2377_p2               |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln27_fu_647_p2                 |   icmp   |      0|  0|    11|           6|           7|
    |icmp_ln68_fu_602_p2                 |   icmp   |      0|  0|     9|           3|           4|
    |icmp_ln71_fu_1554_p2                |   icmp   |      0|  0|    13|           8|           9|
    |icmp_ln88_fu_1650_p2                |   icmp   |      0|  0|    13|          10|           2|
    |icmp_ln95_10_fu_2263_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_11_fu_2293_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_12_fu_2323_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_13_fu_2353_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_14_fu_2365_p2             |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_1_fu_1993_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_2_fu_2023_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_3_fu_2053_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_4_fu_2083_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_5_fu_2113_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_6_fu_2143_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_7_fu_2173_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_8_fu_2203_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_9_fu_2233_p2              |   icmp   |      0|  0|    13|          13|          13|
    |icmp_ln95_fu_1963_p2                |   icmp   |      0|  0|    13|          13|          13|
    |lshr_ln647_1_fu_787_p2              |   lshr   |      0|  0|  2171|           2|        1024|
    |lshr_ln647_fu_1614_p2               |   lshr   |      0|  0|  2171|           2|        1024|
    |ap_block_pp1_stage0_01001           |    or    |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001           |    or    |      0|  0|     2|           1|           1|
    |num_hi_1_fu_1587_p2                 |    or    |      0|  0|    10|          10|           9|
    |num_hi_fu_680_p2                    |    or    |      0|  0|    10|          10|           9|
    |or_ln103_10_fu_2449_p2              |    or    |      0|  0|     2|           1|           1|
    |or_ln103_11_fu_2455_p2              |    or    |      0|  0|     2|           1|           1|
    |or_ln103_12_fu_2461_p2              |    or    |      0|  0|     2|           1|           1|
    |or_ln103_13_fu_2467_p2              |    or    |      0|  0|     2|           1|           1|
    |or_ln103_14_fu_2473_p2              |    or    |      0|  0|     2|           1|           1|
    |or_ln103_1_fu_2395_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_2_fu_2401_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_3_fu_2407_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_4_fu_2413_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_5_fu_2419_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_6_fu_2425_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_7_fu_2431_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_8_fu_2437_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_9_fu_2443_p2               |    or    |      0|  0|     2|           1|           1|
    |or_ln103_fu_2389_p2                 |    or    |      0|  0|     2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|     2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|     2|           2|           1|
    |xor_ln103_fu_2383_p2                |    xor   |      0|  0|     2|           1|           2|
    |xor_ln647_1_fu_777_p2               |    xor   |      0|  0|    11|          11|          10|
    |xor_ln647_fu_1604_p2                |    xor   |      0|  0|    11|          11|          10|
    |xor_ln95_10_fu_2269_p2              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_11_fu_2299_p2              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_12_fu_2329_p2              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_13_fu_2359_p2              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_14_fu_2371_p2              |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_1_fu_1999_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_2_fu_2029_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_3_fu_2059_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_4_fu_2089_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_5_fu_2119_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_6_fu_2149_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_7_fu_2179_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_8_fu_2209_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_9_fu_2239_p2               |    xor   |      0|  0|     2|           1|           2|
    |xor_ln95_fu_1969_p2                 |    xor   |      0|  0|     2|           1|           2|
    +------------------------------------+----------+-------+---+------+------------+------------+
    |Total                               |          |      0|  0| 23687|       19308|       21340|
    +------------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  97|         20|    1|         20|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter12                  |   9|          2|    1|          2|
    |ap_phi_mux_data_part_num_0_phi_fu_424_p4  |   9|          2|    8|         16|
    |cmpr_chunk_num_0_reg_398                  |   9|          2|    3|          6|
    |data_part_num_0_i_reg_409                 |   9|          2|    6|         12|
    |data_part_num_0_reg_420                   |   9|          2|    8|         16|
    |gmem0_ARADDR                              |  15|          3|   64|        192|
    |gmem0_ARLEN                               |  15|          3|   32|         96|
    |gmem0_blk_n_AR                            |   9|          2|    1|          2|
    |gmem0_blk_n_R                             |   9|          2|    1|          2|
    |gmem1_blk_n_AW                            |   9|          2|    1|          2|
    |gmem1_blk_n_B                             |   9|          2|    1|          2|
    |gmem1_blk_n_W                             |   9|          2|    1|          2|
    |grp_popcnt_fu_511_x_V                     |  15|          3|  512|       1536|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 259|         55|  643|       1912|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+------+-----------+
    |                  Name                  |  FF | LUT| Bits | Const Bits|
    +----------------------------------------+-----+----+------+-----------+
    |add_ln219_reg_2762                      |   59|   0|    59|          0|
    |add_ln332_reg_3107                      |   60|   0|    60|          0|
    |and_ln1355_10_reg_2992                  |  512|   0|  1024|        512|
    |and_ln1355_11_reg_2997                  |  512|   0|  1024|        512|
    |and_ln1355_12_reg_3002                  |  512|   0|  1024|        512|
    |and_ln1355_13_reg_3007                  |  512|   0|  1024|        512|
    |and_ln1355_14_reg_3012                  |  512|   0|  1024|        512|
    |and_ln1355_15_reg_3017                  |  512|   0|  1024|        512|
    |and_ln1355_1_reg_2947                   |  512|   0|  1024|        512|
    |and_ln1355_2_reg_2952                   |  512|   0|  1024|        512|
    |and_ln1355_3_reg_2957                   |  512|   0|  1024|        512|
    |and_ln1355_4_reg_2962                   |  512|   0|  1024|        512|
    |and_ln1355_5_reg_2967                   |  512|   0|  1024|        512|
    |and_ln1355_6_reg_2972                   |  512|   0|  1024|        512|
    |and_ln1355_7_reg_2977                   |  512|   0|  1024|        512|
    |and_ln1355_8_reg_2982                   |  512|   0|  1024|        512|
    |and_ln1355_9_reg_2987                   |  512|   0|  1024|        512|
    |and_ln1355_reg_2942                     |  512|   0|  1024|        512|
    |ap_CS_fsm                               |   19|   0|    19|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                 |    1|   0|     1|          0|
    |ap_enable_reg_pp0_iter3                 |    1|   0|     1|          0|
    |ap_enable_reg_pp0_iter4                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter10                |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter11                |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter12                |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter2                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter3                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter4                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter5                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter6                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter7                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter8                 |    1|   0|     1|          0|
    |ap_enable_reg_pp1_iter9                 |    1|   0|     1|          0|
    |ap_rst_n_inv                            |    1|   0|     1|          0|
    |ap_rst_reg_1                            |    1|   0|     1|          0|
    |ap_rst_reg_2                            |    1|   0|     1|          0|
    |cmpr_chunk_num_0_reg_398                |    3|   0|     3|          0|
    |cmpr_chunk_num_reg_2752                 |    3|   0|     3|          0|
    |cmprpop_local_0_0992_fu_250             |   11|   0|    11|          0|
    |cmprpop_local_10_01002_fu_290           |   11|   0|    11|          0|
    |cmprpop_local_11_01003_fu_294           |   11|   0|    11|          0|
    |cmprpop_local_12_01004_fu_298           |   11|   0|    11|          0|
    |cmprpop_local_13_01005_fu_302           |   11|   0|    11|          0|
    |cmprpop_local_14_01006_fu_306           |   11|   0|    11|          0|
    |cmprpop_local_15_01007_fu_310           |   11|   0|    11|          0|
    |cmprpop_local_1_0993_fu_254             |   11|   0|    11|          0|
    |cmprpop_local_2_0994_fu_258             |   11|   0|    11|          0|
    |cmprpop_local_3_0995_fu_262             |   11|   0|    11|          0|
    |cmprpop_local_4_0996_fu_266             |   11|   0|    11|          0|
    |cmprpop_local_5_0997_fu_270             |   11|   0|    11|          0|
    |cmprpop_local_6_0998_fu_274             |   11|   0|    11|          0|
    |cmprpop_local_7_0999_fu_278             |   11|   0|    11|          0|
    |cmprpop_local_8_01000_fu_282            |   11|   0|    11|          0|
    |cmprpop_local_9_01001_fu_286            |   11|   0|    11|          0|
    |data_part_num_0_i_reg_409               |    6|   0|     6|          0|
    |data_part_num_0_reg_420                 |    8|   0|     8|          0|
    |data_part_num_1_reg_2906                |    8|   0|     8|          0|
    |data_part_num_1_reg_2906_pp1_iter1_reg  |    8|   0|     8|          0|
    |gmem0_addr_reg_2743                     |   58|   0|    64|          6|
    |icmp_ln27_reg_2773                      |    1|   0|     1|          0|
    |icmp_ln71_reg_2902                      |    1|   0|     1|          0|
    |icmp_ln88_reg_2933                      |    1|   0|     1|          0|
    |op2_V_assign_2_0_10_reg_3082            |   11|   0|    11|          0|
    |op2_V_assign_2_0_11_reg_3087            |   11|   0|    11|          0|
    |op2_V_assign_2_0_12_reg_3092            |   11|   0|    11|          0|
    |op2_V_assign_2_0_13_reg_3097            |   11|   0|    11|          0|
    |op2_V_assign_2_0_14_reg_3102            |   11|   0|    11|          0|
    |op2_V_assign_2_0_1_reg_3032             |   11|   0|    11|          0|
    |op2_V_assign_2_0_2_reg_3037             |   11|   0|    11|          0|
    |op2_V_assign_2_0_3_reg_3042             |   11|   0|    11|          0|
    |op2_V_assign_2_0_4_reg_3047             |   11|   0|    11|          0|
    |op2_V_assign_2_0_5_reg_3052             |   11|   0|    11|          0|
    |op2_V_assign_2_0_6_reg_3057             |   11|   0|    11|          0|
    |op2_V_assign_2_0_7_reg_3062             |   11|   0|    11|          0|
    |op2_V_assign_2_0_8_reg_3067             |   11|   0|    11|          0|
    |op2_V_assign_2_0_9_reg_3072             |   11|   0|    11|          0|
    |op2_V_assign_2_0_s_reg_3077             |   11|   0|    11|          0|
    |op2_V_assign_2_reg_3022                 |   11|   0|    11|          0|
    |or_ln103_14_reg_3112                    |    1|   0|     1|          0|
    |p_Val2_10_fu_226                        |  512|   0|  1024|        512|
    |p_Val2_11_fu_230                        |  512|   0|  1024|        512|
    |p_Val2_12_fu_234                        |  512|   0|  1024|        512|
    |p_Val2_13_fu_238                        |  512|   0|  1024|        512|
    |p_Val2_14_fu_242                        |  512|   0|  1024|        512|
    |p_Val2_15_fu_246                        |  512|   0|  1024|        512|
    |p_Val2_1_fu_190                         |  512|   0|  1024|        512|
    |p_Val2_2_fu_194                         |  512|   0|  1024|        512|
    |p_Val2_3_fu_198                         |  512|   0|  1024|        512|
    |p_Val2_4_fu_202                         |  512|   0|  1024|        512|
    |p_Val2_5_fu_206                         |  512|   0|  1024|        512|
    |p_Val2_6_fu_210                         |  512|   0|  1024|        512|
    |p_Val2_7_fu_214                         |  512|   0|  1024|        512|
    |p_Val2_8_fu_218                         |  512|   0|  1024|        512|
    |p_Val2_9_fu_222                         |  512|   0|  1024|        512|
    |p_Val2_s_fu_186                         |  512|   0|  1024|        512|
    |p_cast7_reg_2733                        |   58|   0|    60|          2|
    |p_cast_reg_2738                         |   58|   0|    59|          1|
    |ref_local_3_V_1_fu_318                  |  512|   0|  1024|        512|
    |ref_local_3_V_2_fu_322                  |  512|   0|  1024|        512|
    |ref_local_3_V_3_fu_326                  |  512|   0|  1024|        512|
    |ref_local_3_V_fu_314                    |  512|   0|  1024|        512|
    |refpop_local_3_V_1_fu_330               |   10|   0|    11|          1|
    |refpop_local_3_V_2_fu_334               |   10|   0|    11|          1|
    |refpop_local_3_V_3_fu_338               |   10|   0|    11|          1|
    |refpop_local_3_V_4_fu_342               |   10|   0|    11|          1|
    |temp_input_V_1_reg_2923                 |  512|   0|   512|          0|
    |temp_input_V_reg_2807                   |  512|   0|   512|          0|
    |tmp_4_reg_3027                          |   11|   0|    11|          0|
    |trunc_ln1_reg_2937                      |    7|   0|     7|          0|
    |trunc_ln29_2_reg_2782                   |    4|   0|     4|          0|
    |trunc_ln30_reg_2802                     |    1|   0|     1|          0|
    |trunc_ln30_reg_2802_pp0_iter1_reg       |    1|   0|     1|          0|
    |trunc_ln364_1_reg_2812                  |  512|   0|   512|          0|
    |trunc_ln364_reg_2928                    |  512|   0|   512|          0|
    |trunc_ln69_reg_2757                     |    2|   0|     2|          0|
    |trunc_ln73_1_reg_2912                   |    2|   0|     2|          0|
    |trunc_ln74_reg_2918                     |    1|   0|     1|          0|
    |trunc_ln74_reg_2918_pp1_iter1_reg       |    1|   0|     1|          0|
    |zext_ln105_reg_2817                     |    2|   0|     9|          7|
    |zext_ln215_12_reg_2847                  |   11|   0|    12|          1|
    |zext_ln215_13_reg_2852                  |   11|   0|    12|          1|
    |zext_ln215_16_reg_2857                  |   11|   0|    12|          1|
    |zext_ln215_17_reg_2862                  |   11|   0|    12|          1|
    |zext_ln215_1_reg_2822                   |   11|   0|    12|          1|
    |zext_ln215_20_reg_2867                  |   11|   0|    12|          1|
    |zext_ln215_21_reg_2872                  |   11|   0|    12|          1|
    |zext_ln215_24_reg_2877                  |   11|   0|    12|          1|
    |zext_ln215_25_reg_2882                  |   11|   0|    12|          1|
    |zext_ln215_28_reg_2887                  |   11|   0|    12|          1|
    |zext_ln215_29_reg_2892                  |   11|   0|    12|          1|
    |zext_ln215_32_reg_2897                  |   11|   0|    12|          1|
    |zext_ln215_4_reg_2827                   |   11|   0|    12|          1|
    |zext_ln215_5_reg_2832                   |   11|   0|    12|          1|
    |zext_ln215_8_reg_2837                   |   11|   0|    12|          1|
    |zext_ln215_9_reg_2842                   |   11|   0|    12|          1|
    |icmp_ln27_reg_2773                      |   64|  32|     1|          0|
    |icmp_ln88_reg_2933                      |   64|  32|     1|          0|
    |trunc_ln1_reg_2937                      |   64|  32|     7|          0|
    |trunc_ln29_2_reg_2782                   |   64|  32|     4|          0|
    |trunc_ln73_1_reg_2912                   |   64|  32|     2|          0|
    +----------------------------------------+-----+----+------+-----------+
    |Total                                   |21773| 160| 39936|      18468|
    +----------------------------------------+-----+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    tancalc   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    tancalc   | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  512|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  512|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

