// Seed: 3181745542
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  wire  id_3;
  uwire id_4;
  uwire id_5;
  wand  id_6 = id_4 == id_5 - 1;
  assign id_1 = id_4;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  xnor (id_4, id_13, id_8, id_9, id_5, id_14, id_7, id_1, id_10, id_6, id_2);
  module_0(
      id_8, id_13
  );
endmodule
