# Single-Cycle-MIPS-processor
the RTL Verilog files for all sub-modules of the MIPS processor (Instruction memory, data memory, ALU, etc.) then implementing the top module of MIPS processor.

[Single Cycle MIPS processor.pdf](https://github.com/AmmarElmargawy/Single-Cycle-MIPS-processor/files/12851111/Single.Cycle.MIPS.processor.pdf)
