Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 28 09:43:54 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tcsg324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'mb_design_ReverseEndianessCop_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of mb_design_ReverseEndianessCop_0_0 (xilinx.com:user:ReverseEndianessCop:2.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'mb_design_ReverseEndianessCop_0_0'. These changes may impact your design.


-Upgraded port order differs after port 's00_axis_aclk'


3. Customization warnings
-------------------------

Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'mb_design_ReverseEndianessCop_0_0', and cannot be set to '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:ReverseEndianessCop:2.0 -user_name mb_design_ReverseEndianessCop_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {mb_design_ReverseEndianessCop_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.000} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.000} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips mb_design_ReverseEndianessCop_0_0]


