
---------- Begin Simulation Statistics ----------
final_tick                               1835168773000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 609562                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681284                       # Number of bytes of host memory used
host_op_rate                                  1021986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1485.10                       # Real time elapsed on the host
host_tick_rate                             1235718423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   905262718                       # Number of instructions simulated
sim_ops                                    1517753478                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.835169                       # Number of seconds simulated
sim_ticks                                1835168773000                       # Number of ticks simulated
system.cpu.Branches                         133162248                       # Number of branches fetched
system.cpu.committedInsts                   905262718                       # Number of instructions committed
system.cpu.committedOps                    1517753478                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   266260431                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   106531284                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  1118292421                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            48                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       3670337546                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               3670337545.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            506040325                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           319600531                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     79909995                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2071                       # Number of float alu accesses
system.cpu.num_fp_insts                          2071                       # number of float instructions
system.cpu.num_fp_register_reads                 3981                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1590                       # number of times the floating registers were written
system.cpu.num_func_calls                    53242312                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1517748588                       # Number of integer alu accesses
system.cpu.num_int_insts                   1517748588                       # number of integer instructions
system.cpu.num_int_register_reads          3461272198                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1278055138                       # number of times the integer registers were written
system.cpu.num_load_insts                   266260426                       # Number of load instructions
system.cpu.num_mem_refs                     372791708                       # number of memory refs
system.cpu.num_store_insts                  106531282                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   114      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1144960560     75.44%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                       12      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       92      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      132      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     258      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                266260352     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite               106530865      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  74      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                417      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1517753478                       # Class of executed instruction
system.cpu.workload.numSyscalls                  3265                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6175445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12350954                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6172092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6716                       # Transaction distribution
system.membus.trans_dist::WritebackClean        17081                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6151648                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3417                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3417                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17113                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6154979                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        51307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        51307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     18475156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total     18475156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18526463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2188416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2188416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    394567168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    394567168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               396755584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6175509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6175509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6175509                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12446142500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           85825000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        32483577750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1095232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      394137344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          395232576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1095232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1095232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       429824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          429824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           17113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         6158396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6175509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6716                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6716                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            596802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214768990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             215365792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       596802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           596802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         234215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               234215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         234215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           596802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214768990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215600007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   6138889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.670152934250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           61                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           61                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12774466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                930                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6175509                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23797                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6175509                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    23797                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35836                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22778                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            370339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5719565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              103                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36129647500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30698365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            151248516250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5884.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24634.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5428223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     846                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6175509                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                23797                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6139673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       711584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    552.288528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   370.005007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.529274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        65412      9.19%      9.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       195576     27.48%     36.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31795      4.47%     41.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45700      6.42%     47.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        51471      7.23%     54.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42950      6.04%     60.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        26076      3.66%     64.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12771      1.79%     66.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       239833     33.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       711584                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           61                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   100650.196721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.447390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  785945.008846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-262143           60     98.36%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6.02931e+06-6.29146e+06            1      1.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            61                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           61                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.245902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.788580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     90.16%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.64%     91.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.64%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      6.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            61                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              392939072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2293504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   63424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               395232576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1523008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       214.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    215.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1835168758000                       # Total gap between requests
system.mem_ctrls.avgGap                     296028.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    392888896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        63424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 27341.354505491036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214088699.513851195574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34560.309075180630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        17113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      6158396                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        23797                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22934000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 151225582250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 56884349568750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1340.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24556.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 2390400032.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3392349660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1803053835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40888123920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2881440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144866345520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     792046298700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37718452320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1020717505395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.198166                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  88500144000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61280180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1685388449000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1688438640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            897407445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2949141300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2291580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144866345520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     612595282050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     188835097920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       951834004455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        518.662925                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 485176165000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61280180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1288712428000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1118275308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1118275308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1118275308                       # number of overall hits
system.cpu.icache.overall_hits::total      1118275308                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17113                       # number of overall misses
system.cpu.icache.overall_misses::total         17113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    407770000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    407770000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    407770000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    407770000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1118292421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1118292421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1118292421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1118292421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23828.083913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23828.083913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23828.083913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23828.083913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        17081                       # number of writebacks
system.cpu.icache.writebacks::total             17081                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        17113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    390657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    390657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    390657000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    390657000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 22828.083913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22828.083913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 22828.083913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22828.083913                       # average overall mshr miss latency
system.cpu.icache.replacements                  17081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1118275308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1118275308                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    407770000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    407770000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1118292421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1118292421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23828.083913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23828.083913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    390657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    390657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22828.083913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22828.083913                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.999959                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1118292421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65347.538187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.999959                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2236601955                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2236601955                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    366633319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        366633319                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    366633319                       # number of overall hits
system.cpu.dcache.overall_hits::total       366633319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6158396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158396                       # number of overall misses
system.cpu.dcache.overall_misses::total       6158396                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 349804018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 349804018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 349804018500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 349804018500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    372791715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    372791715                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    372791715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    372791715                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016520                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56801.157071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56801.157071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56801.157071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56801.157071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6716                       # number of writebacks
system.cpu.dcache.writebacks::total              6716                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      6158396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6158396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      6158396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6158396                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 343645622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 343645622500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 343645622500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 343645622500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55801.157071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55801.157071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55801.157071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55801.157071                       # average overall mshr miss latency
system.cpu.dcache.replacements                6158364                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    260105452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       260105452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6154979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6154979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 349722426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 349722426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    266260431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    266260431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023116                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56819.434477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56819.434477                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      6154979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6154979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 343567447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 343567447000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55819.434477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55819.434477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106527867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106527867                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81592500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81592500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    106531284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106531284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000032                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23878.402107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23878.402107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22878.402107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22878.402107                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1835168773000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.999960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           372791715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6158396                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.533898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.999960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2988492116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2988492116                       # Number of data accesses

---------- End Simulation Statistics   ----------
