-- -------------------------------------------------------------
--
--  Entity Declaration for inst_ea_e
--
-- Generated
--  by:  wig
--  on:  Thu Dec 18 10:28:59 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ea_e-e.vhd,v 1.1 2003/12/22 08:36:22 wig Exp $
-- $Date: 2003/12/22 08:36:22 $
-- $Log: inst_ea_e-e.vhd,v $
-- Revision 1.1  2003/12/22 08:36:22  wig
-- Added testcase bitsplice.
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.24 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_ea_e
--
entity inst_ea_e is
        -- Generics:
		-- No Generated Generics for Entity inst_ea_e

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_ea_e
			p_mix_c_addr_12_0_gi	: in	std_ulogic_vector(12 downto 0);
			p_mix_c_bus_in_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			p_mix_cp_lcmd_2_6_0_gi	: in	std_ulogic_vector(6 downto 0);
			p_mix_cp_lcmd_3_6_6_gi	: in	std_ulogic;
			p_mix_cp_lcmd_6_6_gi	: in	std_ulogic;
			p_mix_tmi_sbist_fail_11_10_gi	: in	std_ulogic_vector(1 downto 0);
			p_mix_tmi_sbist_fail_9_0_go	: out	std_ulogic_vector(9 downto 0);
			p_mix_v_select_2_2_gi	: in	std_ulogic;
			p_mix_v_select_5_5_gi	: in	std_ulogic;
			p_mix_widesig_31_0_gi	: in	std_ulogic_vector(31 downto 0);
			video_i	: in	std_ulogic_vector(3 downto 0)
		-- End of Generated Port for Entity inst_ea_e
		);
end inst_ea_e;
--
-- End of Generated Entity inst_ea_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
