Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       88 LCs used as LUT4 only
Info:       26 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       13 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 39)
Info: promoting $abc$1570$auto$dff2dffe.cc:158:make_patterns_logic$1321 [cen] (fanout 16)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x3ecb6a06

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x2a1936d6

Info: Device utilisation:
Info: 	         ICESTORM_LC:   162/ 1280    12%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 120 cells, random placement wirelen = 1834.
Info:     at initial placer iter 0, wirelen = 71
Info:     at initial placer iter 1, wirelen = 59
Info:     at initial placer iter 2, wirelen = 67
Info:     at initial placer iter 3, wirelen = 59
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 67, spread = 449, legal = 544; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 62, spread = 464, legal = 529; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 86, spread = 459, legal = 528; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 71, spread = 428, legal = 521; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 77, spread = 448, legal = 518; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 93, spread = 369, legal = 392; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 96, spread = 392, legal = 424; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 101, spread = 328, legal = 371; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 116, spread = 322, legal = 376; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 111, spread = 305, legal = 370; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 108, spread = 313, legal = 384; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 114, spread = 320, legal = 363; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 107, spread = 323, legal = 373; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 113, spread = 312, legal = 378; time = 0.01s
Info:     at iteration #15, type ALL: wirelen solved = 110, spread = 322, legal = 353; time = 0.01s
Info:     at iteration #16, type ALL: wirelen solved = 108, spread = 314, legal = 379; time = 0.00s
Info:     at iteration #17, type ALL: wirelen solved = 112, spread = 319, legal = 385; time = 0.01s
Info:     at iteration #18, type ALL: wirelen solved = 103, spread = 323, legal = 399; time = 0.00s
Info:     at iteration #19, type ALL: wirelen solved = 117, spread = 326, legal = 397; time = 0.00s
Info:     at iteration #20, type ALL: wirelen solved = 122, spread = 318, legal = 374; time = 0.00s
Info: HeAP Placer Time: 0.28s
Info:   of which solving equations: 0.14s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 44, wirelen = 353
Info:   at iteration #5: temp = 0.000000, timing cost = 78, wirelen = 309
Info:   at iteration #7: temp = 0.000000, timing cost = 79, wirelen = 303 
Info: SA placement time 0.10s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 87.07 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.19 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 16292,  16749) |****** 
Info: [ 16749,  17206) |****** 
Info: [ 17206,  17663) |************ 
Info: [ 17663,  18120) |************************ 
Info: [ 18120,  18577) |**** 
Info: [ 18577,  19034) |***** 
Info: [ 19034,  19491) |********* 
Info: [ 19491,  19948) |********************* 
Info: [ 19948,  20405) |********* 
Info: [ 20405,  20862) |****** 
Info: [ 20862,  21319) |**** 
Info: [ 21319,  21776) |****** 
Info: [ 21776,  22233) |****** 
Info: [ 22233,  22690) |******* 
Info: [ 22690,  23147) | 
Info: [ 23147,  23604) |* 
Info: [ 23604,  24061) |******* 
Info: [ 24061,  24518) |*** 
Info: [ 24518,  24975) |*** 
Info: [ 24975,  25432) |**** 
Info: Checksum: 0xb6ce91e7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 451 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        506 |       39        430 |   39   430 |         0|       0.12       0.12|
Info: Routing complete.
Info: Router1 time 0.12s
Info: Checksum: 0x30abb5bf

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$1570$auto$blifparse.cc:492:parse_blif$1622_LC.O
Info:  0.9  1.7    Net delay[0] budget 0.000000 ns (1,6) -> (1,7)
Info:                Sink $abc$1570$auto$blifparse.cc:492:parse_blif$1658_LC.I0
Info:                Defined in:
Info:                  frmctr3.v:31
Info:  0.7  2.3  Source $abc$1570$auto$blifparse.cc:492:parse_blif$1658_LC.O
Info:  0.9  3.2    Net $auto$alumacc.cc:474:replace_alu$173.C[1] budget 0.000000 ns (1,7) -> (1,8)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  3.6  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  3.6    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[1].carry$CARRY.CIN
Info:  0.2  3.8  Source $auto$alumacc.cc:474:replace_alu$173.slice[1].carry$CARRY.COUT
Info:  0.0  3.8    Net $auto$alumacc.cc:474:replace_alu$173.C[2] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$173.slice[2].carry$CARRY.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$173.C[3] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.1  Source $auto$alumacc.cc:474:replace_alu$173.slice[3].carry$CARRY.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$173.C[4] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.3  Source $auto$alumacc.cc:474:replace_alu$173.slice[4].carry$CARRY.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$173.C[5] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.5  Source $auto$alumacc.cc:474:replace_alu$173.slice[5].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$173.C[6] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$173.slice[6].carry$CARRY.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$173.C[7] budget 0.000000 ns (1,8) -> (1,8)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$173.slice[7].carry$CARRY.COUT
Info:  0.3  5.2    Net $auto$alumacc.cc:474:replace_alu$173.C[8] budget 0.290000 ns (1,8) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$173.slice[8].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$173.C[9] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$173.slice[9].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$173.C[10] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$173.slice[10].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$173.C[11] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$173.slice[11].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$173.C[12] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$173.slice[12].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$173.C[13] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$173.slice[13].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$173.C[14] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$173.slice[14].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$173.C[15] budget 0.000000 ns (1,9) -> (1,9)
Info:                Sink $auto$alumacc.cc:474:replace_alu$173.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  frmctr3.v:85
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$173.slice[15].carry$CARRY.COUT
Info:  0.7  7.3    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (1,9) -> (1,10)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  7.8  Source $nextpnr_ICESTORM_LC_1.O
Info:  0.9  8.7    Net $abc$1570$auto$alumacc.cc:491:replace_alu$175[15] budget 16.077000 ns (1,10) -> (2,10)
Info:                Sink $abc$1570$auto$blifparse.cc:492:parse_blif$1601_LC.I2
Info:  0.6  9.2  Source $abc$1570$auto$blifparse.cc:492:parse_blif$1601_LC.O
Info:  2.0 11.2    Net $abc$1570$auto$rtlil.cc:1836:ReduceOr$185_new_inv_ budget 5.358000 ns (2,10) -> (1,6)
Info:                Sink $abc$1570$auto$blifparse.cc:492:parse_blif$1622_LC.I0
Info:  0.7 11.9  Setup $abc$1570$auto$blifparse.cc:492:parse_blif$1622_LC.I0
Info: 6.3 ns logic, 5.5 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$712_DFFLC.O
Info:  0.9  1.7    Net $0\scl[0:0] budget 12.815000 ns (1,11) -> (1,11)
Info:                Sink $abc$1570$auto$blifparse.cc:492:parse_blif$1644_LC.I0
Info:                Defined in:
Info:                  frmctr3.v:66
Info:  0.7  2.3  Source $abc$1570$auto$blifparse.cc:492:parse_blif$1644_LC.O
Info:  2.2  4.5    Net SCL$SB_IO_OUT budget 13.160000 ns (1,11) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  frmctr3.v:29
Info: 1.5 ns logic, 3.1 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 84.29 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 4.52 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15913,  16389) |** 
Info: [ 16389,  16865) |********** 
Info: [ 16865,  17341) |************ 
Info: [ 17341,  17817) |************ 
Info: [ 17817,  18293) | 
Info: [ 18293,  18769) |***** 
Info: [ 18769,  19245) |************ 
Info: [ 19245,  19721) |* 
Info: [ 19721,  20197) |******* 
Info: [ 20197,  20673) |***************************** 
Info: [ 20673,  21149) |************ 
Info: [ 21149,  21625) |******* 
Info: [ 21625,  22101) |**** 
Info: [ 22101,  22577) |********** 
Info: [ 22577,  23053) |** 
Info: [ 23053,  23529) |* 
Info: [ 23529,  24005) |******* 
Info: [ 24005,  24481) |*** 
Info: [ 24481,  24957) |*** 
Info: [ 24957,  25433) |**** 

Info: Program finished normally.
