$date
	Tue Nov 05 00:35:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hw2q2_tb $end
$var wire 1 ! result $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ din_vld $end
$var reg 1 % rst_n $end
$scope module u_hw2q2 $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ din_vld $end
$var wire 1 % rst_n $end
$var parameter 12 & destSeq $end
$var reg 1 ! result $end
$var reg 8 ' seq [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111000101110 &
$end
#0
$dumpvars
bx '
0%
0$
0#
0"
0!
$end
#10
bx00 '
1"
1$
#20
0"
#30
bx000 '
1"
#40
0"
#50
bx0010 '
1"
1#
#60
0"
#70
bx00110 '
1"
#80
0"
#90
bx001110 '
1"
#100
0"
#110
bx0011100 '
1"
0#
#120
0"
#130
b111000 '
1"
#140
0"
#150
b1110000 '
1"
#160
0"
#170
1!
b11100010 '
1"
1#
#180
0"
#190
0!
b11000110 '
1"
#200
0"
#210
b10001100 '
1"
0#
#220
0"
#230
b11010 '
1"
1#
#240
0"
#250
b110110 '
1"
#260
0"
#270
b1101110 '
1"
#280
0"
#290
b11011100 '
1"
0#
#300
0"
#310
1!
b10111000 '
1"
#320
0"
#330
0!
b1110000 '
1"
#340
0"
#350
1!
b11100000 '
1"
#360
0"
#370
0!
b11000000 '
1"
#380
0"
#390
b10000000 '
1"
#400
0"
