#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x615c81dbe510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x615c81d9aa20 .scope module, "formula_1_impl_1_fsm_style_2" "formula_1_impl_1_fsm_style_2" 3 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
    .port_info 8 /OUTPUT 1 "isqrt_x_vld";
    .port_info 9 /OUTPUT 32 "isqrt_x";
    .port_info 10 /INPUT 1 "isqrt_y_vld";
    .port_info 11 /INPUT 16 "isqrt_y";
enum0x615c81a76b80 .enum4 (3)
   "st_idle" 3'b000,
   "st_wait_a_res" 3'b001,
   "st_wait_b_res" 3'b010,
   "st_wait_c_res" 3'b011
 ;
o0x7b03629cf018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x615c81c1fa00_0 .net "a", 31 0, o0x7b03629cf018;  0 drivers
o0x7b03629cf048 .functor BUFZ 1, C4<z>; HiZ drive
v0x615c81c201f0_0 .net "arg_vld", 0 0, o0x7b03629cf048;  0 drivers
o0x7b03629cf078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x615c81c36150_0 .net "b", 31 0, o0x7b03629cf078;  0 drivers
o0x7b03629cf0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x615c81c3ea10_0 .net "c", 31 0, o0x7b03629cf0a8;  0 drivers
o0x7b03629cf0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x615c81c19d60_0 .net "clk", 0 0, o0x7b03629cf0d8;  0 drivers
v0x615c81c1a2a0_0 .var "isqrt_x", 31 0;
v0x615c81c1bcb0_0 .var "isqrt_x_vld", 0 0;
o0x7b03629cf168 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x615c81c306d0_0 .net "isqrt_y", 15 0, o0x7b03629cf168;  0 drivers
o0x7b03629cf198 .functor BUFZ 1, C4<z>; HiZ drive
v0x615c81c89110_0 .net "isqrt_y_vld", 0 0, o0x7b03629cf198;  0 drivers
v0x615c81c8c720_0 .var "next_state", 2 0;
v0x615c81c8cd00_0 .var "res", 31 0;
v0x615c81c7f6d0_0 .var "res_vld", 0 0;
o0x7b03629cf258 .functor BUFZ 1, C4<z>; HiZ drive
v0x615c81c66340_0 .net "rst", 0 0, o0x7b03629cf258;  0 drivers
v0x615c81c54490_0 .var "state", 2 0;
E_0x615c81ac3af0 .event posedge, v0x615c81c19d60_0;
E_0x615c81ac6610 .event edge, v0x615c81c54490_0, v0x615c81c1fa00_0, v0x615c81c36150_0, v0x615c81c3ea10_0;
E_0x615c81a9a230 .event edge, v0x615c81c54490_0, v0x615c81c201f0_0, v0x615c81c89110_0;
S_0x615c81d9fbb0 .scope module, "tb" "tb" 4 6;
 .timescale 0 0;
S_0x615c81da4d40 .scope module, "formula_1_impl_1_tb" "formula_tb" 4 8, 5 5 0, S_0x615c81d9fbb0;
 .timescale 0 0;
P_0x615c81dbf660 .param/l "arg_width" 1 5 20, +C4<00000000000000000000000000100000>;
P_0x615c81dbf6a0 .param/l "distributor" 0 5 10, +C4<00000000000000000000000000000000>;
P_0x615c81dbf6e0 .param/l "formula" 0 5 8, +C4<00000000000000000000000000000001>;
P_0x615c81dbf720 .param/l "gap_between_tests" 1 5 124, +C4<00000000000000000000000001100100>;
P_0x615c81dbf760 .param/l "homework" 0 5 7, +C4<00000000000000000000000000000011>;
P_0x615c81dbf7a0 .param/l "impl" 0 5 11, +C4<00000000000000000000000000000001>;
P_0x615c81dbf7e0 .param/l "max_latency" 1 5 123, +C4<00000000000000000000000000010000>;
P_0x615c81dbf820 .param/l "pipe" 0 5 9, +C4<00000000000000000000000000000000>;
P_0x615c81dbf860 .param/l "res_width" 1 5 20, +C4<00000000000000000000000000100000>;
v0x615c81d39140_0 .var "a", 31 0;
v0x615c81d391e0_0 .var "arg_cnt", 32 0;
v0x615c81d38e50_0 .var "arg_vld", 0 0;
v0x615c81d34a40_0 .var "b", 31 0;
v0x615c81d34ae0_0 .var "c", 31 0;
v0x615c81d33fb0_0 .var "clk", 0 0;
v0x615c81d34050_0 .var "clk_enable", 0 0;
v0x615c81d33cc0_0 .var/2u "cycle", 31 0;
v0x615c81d33d60_0 .var "n_cycles", 32 0;
v0x615c81d2f940_0 .var/queue "queue", 32;
v0x615c81d2ee20_0 .net "res", 31 0, v0x615c81cfa9d0_0;  1 drivers
v0x615c81d2eb30_0 .var "res_cnt", 32 0;
v0x615c81d2ebd0_0 .var "res_expected", 31 0;
v0x615c81d2a720_0 .net "res_vld", 0 0, v0x615c81ce2a80_0;  1 drivers
v0x615c81d2a7c0_0 .var "rst", 0 0;
v0x615c81d29c90_0 .var/2u "run_completed", 0 0;
v0x615c81d29d30_0 .var/str "test_id";
v0x615c81d25590_0 .var "was_reset", 0 0;
S_0x615c81da9ed0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 389, 5 389 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81c425e0_0 .var/2s "i", 31 0;
S_0x615c81daf060 .scope task, "drive_arg_vld_and_wait_res_vld_if_necessary" "drive_arg_vld_and_wait_res_vld_if_necessary" 5 143, 5 143 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81c845e0_0 .var/2s "gap", 31 0;
v0x615c81ca57c0_0 .var/2u "random_gap", 0 0;
E_0x615c81de2820 .event posedge, v0x615c81cb4c70_0;
TD_tb.formula_1_impl_1_tb.drive_arg_vld_and_wait_res_vld_if_necessary ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81d38e50_0, 0;
    %wait E_0x615c81de2820;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d38e50_0, 0;
T_0.0 ;
    %load/vec4 v0x615c81d2a720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x615c81de2820;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x615c81ca57c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.randomize_gap, S_0x615c81cbff70;
    %store/vec4 v0x615c81c845e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x615c81c845e0_0;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81de2820;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0x615c81db41f0 .scope function.vec4.s32, "formula_1_fn" "formula_1_fn" 6 10, 6 10 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81ca0630_0 .var "a", 31 0;
v0x615c81c9b4a0_0 .var "b", 31 0;
v0x615c81c96360_0 .var "c", 31 0;
; Variable formula_1_fn is vec4 return value of scope S_0x615c81db41f0
TD_tb.formula_1_impl_1_tb.formula_1_fn ;
    %load/vec4 v0x615c81ca0630_0;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %load/vec4 v0x615c81c9b4a0_0;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %add;
    %load/vec4 v0x615c81c96360_0;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to formula_1_fn (store_vec4_to_lval)
    %disable S_0x615c81db41f0;
    %end;
S_0x615c81db9380 .scope function.vec4.s32, "formula_2_fn" "formula_2_fn" 7 10, 7 10 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81c91c70_0 .var "a", 31 0;
v0x615c81c92a60_0 .var "b", 31 0;
v0x615c81caa950_0 .var "c", 31 0;
; Variable formula_2_fn is vec4 return value of scope S_0x615c81db9380
TD_tb.formula_1_impl_1_tb.formula_2_fn ;
    %load/vec4 v0x615c81c91c70_0;
    %load/vec4 v0x615c81c92a60_0;
    %load/vec4 v0x615c81caa950_0;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81d3ed60_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.isqrt_fn, S_0x615c81cde8d0;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to formula_2_fn (store_vec4_to_lval)
    %disable S_0x615c81db9380;
    %end;
S_0x615c81d95890 .scope generate, "if_homework_3" "if_homework_3" 5 39, 5 39 0, S_0x615c81da4d40;
 .timescale 0 0;
S_0x615c81d47760 .scope generate, "if_1_1" "if_1_1" 5 42, 5 42 0, S_0x615c81d95890;
 .timescale 0 0;
S_0x615c81d76f30 .scope module, "i_formula_1_impl_1_top" "formula_1_impl_1_top" 5 44, 8 5 0, S_0x615c81d47760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
v0x615c81d4dc50_0 .net "a", 31 0, v0x615c81d39140_0;  1 drivers
v0x615c81d4d560_0 .net "arg_vld", 0 0, v0x615c81d38e50_0;  1 drivers
v0x615c81d4c890_0 .net "b", 31 0, v0x615c81d34a40_0;  1 drivers
v0x615c81d4c1a0_0 .net "c", 31 0, v0x615c81d34ae0_0;  1 drivers
v0x615c81d4b570_0 .net "clk", 0 0, v0x615c81d33fb0_0;  1 drivers
v0x615c81d4b610_0 .net "isqrt_x", 31 0, v0x615c81cafae0_0;  1 drivers
v0x615c81d4ae80_0 .net "isqrt_x_vld", 0 0, v0x615c81cd35d0_0;  1 drivers
v0x615c81d4a2f0_0 .net "isqrt_y", 15 0, L_0x615c81e59590;  1 drivers
v0x615c81d4a390_0 .net "isqrt_y_vld", 0 0, L_0x615c81d517f0;  1 drivers
v0x615c81d49c90_0 .net "res", 31 0, v0x615c81cfa9d0_0;  alias, 1 drivers
v0x615c81d49200_0 .net "res_vld", 0 0, v0x615c81ce2a80_0;  alias, 1 drivers
v0x615c81d492a0_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  1 drivers
S_0x615c81d7c0c0 .scope module, "i_formula_1_impl_1_fsm" "formula_1_impl_1_fsm" 8 25, 9 10 0, S_0x615c81d76f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
    .port_info 8 /OUTPUT 1 "isqrt_x_vld";
    .port_info 9 /OUTPUT 32 "isqrt_x";
    .port_info 10 /INPUT 1 "isqrt_y_vld";
    .port_info 11 /INPUT 16 "isqrt_y";
enum0x615c81a774e0 .enum4 (3)
   "st_idle" 3'b000,
   "st_wait_a_res" 3'b001,
   "st_wait_b_res" 3'b010,
   "st_wait_c_res" 3'b011
 ;
v0x615c81cc92b0_0 .net "a", 31 0, v0x615c81d39140_0;  alias, 1 drivers
v0x615c81cc4120_0 .net "arg_vld", 0 0, v0x615c81d38e50_0;  alias, 1 drivers
v0x615c81cbef90_0 .net "b", 31 0, v0x615c81d34a40_0;  alias, 1 drivers
v0x615c81cb9e00_0 .net "c", 31 0, v0x615c81d34ae0_0;  alias, 1 drivers
v0x615c81cb4c70_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81cafae0_0 .var "isqrt_x", 31 0;
v0x615c81cd35d0_0 .var "isqrt_x_vld", 0 0;
v0x615c81cff730_0 .net "isqrt_y", 15 0, L_0x615c81e59590;  alias, 1 drivers
v0x615c81cffc20_0 .net "isqrt_y_vld", 0 0, L_0x615c81d517f0;  alias, 1 drivers
v0x615c81cfa4e0_0 .var "next_state", 2 0;
v0x615c81cfa9d0_0 .var "res", 31 0;
v0x615c81ce2a80_0 .var "res_vld", 0 0;
v0x615c81cdd8f0_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
v0x615c81cd8760_0 .var "state", 2 0;
E_0x615c81de3810/0 .event edge, v0x615c81cd8760_0, v0x615c81cc92b0_0, v0x615c81cc4120_0, v0x615c81cbef90_0;
E_0x615c81de3810/1 .event edge, v0x615c81cffc20_0, v0x615c81cb9e00_0;
E_0x615c81de3810 .event/or E_0x615c81de3810/0, E_0x615c81de3810/1;
S_0x615c81d81250 .scope module, "i_isqrt" "isqrt" 8 27, 10 6 0, S_0x615c81d76f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_vld";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "y_vld";
    .port_info 5 /OUTPUT 16 "y";
P_0x615c81dd6c00 .param/l "m" 1 10 24, C4<01000000000000000000000000000000>;
P_0x615c81dd6c40 .param/l "n_pipe_stages" 0 10 8, +C4<00000000000000000000000000000100>;
P_0x615c81dd6c80 .param/l "n_slices" 1 10 21, +C4<00000000000000000000000000010000>;
P_0x615c81dd6cc0 .param/l "n_slices_per_stage" 1 10 22, +C4<00000000000000000000000000000100>;
L_0x615c81e58fc0 .functor BUFZ 1, v0x615c81cd35d0_0, C4<0>, C4<0>, C4<0>;
L_0x615c81e59080 .functor BUFZ 32, v0x615c81cafae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d58720_0 .net *"_ivl_98", 0 0, L_0x615c81e58fc0;  1 drivers
v0x615c81d57a50_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81d57360_0 .net "ivld", 15 0, L_0x615c81e58bc0;  1 drivers
v0x615c81d56690 .array "ix", 15 0;
v0x615c81d56690_0 .net v0x615c81d56690 0, 31 0, L_0x615c81e59080; 1 drivers
v0x615c81d56690_1 .net v0x615c81d56690 1, 31 0, L_0x615c81e568b0; 1 drivers
v0x615c81d56690_2 .net v0x615c81d56690 2, 31 0, L_0x615c81e56a30; 1 drivers
v0x615c81d56690_3 .net v0x615c81d56690 3, 31 0, L_0x615c81e56d80; 1 drivers
v0x615c81d56690_4 .net v0x615c81d56690 4, 31 0, L_0x615c81e56e60; 1 drivers
v0x615c81d56690_5 .net v0x615c81d56690 5, 31 0, L_0x615c81e57130; 1 drivers
v0x615c81d56690_6 .net v0x615c81d56690 6, 31 0, L_0x615c81e57340; 1 drivers
v0x615c81d56690_7 .net v0x615c81d56690 7, 31 0, L_0x615c81e57620; 1 drivers
v0x615c81d56690_8 .net v0x615c81d56690 8, 31 0, L_0x615c81e577a0; 1 drivers
v0x615c81d56690_9 .net v0x615c81d56690 9, 31 0, L_0x615c81e57a00; 1 drivers
v0x615c81d56690_10 .net v0x615c81d56690 10, 31 0, L_0x615c81e57c10; 1 drivers
v0x615c81d56690_11 .net v0x615c81d56690 11, 31 0, L_0x615c81e57f10; 1 drivers
v0x615c81d56690_12 .net v0x615c81d56690 12, 31 0, L_0x615c81e58090; 1 drivers
v0x615c81d56690_13 .net v0x615c81d56690 13, 31 0, L_0x615c81e583a0; 1 drivers
v0x615c81d56690_14 .net v0x615c81d56690 14, 31 0, L_0x615c81e585b0; 1 drivers
v0x615c81d56690_15 .net v0x615c81d56690 15, 31 0, L_0x615c81e58ae0; 1 drivers
L_0x7b0362987218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d55fa0 .array "iy", 15 0;
v0x615c81d55fa0_0 .net v0x615c81d55fa0 0, 31 0, L_0x7b0362987218; 1 drivers
v0x615c81d55fa0_1 .net v0x615c81d55fa0 1, 31 0, L_0x615c81e56920; 1 drivers
v0x615c81d55fa0_2 .net v0x615c81d55fa0 2, 31 0, L_0x615c81e56aa0; 1 drivers
v0x615c81d55fa0_3 .net v0x615c81d55fa0 3, 31 0, L_0x615c81e56df0; 1 drivers
v0x615c81d55fa0_4 .net v0x615c81d55fa0 4, 31 0, L_0x615c81e56ed0; 1 drivers
v0x615c81d55fa0_5 .net v0x615c81d55fa0 5, 31 0, L_0x615c81e571a0; 1 drivers
v0x615c81d55fa0_6 .net v0x615c81d55fa0 6, 31 0, L_0x615c81e573b0; 1 drivers
v0x615c81d55fa0_7 .net v0x615c81d55fa0 7, 31 0, L_0x615c81e57690; 1 drivers
v0x615c81d55fa0_8 .net v0x615c81d55fa0 8, 31 0, L_0x615c81e57810; 1 drivers
v0x615c81d55fa0_9 .net v0x615c81d55fa0 9, 31 0, L_0x615c81e57a70; 1 drivers
v0x615c81d55fa0_10 .net v0x615c81d55fa0 10, 31 0, L_0x615c81e57c80; 1 drivers
v0x615c81d55fa0_11 .net v0x615c81d55fa0 11, 31 0, L_0x615c81e57f80; 1 drivers
v0x615c81d55fa0_12 .net v0x615c81d55fa0 12, 31 0, L_0x615c81e58100; 1 drivers
v0x615c81d55fa0_13 .net v0x615c81d55fa0 13, 31 0, L_0x615c81e58410; 1 drivers
v0x615c81d55fa0_14 .net v0x615c81d55fa0 14, 31 0, L_0x615c81e58620; 1 drivers
v0x615c81d55fa0_15 .net v0x615c81d55fa0 15, 31 0, L_0x615c81e58b50; 1 drivers
v0x615c81d54be0_0 .net "ovld", 15 0, L_0x615c81e56230;  1 drivers
v0x615c81d54c80 .array "ox", 15 0;
v0x615c81d54c80_0 .net v0x615c81d54c80 0, 31 0, L_0x615c81e4bf60; 1 drivers
v0x615c81d54c80_1 .net v0x615c81d54c80 1, 31 0, L_0x615c81e4c940; 1 drivers
v0x615c81d54c80_2 .net v0x615c81d54c80 2, 31 0, L_0x615c81e4d3f0; 1 drivers
v0x615c81d54c80_3 .net v0x615c81d54c80 3, 31 0, v0x615c81c96850_0; 1 drivers
v0x615c81d54c80_4 .net v0x615c81d54c80 4, 31 0, L_0x615c81e4e920; 1 drivers
v0x615c81d54c80_5 .net v0x615c81d54c80 5, 31 0, L_0x615c81e4f2b0; 1 drivers
v0x615c81d54c80_6 .net v0x615c81d54c80 6, 31 0, L_0x615c81e4fd10; 1 drivers
v0x615c81d54c80_7 .net v0x615c81d54c80 7, 31 0, v0x615c81d49a90_0; 1 drivers
v0x615c81d54c80_8 .net v0x615c81d54c80 8, 31 0, L_0x615c81e514b0; 1 drivers
v0x615c81d54c80_9 .net v0x615c81d54c80 9, 31 0, L_0x615c81e51e00; 1 drivers
v0x615c81d54c80_10 .net v0x615c81d54c80 10, 31 0, L_0x615c81e527f0; 1 drivers
v0x615c81d54c80_11 .net v0x615c81d54c80 11, 31 0, v0x615c81dc34b0_0; 1 drivers
v0x615c81d54c80_12 .net v0x615c81d54c80 12, 31 0, L_0x615c81e53bc0; 1 drivers
v0x615c81d54c80_13 .net v0x615c81d54c80 13, 31 0, L_0x615c81e545a0; 1 drivers
v0x615c81d54c80_14 .net v0x615c81d54c80 14, 31 0, L_0x615c81e54f90; 1 drivers
v0x615c81d54c80_15 .net v0x615c81d54c80 15, 31 0, v0x615c81d6e730_0; 1 drivers
v0x615c81d52b50 .array "oy", 15 0;
v0x615c81d52b50_0 .net v0x615c81d52b50 0, 31 0, L_0x615c81e4bef0; 1 drivers
v0x615c81d52b50_1 .net v0x615c81d52b50 1, 31 0, L_0x615c81e4c8d0; 1 drivers
v0x615c81d52b50_2 .net v0x615c81d52b50 2, 31 0, L_0x615c81e4d380; 1 drivers
v0x615c81d52b50_3 .net v0x615c81d52b50 3, 31 0, v0x615c81c54980_0; 1 drivers
v0x615c81d52b50_4 .net v0x615c81d52b50 4, 31 0, L_0x615c81e4e8b0; 1 drivers
v0x615c81d52b50_5 .net v0x615c81d52b50 5, 31 0, L_0x615c81e4f240; 1 drivers
v0x615c81d52b50_6 .net v0x615c81d52b50 6, 31 0, L_0x615c81e4fca0; 1 drivers
v0x615c81d52b50_7 .net v0x615c81d52b50 7, 31 0, v0x615c81d4a0f0_0; 1 drivers
v0x615c81d52b50_8 .net v0x615c81d52b50 8, 31 0, L_0x615c81e51440; 1 drivers
v0x615c81d52b50_9 .net v0x615c81d52b50 9, 31 0, L_0x615c81e51d90; 1 drivers
v0x615c81d52b50_10 .net v0x615c81d52b50 10, 31 0, L_0x615c81e52780; 1 drivers
v0x615c81d52b50_11 .net v0x615c81d52b50 11, 31 0, v0x615c81dc2d20_0; 1 drivers
v0x615c81d52b50_12 .net v0x615c81d52b50 12, 31 0, L_0x615c81e53b50; 1 drivers
v0x615c81d52b50_13 .net v0x615c81d52b50 13, 31 0, L_0x615c81e54530; 1 drivers
v0x615c81d52b50_14 .net v0x615c81d52b50 14, 31 0, L_0x615c81e54f20; 1 drivers
v0x615c81d52b50_15 .net v0x615c81d52b50 15, 31 0, v0x615c81d05a50_0; 1 drivers
v0x615c81d51100_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
v0x615c81d50460_0 .net "x", 31 0, v0x615c81cafae0_0;  alias, 1 drivers
v0x615c81d4fce0_0 .net "x_vld", 0 0, v0x615c81cd35d0_0;  alias, 1 drivers
v0x615c81d4f010_0 .net "y", 15 0, L_0x615c81e59590;  alias, 1 drivers
v0x615c81d4e920_0 .net "y_vld", 0 0, L_0x615c81d517f0;  alias, 1 drivers
L_0x615c81e4c4f0 .part L_0x615c81e58bc0, 0, 1;
L_0x615c81e4cf60 .part L_0x615c81e58bc0, 1, 1;
L_0x615c81e4da10 .part L_0x615c81e58bc0, 2, 1;
L_0x615c81e4e3d0 .part L_0x615c81e58bc0, 3, 1;
L_0x615c81e4eeb0 .part L_0x615c81e58bc0, 4, 1;
L_0x615c81e4f8d0 .part L_0x615c81e58bc0, 5, 1;
L_0x615c81e50330 .part L_0x615c81e58bc0, 6, 1;
L_0x615c81e50d40 .part L_0x615c81e58bc0, 7, 1;
L_0x615c81e51a00 .part L_0x615c81e58bc0, 8, 1;
L_0x615c81e523e0 .part L_0x615c81e58bc0, 9, 1;
L_0x615c81e52dd0 .part L_0x615c81e58bc0, 10, 1;
L_0x615c81e53750 .part L_0x615c81e58bc0, 11, 1;
L_0x615c81e541a0 .part L_0x615c81e58bc0, 12, 1;
L_0x615c81e54b80 .part L_0x615c81e58bc0, 13, 1;
L_0x615c81e55570 .part L_0x615c81e58bc0, 14, 1;
L_0x615c81e55ef0 .part L_0x615c81e58bc0, 15, 1;
LS_0x615c81e56230_0_0 .concat8 [ 1 1 1 1], L_0x615c81e4c4f0, L_0x615c81e4cf60, L_0x615c81e4da10, v0x615c81c9b990_0;
LS_0x615c81e56230_0_4 .concat8 [ 1 1 1 1], L_0x615c81e4eeb0, L_0x615c81e4f8d0, L_0x615c81e50330, v0x615c81d49050_0;
LS_0x615c81e56230_0_8 .concat8 [ 1 1 1 1], L_0x615c81e51a00, L_0x615c81e523e0, L_0x615c81e52dd0, v0x615c81dc3410_0;
LS_0x615c81e56230_0_12 .concat8 [ 1 1 1 1], L_0x615c81e541a0, L_0x615c81e54b80, L_0x615c81e55570, v0x615c81d6e690_0;
L_0x615c81e56230 .concat8 [ 4 4 4 4], LS_0x615c81e56230_0_0, LS_0x615c81e56230_0_4, LS_0x615c81e56230_0_8, LS_0x615c81e56230_0_12;
L_0x615c81e56720 .part L_0x615c81e56230, 0, 1;
L_0x615c81e56990 .part L_0x615c81e56230, 1, 1;
L_0x615c81e56ba0 .part L_0x615c81e56230, 2, 1;
L_0x615c81e56810 .part L_0x615c81e56230, 3, 1;
L_0x615c81e56fd0 .part L_0x615c81e56230, 4, 1;
L_0x615c81e572a0 .part L_0x615c81e56230, 5, 1;
L_0x615c81e574b0 .part L_0x615c81e56230, 6, 1;
L_0x615c81e57700 .part L_0x615c81e56230, 7, 1;
L_0x615c81e57880 .part L_0x615c81e56230, 8, 1;
L_0x615c81e57b70 .part L_0x615c81e56230, 9, 1;
L_0x615c81e57d80 .part L_0x615c81e56230, 10, 1;
L_0x615c81e57ff0 .part L_0x615c81e56230, 11, 1;
L_0x615c81e58200 .part L_0x615c81e56230, 12, 1;
L_0x615c81e58510 .part L_0x615c81e56230, 13, 1;
L_0x615c81e58720 .part L_0x615c81e56230, 14, 1;
LS_0x615c81e58bc0_0_0 .concat8 [ 1 1 1 1], L_0x615c81e58fc0, L_0x615c81e56720, L_0x615c81e56990, L_0x615c81e56ba0;
LS_0x615c81e58bc0_0_4 .concat8 [ 1 1 1 1], L_0x615c81e56810, L_0x615c81e56fd0, L_0x615c81e572a0, L_0x615c81e574b0;
LS_0x615c81e58bc0_0_8 .concat8 [ 1 1 1 1], L_0x615c81e57700, L_0x615c81e57880, L_0x615c81e57b70, L_0x615c81e57d80;
LS_0x615c81e58bc0_0_12 .concat8 [ 1 1 1 1], L_0x615c81e57ff0, L_0x615c81e58200, L_0x615c81e58510, L_0x615c81e58720;
L_0x615c81e58bc0 .concat8 [ 4 4 4 4], LS_0x615c81e58bc0_0_0, LS_0x615c81e58bc0_0_4, LS_0x615c81e58bc0_0_8, LS_0x615c81e58bc0_0_12;
L_0x615c81d517f0 .part L_0x615c81e56230, 15, 1;
L_0x615c81e59590 .part v0x615c81d05a50_0, 0, 16;
S_0x615c81d863e0 .scope generate, "u[0]" "u[0]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81acdf20 .param/l "i" 0 10 41, +C4<00>;
S_0x615c81d8b570 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81d863e0;
 .timescale 0 0;
v0x615c81d713a0_0 .net *"_ivl_4", 0 0, L_0x615c81e4c4f0;  1 drivers
S_0x615c81d90700 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d8b570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81abbab0 .param/l "m" 0 11 3, C4<01000000000000000000000000000000>;
L_0x7b0362986018 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4bc00 .functor OR 32, L_0x7b0362987218, L_0x7b0362986018, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4bef0 .functor OR 32, L_0x615c81e4c140, L_0x615c81e4c280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d13d70_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986018;  1 drivers
v0x615c81d09a50_0 .net *"_ivl_10", 31 0, L_0x615c81e4c140;  1 drivers
v0x615c81d048c0_0 .net *"_ivl_12", 30 0, L_0x615c81e4c0a0;  1 drivers
L_0x7b0362986060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d04db0_0 .net *"_ivl_14", 0 0, L_0x7b0362986060;  1 drivers
L_0x7b03629860a8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d18f00_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629860a8;  1 drivers
L_0x7b03629860f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d3c9f0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629860f0;  1 drivers
v0x615c81d37860_0 .net *"_ivl_20", 31 0, L_0x615c81e4c280;  1 drivers
v0x615c81d326d0_0 .net *"_ivl_6", 31 0, L_0x615c81e4be50;  1 drivers
v0x615c81d2d540_0 .net "b", 31 0, L_0x615c81e4bc00;  1 drivers
v0x615c81d283b0_0 .net "ix", 31 0, L_0x615c81e59080;  alias, 1 drivers
v0x615c81d23220_0 .net "iy", 31 0, L_0x7b0362987218;  alias, 1 drivers
v0x615c81d1e090_0 .net "ox", 31 0, L_0x615c81e4bf60;  alias, 1 drivers
v0x615c81d46d10_0 .net "oy", 31 0, L_0x615c81e4bef0;  alias, 1 drivers
v0x615c81d764e0_0 .net "x_ge_b", 0 0, L_0x615c81e4bd10;  1 drivers
L_0x615c81e4bd10 .cmp/ge 32, L_0x615c81e59080, L_0x615c81e4bc00;
L_0x615c81e4be50 .arith/sub 32, L_0x615c81e59080, L_0x615c81e4bc00;
L_0x615c81e4bf60 .functor MUXZ 32, L_0x615c81e59080, L_0x615c81e4be50, L_0x615c81e4bd10, C4<>;
L_0x615c81e4c0a0 .part L_0x7b0362987218, 1, 31;
L_0x615c81e4c140 .concat [ 31 1 0 0], L_0x615c81e4c0a0, L_0x7b0362986060;
L_0x615c81e4c280 .functor MUXZ 32, L_0x7b03629860f0, L_0x7b03629860a8, L_0x615c81e4bd10, C4<>;
S_0x615c81d425d0 .scope generate, "u[1]" "u[1]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81abe2a0 .param/l "i" 0 10 41, +C4<01>;
S_0x615c81d1eae0 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81d425d0;
 .timescale 0 0;
v0x615c81dbdac0_0 .net *"_ivl_4", 0 0, L_0x615c81e4cf60;  1 drivers
S_0x615c81d23c70 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d1eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81ac49f0 .param/l "m" 0 11 3, C4<00010000000000000000000000000000>;
L_0x7b0362986138 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4c5e0 .functor OR 32, L_0x615c81e56920, L_0x7b0362986138, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4c8d0 .functor OR 32, L_0x615c81e4cbb0, L_0x615c81e4ccf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d7b670_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986138;  1 drivers
v0x615c81d65ac0_0 .net *"_ivl_10", 31 0, L_0x615c81e4cbb0;  1 drivers
v0x615c81d68140_0 .net *"_ivl_12", 30 0, L_0x615c81e4cb10;  1 drivers
L_0x7b0362986180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d6b750_0 .net *"_ivl_14", 0 0, L_0x7b0362986180;  1 drivers
L_0x7b03629861c8 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d6bd30_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629861c8;  1 drivers
L_0x7b0362986210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d5f4a0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986210;  1 drivers
v0x615c81d80800_0 .net *"_ivl_20", 31 0, L_0x615c81e4ccf0;  1 drivers
v0x615c81da42f0_0 .net *"_ivl_6", 31 0, L_0x615c81e4c830;  1 drivers
v0x615c81d9f160_0 .net "b", 31 0, L_0x615c81e4c5e0;  1 drivers
v0x615c81d99fd0_0 .net "ix", 31 0, L_0x615c81e568b0;  alias, 1 drivers
v0x615c81d94e40_0 .net "iy", 31 0, L_0x615c81e56920;  alias, 1 drivers
v0x615c81d8fcb0_0 .net "ox", 31 0, L_0x615c81e4c940;  alias, 1 drivers
v0x615c81d8ab20_0 .net "oy", 31 0, L_0x615c81e4c8d0;  alias, 1 drivers
v0x615c81d85990_0 .net "x_ge_b", 0 0, L_0x615c81e4c6f0;  1 drivers
L_0x615c81e4c6f0 .cmp/ge 32, L_0x615c81e568b0, L_0x615c81e4c5e0;
L_0x615c81e4c830 .arith/sub 32, L_0x615c81e568b0, L_0x615c81e4c5e0;
L_0x615c81e4c940 .functor MUXZ 32, L_0x615c81e568b0, L_0x615c81e4c830, L_0x615c81e4c6f0, C4<>;
L_0x615c81e4cb10 .part L_0x615c81e56920, 1, 31;
L_0x615c81e4cbb0 .concat [ 31 1 0 0], L_0x615c81e4cb10, L_0x7b0362986180;
L_0x615c81e4ccf0 .functor MUXZ 32, L_0x7b0362986210, L_0x7b03629861c8, L_0x615c81e4c6f0, C4<>;
S_0x615c81d28e00 .scope generate, "u[2]" "u[2]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81ad7410 .param/l "i" 0 10 41, +C4<010>;
S_0x615c81d2df90 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81d28e00;
 .timescale 0 0;
v0x615c81d71890_0 .net *"_ivl_4", 0 0, L_0x615c81e4da10;  1 drivers
S_0x615c81d33120 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d2df90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81b00df0 .param/l "m" 0 11 3, C4<00000100000000000000000000000000>;
L_0x7b0362986258 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4d0e0 .functor OR 32, L_0x615c81e56aa0, L_0x7b0362986258, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4d380 .functor OR 32, L_0x615c81e4d660, L_0x615c81e4d7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81ad76c0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986258;  1 drivers
v0x615c81b067c0_0 .net *"_ivl_10", 31 0, L_0x615c81e4d660;  1 drivers
v0x615c81ddc640_0 .net *"_ivl_12", 30 0, L_0x615c81e4d5c0;  1 drivers
L_0x7b03629862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81ddecc0_0 .net *"_ivl_14", 0 0, L_0x7b03629862a0;  1 drivers
L_0x7b03629862e8 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de22d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629862e8;  1 drivers
L_0x7b0362986330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de28b0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986330;  1 drivers
v0x615c81dd6020_0 .net *"_ivl_20", 31 0, L_0x615c81e4d7a0;  1 drivers
v0x615c81d9f650_0 .net *"_ivl_6", 31 0, L_0x615c81e4d2e0;  1 drivers
v0x615c81d9a4c0_0 .net "b", 31 0, L_0x615c81e4d0e0;  1 drivers
v0x615c81d95350_0 .net "ix", 31 0, L_0x615c81e56a30;  alias, 1 drivers
v0x615c81d8b010_0 .net "iy", 31 0, L_0x615c81e56aa0;  alias, 1 drivers
v0x615c81d85e80_0 .net "ox", 31 0, L_0x615c81e4d3f0;  alias, 1 drivers
v0x615c81d80cf0_0 .net "oy", 31 0, L_0x615c81e4d380;  alias, 1 drivers
v0x615c81d7bb60_0 .net "x_ge_b", 0 0, L_0x615c81e4d1a0;  1 drivers
L_0x615c81e4d1a0 .cmp/ge 32, L_0x615c81e56a30, L_0x615c81e4d0e0;
L_0x615c81e4d2e0 .arith/sub 32, L_0x615c81e56a30, L_0x615c81e4d0e0;
L_0x615c81e4d3f0 .functor MUXZ 32, L_0x615c81e56a30, L_0x615c81e4d2e0, L_0x615c81e4d1a0, C4<>;
L_0x615c81e4d5c0 .part L_0x615c81e56aa0, 1, 31;
L_0x615c81e4d660 .concat [ 31 1 0 0], L_0x615c81e4d5c0, L_0x7b03629862a0;
L_0x615c81e4d7a0 .functor MUXZ 32, L_0x7b0362986330, L_0x7b03629862e8, L_0x615c81e4d1a0, C4<>;
S_0x615c81d382b0 .scope generate, "u[3]" "u[3]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d1e580 .param/l "i" 0 10 41, +C4<011>;
S_0x615c81d3d440 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d382b0;
 .timescale 0 0;
S_0x615c81d19950 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d3d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81d28910 .param/l "m" 0 12 3, C4<00000001000000000000000000000000>;
v0x615c81cba2f0_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81cb5160_0 .net "cox", 31 0, L_0x615c81e4de00;  1 drivers
v0x615c81caffd0_0 .net "coy", 31 0, L_0x615c81e4dd00;  1 drivers
v0x615c81caae40_0 .net "ivld", 0 0, L_0x615c81e4e3d0;  1 drivers
v0x615c81ca5cb0_0 .net "ix", 31 0, L_0x615c81e56d80;  alias, 1 drivers
v0x615c81ca0b20_0 .net "iy", 31 0, L_0x615c81e56df0;  alias, 1 drivers
v0x615c81c9b990_0 .var "ovld", 0 0;
v0x615c81c96850_0 .var "ox", 31 0;
v0x615c81c54980_0 .var "oy", 31 0;
v0x615c81c30bc0_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
S_0x615c81cde340 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d19950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81d420e0 .param/l "m" 0 11 3, C4<00000001000000000000000000000000>;
L_0x7b0362986378 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4dab0 .functor OR 32, L_0x615c81e56df0, L_0x7b0362986378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4dd00 .functor OR 32, L_0x615c81e4e070, L_0x615c81e4e160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d37d50_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986378;  1 drivers
v0x615c81d47200_0 .net *"_ivl_10", 31 0, L_0x615c81e4e070;  1 drivers
v0x615c81d5fc60_0 .net *"_ivl_12", 30 0, L_0x615c81e4df40;  1 drivers
L_0x7b03629863c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d5f8a0_0 .net *"_ivl_14", 0 0, L_0x7b03629863c0;  1 drivers
L_0x7b0362986408 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d0f0d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986408;  1 drivers
L_0x7b0362986450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d14260_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986450;  1 drivers
v0x615c81d19410_0 .net *"_ivl_20", 31 0, L_0x615c81e4e160;  1 drivers
v0x615c81ce2f70_0 .net *"_ivl_6", 31 0, L_0x615c81e4dc60;  1 drivers
v0x615c81cddde0_0 .net "b", 31 0, L_0x615c81e4dab0;  1 drivers
v0x615c81cd8c50_0 .net "ix", 31 0, L_0x615c81e56d80;  alias, 1 drivers
v0x615c81cd3ac0_0 .net "iy", 31 0, L_0x615c81e56df0;  alias, 1 drivers
v0x615c81cce930_0 .net "ox", 31 0, L_0x615c81e4de00;  alias, 1 drivers
v0x615c81cc97c0_0 .net "oy", 31 0, L_0x615c81e4dd00;  alias, 1 drivers
v0x615c81cbf480_0 .net "x_ge_b", 0 0, L_0x615c81e4db70;  1 drivers
L_0x615c81e4db70 .cmp/ge 32, L_0x615c81e56d80, L_0x615c81e4dab0;
L_0x615c81e4dc60 .arith/sub 32, L_0x615c81e56d80, L_0x615c81e4dab0;
L_0x615c81e4de00 .functor MUXZ 32, L_0x615c81e56d80, L_0x615c81e4dc60, L_0x615c81e4db70, C4<>;
L_0x615c81e4df40 .part L_0x615c81e56df0, 1, 31;
L_0x615c81e4e070 .concat [ 31 1 0 0], L_0x615c81e4df40, L_0x7b03629863c0;
L_0x615c81e4e160 .functor MUXZ 32, L_0x7b0362986450, L_0x7b0362986408, L_0x615c81e4db70, C4<>;
S_0x615c81ce34d0 .scope generate, "u[4]" "u[4]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81c7fee0 .param/l "i" 0 10 41, +C4<0100>;
S_0x615c81d00180 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81ce34d0;
 .timescale 0 0;
v0x615c81c6b660_0 .net *"_ivl_4", 0 0, L_0x615c81e4eeb0;  1 drivers
S_0x615c81d05310 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d00180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c27ed0 .param/l "m" 0 11 3, C4<00000000010000000000000000000000>;
L_0x7b0362986498 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4e610 .functor OR 32, L_0x615c81e56ed0, L_0x7b0362986498, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4e8b0 .functor OR 32, L_0x615c81e4eb00, L_0x615c81e4ec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c35980_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986498;  1 drivers
v0x615c81c39de0_0 .net *"_ivl_10", 31 0, L_0x615c81e4eb00;  1 drivers
v0x615c81c3e240_0 .net *"_ivl_12", 30 0, L_0x615c81e4ea60;  1 drivers
L_0x7b03629864e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c47830_0 .net *"_ivl_14", 0 0, L_0x7b03629864e0;  1 drivers
L_0x7b0362986528 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c4bc90_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986528;  1 drivers
L_0x7b0362986570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c500f0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986570;  1 drivers
v0x615c81c596e0_0 .net *"_ivl_20", 31 0, L_0x615c81e4ec40;  1 drivers
v0x615c81c5db40_0 .net *"_ivl_6", 31 0, L_0x615c81e4e810;  1 drivers
v0x615c81c61fa0_0 .net "b", 31 0, L_0x615c81e4e610;  1 drivers
v0x615c81c68680_0 .net "ix", 31 0, L_0x615c81e56e60;  alias, 1 drivers
v0x615c81c690c0_0 .net "iy", 31 0, L_0x615c81e56ed0;  alias, 1 drivers
v0x615c81c69720_0 .net "ox", 31 0, L_0x615c81e4e920;  alias, 1 drivers
v0x615c81c6a340_0 .net "oy", 31 0, L_0x615c81e4e8b0;  alias, 1 drivers
v0x615c81c6a9a0_0 .net "x_ge_b", 0 0, L_0x615c81e4e6d0;  1 drivers
L_0x615c81e4e6d0 .cmp/ge 32, L_0x615c81e56e60, L_0x615c81e4e610;
L_0x615c81e4e810 .arith/sub 32, L_0x615c81e56e60, L_0x615c81e4e610;
L_0x615c81e4e920 .functor MUXZ 32, L_0x615c81e56e60, L_0x615c81e4e810, L_0x615c81e4e6d0, C4<>;
L_0x615c81e4ea60 .part L_0x615c81e56ed0, 1, 31;
L_0x615c81e4eb00 .concat [ 31 1 0 0], L_0x615c81e4ea60, L_0x7b03629864e0;
L_0x615c81e4ec40 .functor MUXZ 32, L_0x7b0362986570, L_0x7b0362986528, L_0x615c81e4e6d0, C4<>;
S_0x615c81d0a4a0 .scope generate, "u[5]" "u[5]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81c39ea0 .param/l "i" 0 10 41, +C4<0101>;
S_0x615c81d0f630 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81d0a4a0;
 .timescale 0 0;
v0x615c81c75ac0_0 .net *"_ivl_4", 0 0, L_0x615c81e4f8d0;  1 drivers
S_0x615c81d147c0 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d0f630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c6bd30 .param/l "m" 0 11 3, C4<00000000000100000000000000000000>;
L_0x7b03629865b8 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4ef50 .functor OR 32, L_0x615c81e571a0, L_0x7b03629865b8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4f240 .functor OR 32, L_0x615c81e4f520, L_0x615c81e4f660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c6d0f0_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629865b8;  1 drivers
v0x615c81c6dde0_0 .net *"_ivl_10", 31 0, L_0x615c81e4f520;  1 drivers
v0x615c81c6e440_0 .net *"_ivl_12", 30 0, L_0x615c81e4f480;  1 drivers
L_0x7b0362986600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c6f1a0_0 .net *"_ivl_14", 0 0, L_0x7b0362986600;  1 drivers
L_0x7b0362986648 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c6f800_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986648;  1 drivers
L_0x7b0362986690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c70560_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986690;  1 drivers
v0x615c81c70bc0_0 .net *"_ivl_20", 31 0, L_0x615c81e4f660;  1 drivers
v0x615c81c71920_0 .net *"_ivl_6", 31 0, L_0x615c81e4f1a0;  1 drivers
v0x615c81c71f80_0 .net "b", 31 0, L_0x615c81e4ef50;  1 drivers
v0x615c81c72ce0_0 .net "ix", 31 0, L_0x615c81e57130;  alias, 1 drivers
v0x615c81c73340_0 .net "iy", 31 0, L_0x615c81e571a0;  alias, 1 drivers
v0x615c81c740a0_0 .net "ox", 31 0, L_0x615c81e4f2b0;  alias, 1 drivers
v0x615c81c74700_0 .net "oy", 31 0, L_0x615c81e4f240;  alias, 1 drivers
v0x615c81c75460_0 .net "x_ge_b", 0 0, L_0x615c81e4f060;  1 drivers
L_0x615c81e4f060 .cmp/ge 32, L_0x615c81e57130, L_0x615c81e4ef50;
L_0x615c81e4f1a0 .arith/sub 32, L_0x615c81e57130, L_0x615c81e4ef50;
L_0x615c81e4f2b0 .functor MUXZ 32, L_0x615c81e57130, L_0x615c81e4f1a0, L_0x615c81e4f060, C4<>;
L_0x615c81e4f480 .part L_0x615c81e571a0, 1, 31;
L_0x615c81e4f520 .concat [ 31 1 0 0], L_0x615c81e4f480, L_0x7b0362986600;
L_0x615c81e4f660 .functor MUXZ 32, L_0x7b0362986690, L_0x7b0362986648, L_0x615c81e4f060, C4<>;
S_0x615c81cd91b0 .scope generate, "u[6]" "u[6]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81c6cae0 .param/l "i" 0 10 41, +C4<0110>;
S_0x615c81cb56c0 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81cd91b0;
 .timescale 0 0;
v0x615c81ce8f30_0 .net *"_ivl_4", 0 0, L_0x615c81e50330;  1 drivers
S_0x615c81cba850 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81cb56c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c768c0 .param/l "m" 0 11 3, C4<00000000000001000000000000000000>;
L_0x7b03629866d8 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e4f9b0 .functor OR 32, L_0x615c81e573b0, L_0x7b03629866d8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e4fca0 .functor OR 32, L_0x615c81e4ff80, L_0x615c81e500c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c77c50_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629866d8;  1 drivers
v0x615c81c78240_0 .net *"_ivl_10", 31 0, L_0x615c81e4ff80;  1 drivers
v0x615c81c78fa0_0 .net *"_ivl_12", 30 0, L_0x615c81e4fee0;  1 drivers
L_0x7b0362986720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c79600_0 .net *"_ivl_14", 0 0, L_0x7b0362986720;  1 drivers
L_0x7b0362986768 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c79f60_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986768;  1 drivers
L_0x7b03629867b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c7a230_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629867b0;  1 drivers
v0x615c81c973d0_0 .net *"_ivl_20", 31 0, L_0x615c81e500c0;  1 drivers
v0x615c81ce4b90_0 .net *"_ivl_6", 31 0, L_0x615c81e4fc00;  1 drivers
v0x615c81ce55d0_0 .net "b", 31 0, L_0x615c81e4f9b0;  1 drivers
v0x615c81ce5c30_0 .net "ix", 31 0, L_0x615c81e57340;  alias, 1 drivers
v0x615c81ce6850_0 .net "iy", 31 0, L_0x615c81e573b0;  alias, 1 drivers
v0x615c81ce6eb0_0 .net "ox", 31 0, L_0x615c81e4fd10;  alias, 1 drivers
v0x615c81ce7b70_0 .net "oy", 31 0, L_0x615c81e4fca0;  alias, 1 drivers
v0x615c81ce81d0_0 .net "x_ge_b", 0 0, L_0x615c81e4fac0;  1 drivers
L_0x615c81e4fac0 .cmp/ge 32, L_0x615c81e57340, L_0x615c81e4f9b0;
L_0x615c81e4fc00 .arith/sub 32, L_0x615c81e57340, L_0x615c81e4f9b0;
L_0x615c81e4fd10 .functor MUXZ 32, L_0x615c81e57340, L_0x615c81e4fc00, L_0x615c81e4fac0, C4<>;
L_0x615c81e4fee0 .part L_0x615c81e573b0, 1, 31;
L_0x615c81e4ff80 .concat [ 31 1 0 0], L_0x615c81e4fee0, L_0x7b0362986720;
L_0x615c81e500c0 .functor MUXZ 32, L_0x7b03629867b0, L_0x7b0362986768, L_0x615c81e4fac0, C4<>;
S_0x615c81cbf9e0 .scope generate, "u[7]" "u[7]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81c78300 .param/l "i" 0 10 41, +C4<0111>;
S_0x615c81cc4b70 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81cbf9e0;
 .timescale 0 0;
S_0x615c81cc9d00 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81cc4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81cea2f0 .param/l "m" 0 12 3, C4<00000000000000010000000000000000>;
v0x615c81cf4750_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81cf54b0_0 .net "cox", 31 0, L_0x615c81e50720;  1 drivers
v0x615c81cf5b10_0 .net "coy", 31 0, L_0x615c81e50620;  1 drivers
v0x615c81cf6470_0 .net "ivld", 0 0, L_0x615c81e50d40;  1 drivers
v0x615c81cf6740_0 .net "ix", 31 0, L_0x615c81e57620;  alias, 1 drivers
v0x615c81cfb550_0 .net "iy", 31 0, L_0x615c81e57690;  alias, 1 drivers
v0x615c81d49050_0 .var "ovld", 0 0;
v0x615c81d49a90_0 .var "ox", 31 0;
v0x615c81d4a0f0_0 .var "oy", 31 0;
v0x615c81d4b370_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
S_0x615c81ccee90 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81cc9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81ceb6b0 .param/l "m" 0 11 3, C4<00000000000000010000000000000000>;
L_0x7b03629867f8 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e503d0 .functor OR 32, L_0x615c81e57690, L_0x7b03629867f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e50620 .functor OR 32, L_0x615c81e509e0, L_0x615c81e50ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cebd80_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629867f8;  1 drivers
v0x615c81ceca70_0 .net *"_ivl_10", 31 0, L_0x615c81e509e0;  1 drivers
v0x615c81ced0d0_0 .net *"_ivl_12", 30 0, L_0x615c81e508b0;  1 drivers
L_0x7b0362986840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81cede30_0 .net *"_ivl_14", 0 0, L_0x7b0362986840;  1 drivers
L_0x7b0362986888 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cee490_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986888;  1 drivers
L_0x7b03629868d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cef1f0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629868d0;  1 drivers
v0x615c81cef850_0 .net *"_ivl_20", 31 0, L_0x615c81e50ad0;  1 drivers
v0x615c81cf05b0_0 .net *"_ivl_6", 31 0, L_0x615c81e50580;  1 drivers
v0x615c81cf0c10_0 .net "b", 31 0, L_0x615c81e503d0;  1 drivers
v0x615c81cf1970_0 .net "ix", 31 0, L_0x615c81e57620;  alias, 1 drivers
v0x615c81cf1fd0_0 .net "iy", 31 0, L_0x615c81e57690;  alias, 1 drivers
v0x615c81cf2d30_0 .net "ox", 31 0, L_0x615c81e50720;  alias, 1 drivers
v0x615c81cf3390_0 .net "oy", 31 0, L_0x615c81e50620;  alias, 1 drivers
v0x615c81cf40f0_0 .net "x_ge_b", 0 0, L_0x615c81e50490;  1 drivers
L_0x615c81e50490 .cmp/ge 32, L_0x615c81e57620, L_0x615c81e503d0;
L_0x615c81e50580 .arith/sub 32, L_0x615c81e57620, L_0x615c81e503d0;
L_0x615c81e50720 .functor MUXZ 32, L_0x615c81e57620, L_0x615c81e50580, L_0x615c81e50490, C4<>;
L_0x615c81e508b0 .part L_0x615c81e57690, 1, 31;
L_0x615c81e509e0 .concat [ 31 1 0 0], L_0x615c81e508b0, L_0x7b0362986840;
L_0x615c81e50ad0 .functor MUXZ 32, L_0x7b03629868d0, L_0x7b0362986888, L_0x615c81e50490, C4<>;
S_0x615c81cd4020 .scope generate, "u[8]" "u[8]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81c7fe90 .param/l "i" 0 10 41, +C4<01000>;
S_0x615c81cb0530 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81cd4020;
 .timescale 0 0;
v0x615c81d55e30_0 .net *"_ivl_4", 0 0, L_0x615c81e51a00;  1 drivers
S_0x615c81c43030 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81cb0530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cf4810 .param/l "m" 0 11 3, C4<00000000000000000100000000000000>;
L_0x7b0362986918 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e51150 .functor OR 32, L_0x615c81e57810, L_0x7b0362986918, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e51440 .functor OR 32, L_0x615c81e51690, L_0x615c81e517d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d4d3f0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986918;  1 drivers
v0x615c81d4da50_0 .net *"_ivl_10", 31 0, L_0x615c81e51690;  1 drivers
v0x615c81d4e7b0_0 .net *"_ivl_12", 30 0, L_0x615c81e515f0;  1 drivers
L_0x7b0362986960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d4ee10_0 .net *"_ivl_14", 0 0, L_0x7b0362986960;  1 drivers
L_0x7b03629869a8 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d4fb70_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629869a8;  1 drivers
L_0x7b03629869f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d501d0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629869f0;  1 drivers
v0x615c81d50f30_0 .net *"_ivl_20", 31 0, L_0x615c81e517d0;  1 drivers
v0x615c81d51590_0 .net *"_ivl_6", 31 0, L_0x615c81e513a0;  1 drivers
v0x615c81d522f0_0 .net "b", 31 0, L_0x615c81e51150;  1 drivers
v0x615c81d52950_0 .net "ix", 31 0, L_0x615c81e577a0;  alias, 1 drivers
v0x615c81d536b0_0 .net "iy", 31 0, L_0x615c81e57810;  alias, 1 drivers
v0x615c81d53d10_0 .net "ox", 31 0, L_0x615c81e514b0;  alias, 1 drivers
v0x615c81d54a70_0 .net "oy", 31 0, L_0x615c81e51440;  alias, 1 drivers
v0x615c81d550d0_0 .net "x_ge_b", 0 0, L_0x615c81e51260;  1 drivers
L_0x615c81e51260 .cmp/ge 32, L_0x615c81e577a0, L_0x615c81e51150;
L_0x615c81e513a0 .arith/sub 32, L_0x615c81e577a0, L_0x615c81e51150;
L_0x615c81e514b0 .functor MUXZ 32, L_0x615c81e577a0, L_0x615c81e513a0, L_0x615c81e51260, C4<>;
L_0x615c81e515f0 .part L_0x615c81e57810, 1, 31;
L_0x615c81e51690 .concat [ 31 1 0 0], L_0x615c81e515f0, L_0x7b0362986960;
L_0x615c81e517d0 .functor MUXZ 32, L_0x7b03629869f0, L_0x7b03629869a8, L_0x615c81e51260, C4<>;
S_0x615c81c54ee0 .scope generate, "u[9]" "u[9]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d4c750 .param/l "i" 0 10 41, +C4<01001>;
S_0x615c81c66d90 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81c54ee0;
 .timescale 0 0;
v0x615c81dc2bb0_0 .net *"_ivl_4", 0 0, L_0x615c81e523e0;  1 drivers
S_0x615c81c9bef0 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81c66d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81d4a190 .param/l "m" 0 11 3, C4<00000000000000000001000000000000>;
L_0x7b0362986a38 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e51aa0 .functor OR 32, L_0x615c81e57a70, L_0x7b0362986a38, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e51d90 .functor OR 32, L_0x615c81e52070, L_0x615c81e521b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d57260_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986a38;  1 drivers
v0x615c81d57850_0 .net *"_ivl_10", 31 0, L_0x615c81e52070;  1 drivers
v0x615c81d585b0_0 .net *"_ivl_12", 30 0, L_0x615c81e51fd0;  1 drivers
L_0x7b0362986a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d58c10_0 .net *"_ivl_14", 0 0, L_0x7b0362986a80;  1 drivers
L_0x7b0362986ac8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d59970_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986ac8;  1 drivers
L_0x7b0362986b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d59fd0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986b10;  1 drivers
v0x615c81d5a930_0 .net *"_ivl_20", 31 0, L_0x615c81e521b0;  1 drivers
v0x615c81d5ac00_0 .net *"_ivl_6", 31 0, L_0x615c81e51cf0;  1 drivers
v0x615c81d72410_0 .net "b", 31 0, L_0x615c81e51aa0;  1 drivers
v0x615c81dbfbd0_0 .net "ix", 31 0, L_0x615c81e57a00;  alias, 1 drivers
v0x615c81dc0610_0 .net "iy", 31 0, L_0x615c81e57a70;  alias, 1 drivers
v0x615c81dc0c70_0 .net "ox", 31 0, L_0x615c81e51e00;  alias, 1 drivers
v0x615c81dc1890_0 .net "oy", 31 0, L_0x615c81e51d90;  alias, 1 drivers
v0x615c81dc1ef0_0 .net "x_ge_b", 0 0, L_0x615c81e51bb0;  1 drivers
L_0x615c81e51bb0 .cmp/ge 32, L_0x615c81e57a00, L_0x615c81e51aa0;
L_0x615c81e51cf0 .arith/sub 32, L_0x615c81e57a00, L_0x615c81e51aa0;
L_0x615c81e51e00 .functor MUXZ 32, L_0x615c81e57a00, L_0x615c81e51cf0, L_0x615c81e51bb0, C4<>;
L_0x615c81e51fd0 .part L_0x615c81e57a70, 1, 31;
L_0x615c81e52070 .concat [ 31 1 0 0], L_0x615c81e51fd0, L_0x7b0362986a80;
L_0x615c81e521b0 .functor MUXZ 32, L_0x7b0362986b10, L_0x7b0362986ac8, L_0x615c81e51bb0, C4<>;
S_0x615c81ca1080 .scope generate, "u[10]" "u[10]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d57910 .param/l "i" 0 10 41, +C4<01010>;
S_0x615c81ca6210 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81ca1080;
 .timescale 0 0;
v0x615c81dcd010_0 .net *"_ivl_4", 0 0, L_0x615c81e52dd0;  1 drivers
S_0x615c81cab3a0 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81ca6210;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dc3260 .param/l "m" 0 11 3, C4<00000000000000000000010000000000>;
L_0x7b0362986b58 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e524e0 .functor OR 32, L_0x615c81e57c80, L_0x7b0362986b58, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e52780 .functor OR 32, L_0x615c81e52a60, L_0x615c81e52ba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dc45d0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986b58;  1 drivers
v0x615c81dc5330_0 .net *"_ivl_10", 31 0, L_0x615c81e52a60;  1 drivers
v0x615c81dc5990_0 .net *"_ivl_12", 30 0, L_0x615c81e529c0;  1 drivers
L_0x7b0362986ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dc66f0_0 .net *"_ivl_14", 0 0, L_0x7b0362986ba0;  1 drivers
L_0x7b0362986be8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dc6d50_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986be8;  1 drivers
L_0x7b0362986c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dc7ab0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986c30;  1 drivers
v0x615c81dc8110_0 .net *"_ivl_20", 31 0, L_0x615c81e52ba0;  1 drivers
v0x615c81dc8e70_0 .net *"_ivl_6", 31 0, L_0x615c81e526e0;  1 drivers
v0x615c81dc94d0_0 .net "b", 31 0, L_0x615c81e524e0;  1 drivers
v0x615c81dca230_0 .net "ix", 31 0, L_0x615c81e57c10;  alias, 1 drivers
v0x615c81dca890_0 .net "iy", 31 0, L_0x615c81e57c80;  alias, 1 drivers
v0x615c81dcb5f0_0 .net "ox", 31 0, L_0x615c81e527f0;  alias, 1 drivers
v0x615c81dcbc50_0 .net "oy", 31 0, L_0x615c81e52780;  alias, 1 drivers
v0x615c81dcc9b0_0 .net "x_ge_b", 0 0, L_0x615c81e525a0;  1 drivers
L_0x615c81e525a0 .cmp/ge 32, L_0x615c81e57c10, L_0x615c81e524e0;
L_0x615c81e526e0 .arith/sub 32, L_0x615c81e57c10, L_0x615c81e524e0;
L_0x615c81e527f0 .functor MUXZ 32, L_0x615c81e57c10, L_0x615c81e526e0, L_0x615c81e525a0, C4<>;
L_0x615c81e529c0 .part L_0x615c81e57c80, 1, 31;
L_0x615c81e52a60 .concat [ 31 1 0 0], L_0x615c81e529c0, L_0x7b0362986ba0;
L_0x615c81e52ba0 .functor MUXZ 32, L_0x7b0362986c30, L_0x7b0362986be8, L_0x615c81e525a0, C4<>;
S_0x615c81c31180 .scope generate, "u[11]" "u[11]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81dc5a50 .param/l "i" 0 10 41, +C4<01011>;
S_0x615c81da0140 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c31180;
 .timescale 0 0;
S_0x615c81da52d0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81da0140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dcd2b0 .param/l "m" 0 12 3, C4<00000000000000000000000100000000>;
v0x615c81dc6860_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81dc5b90_0 .net "cox", 31 0, L_0x615c81e531c0;  1 drivers
v0x615c81dc54a0_0 .net "coy", 31 0, L_0x615c81e530c0;  1 drivers
v0x615c81dc47d0_0 .net "ivld", 0 0, L_0x615c81e53750;  1 drivers
v0x615c81dc4870_0 .net "ix", 31 0, L_0x615c81e57f10;  alias, 1 drivers
v0x615c81dc40e0_0 .net "iy", 31 0, L_0x615c81e57f80;  alias, 1 drivers
v0x615c81dc3410_0 .var "ovld", 0 0;
v0x615c81dc34b0_0 .var "ox", 31 0;
v0x615c81dc2d20_0 .var "oy", 31 0;
v0x615c81dc20f0_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
S_0x615c81daa460 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81da52d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dce490 .param/l "m" 0 11 3, C4<00000000000000000000000100000000>;
L_0x7b0362986c78 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e52e70 .functor OR 32, L_0x615c81e57f80, L_0x7b0362986c78, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e530c0 .functor OR 32, L_0x615c81e53430, L_0x615c81e53520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dcf790_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986c78;  1 drivers
v0x615c81dd04f0_0 .net *"_ivl_10", 31 0, L_0x615c81e53430;  1 drivers
v0x615c81dd0b50_0 .net *"_ivl_12", 30 0, L_0x615c81e53300;  1 drivers
L_0x7b0362986cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d819b0_0 .net *"_ivl_14", 0 0, L_0x7b0362986cc0;  1 drivers
L_0x7b0362986d08 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dd14b0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986d08;  1 drivers
L_0x7b0362986d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dd1780_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986d50;  1 drivers
v0x615c81dcb760_0 .net *"_ivl_20", 31 0, L_0x615c81e53520;  1 drivers
v0x615c81dcaa90_0 .net *"_ivl_6", 31 0, L_0x615c81e53020;  1 drivers
v0x615c81dca3a0_0 .net "b", 31 0, L_0x615c81e52e70;  1 drivers
v0x615c81dc96d0_0 .net "ix", 31 0, L_0x615c81e57f10;  alias, 1 drivers
v0x615c81dc8fe0_0 .net "iy", 31 0, L_0x615c81e57f80;  alias, 1 drivers
v0x615c81dc8310_0 .net "ox", 31 0, L_0x615c81e531c0;  alias, 1 drivers
v0x615c81dc7c20_0 .net "oy", 31 0, L_0x615c81e530c0;  alias, 1 drivers
v0x615c81dc6f50_0 .net "x_ge_b", 0 0, L_0x615c81e52f30;  1 drivers
L_0x615c81e52f30 .cmp/ge 32, L_0x615c81e57f10, L_0x615c81e52e70;
L_0x615c81e53020 .arith/sub 32, L_0x615c81e57f10, L_0x615c81e52e70;
L_0x615c81e531c0 .functor MUXZ 32, L_0x615c81e57f10, L_0x615c81e53020, L_0x615c81e52f30, C4<>;
L_0x615c81e53300 .part L_0x615c81e57f80, 1, 31;
L_0x615c81e53430 .concat [ 31 1 0 0], L_0x615c81e53300, L_0x7b0362986cc0;
L_0x615c81e53520 .functor MUXZ 32, L_0x7b0362986d50, L_0x7b0362986d08, L_0x615c81e52f30, C4<>;
S_0x615c81daf5f0 .scope generate, "u[12]" "u[12]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81dcb840 .param/l "i" 0 10 41, +C4<01100>;
S_0x615c81db4780 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81daf5f0;
 .timescale 0 0;
v0x615c81daa610_0 .net *"_ivl_4", 0 0, L_0x615c81e541a0;  1 drivers
S_0x615c81db9910 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81db4780;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dc90c0 .param/l "m" 0 11 3, C4<00000000000000000000000001000000>;
L_0x7b0362986d98 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e53860 .functor OR 32, L_0x615c81e58100, L_0x7b0362986d98, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e53b50 .functor OR 32, L_0x615c81e53e30, L_0x615c81e53f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dc0e70_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986d98;  1 drivers
v0x615c81dcdee0_0 .net *"_ivl_10", 31 0, L_0x615c81e53e30;  1 drivers
v0x615c81dce5d0_0 .net *"_ivl_12", 30 0, L_0x615c81e53d90;  1 drivers
L_0x7b0362986de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dcf2a0_0 .net *"_ivl_14", 0 0, L_0x7b0362986de0;  1 drivers
L_0x7b0362986e28 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dcf990_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986e28;  1 drivers
L_0x7b0362986e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dd0660_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986e70;  1 drivers
v0x615c81d725c0_0 .net *"_ivl_20", 31 0, L_0x615c81e53f70;  1 drivers
v0x615c81dd0d50_0 .net *"_ivl_6", 31 0, L_0x615c81e53ab0;  1 drivers
v0x615c81d7c800_0 .net "b", 31 0, L_0x615c81e53860;  1 drivers
v0x615c81dbec50_0 .net "ix", 31 0, L_0x615c81e58090;  alias, 1 drivers
v0x615c81db9ac0_0 .net "iy", 31 0, L_0x615c81e58100;  alias, 1 drivers
v0x615c81db4930_0 .net "ox", 31 0, L_0x615c81e53bc0;  alias, 1 drivers
v0x615c81d77670_0 .net "oy", 31 0, L_0x615c81e53b50;  alias, 1 drivers
v0x615c81daf7a0_0 .net "x_ge_b", 0 0, L_0x615c81e53970;  1 drivers
L_0x615c81e53970 .cmp/ge 32, L_0x615c81e58090, L_0x615c81e53860;
L_0x615c81e53ab0 .arith/sub 32, L_0x615c81e58090, L_0x615c81e53860;
L_0x615c81e53bc0 .functor MUXZ 32, L_0x615c81e58090, L_0x615c81e53ab0, L_0x615c81e53970, C4<>;
L_0x615c81e53d90 .part L_0x615c81e58100, 1, 31;
L_0x615c81e53e30 .concat [ 31 1 0 0], L_0x615c81e53d90, L_0x7b0362986de0;
L_0x615c81e53f70 .functor MUXZ 32, L_0x7b0362986e70, L_0x7b0362986e28, L_0x615c81e53970, C4<>;
S_0x615c81dbeaa0 .scope generate, "u[13]" "u[13]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81dce6c0 .param/l "i" 0 10 41, +C4<01101>;
S_0x615c81d9afb0 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81dbeaa0;
 .timescale 0 0;
v0x615c81dafc00_0 .net *"_ivl_4", 0 0, L_0x615c81e54b80;  1 drivers
S_0x615c81d774c0 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d9afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dcf380 .param/l "m" 0 11 3, C4<00000000000000000000000000010000>;
L_0x7b0362986eb8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e54240 .functor OR 32, L_0x615c81e58410, L_0x7b0362986eb8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e54530 .functor OR 32, L_0x615c81e54810, L_0x615c81e54950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81da02f0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986eb8;  1 drivers
v0x615c81d9b160_0 .net *"_ivl_10", 31 0, L_0x615c81e54810;  1 drivers
v0x615c81d95fd0_0 .net *"_ivl_12", 30 0, L_0x615c81e54770;  1 drivers
L_0x7b0362986f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d8bcb0_0 .net *"_ivl_14", 0 0, L_0x7b0362986f00;  1 drivers
L_0x7b0362986f48 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x615c81dc0780_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362986f48;  1 drivers
L_0x7b0362986f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dbfd80_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362986f90;  1 drivers
v0x615c81dbaca0_0 .net *"_ivl_20", 31 0, L_0x615c81e54950;  1 drivers
v0x615c81dba210_0 .net *"_ivl_6", 31 0, L_0x615c81e54490;  1 drivers
v0x615c81db9f20_0 .net "b", 31 0, L_0x615c81e54240;  1 drivers
v0x615c81db5b10_0 .net "ix", 31 0, L_0x615c81e583a0;  alias, 1 drivers
v0x615c81db5080_0 .net "iy", 31 0, L_0x615c81e58410;  alias, 1 drivers
v0x615c81db4d90_0 .net "ox", 31 0, L_0x615c81e545a0;  alias, 1 drivers
v0x615c81db0980_0 .net "oy", 31 0, L_0x615c81e54530;  alias, 1 drivers
v0x615c81dafef0_0 .net "x_ge_b", 0 0, L_0x615c81e54350;  1 drivers
L_0x615c81e54350 .cmp/ge 32, L_0x615c81e583a0, L_0x615c81e54240;
L_0x615c81e54490 .arith/sub 32, L_0x615c81e583a0, L_0x615c81e54240;
L_0x615c81e545a0 .functor MUXZ 32, L_0x615c81e583a0, L_0x615c81e54490, L_0x615c81e54350, C4<>;
L_0x615c81e54770 .part L_0x615c81e58410, 1, 31;
L_0x615c81e54810 .concat [ 31 1 0 0], L_0x615c81e54770, L_0x7b0362986f00;
L_0x615c81e54950 .functor MUXZ 32, L_0x7b0362986f90, L_0x7b0362986f48, L_0x615c81e54350, C4<>;
S_0x615c81d7c650 .scope generate, "u[14]" "u[14]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81dd0740 .param/l "i" 0 10 41, +C4<01110>;
S_0x615c81d817e0 .scope generate, "slice_comb_gen" "slice_comb_gen" 10 43, 10 43 0, S_0x615c81d7c650;
 .timescale 0 0;
v0x615c81d92020_0 .net *"_ivl_4", 0 0, L_0x615c81e55570;  1 drivers
S_0x615c81d86970 .scope module, "inst" "isqrt_slice_comb" 10 45, 11 1 0, S_0x615c81d817e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dbed30 .param/l "m" 0 11 3, C4<00000000000000000000000000000100>;
L_0x7b0362986fd8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
L_0x615c81e537f0 .functor OR 32, L_0x615c81e58620, L_0x7b0362986fd8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e54f20 .functor OR 32, L_0x615c81e55200, L_0x615c81e55340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81daad60_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362986fd8;  1 drivers
v0x615c81daaa70_0 .net *"_ivl_10", 31 0, L_0x615c81e55200;  1 drivers
v0x615c81da6660_0 .net *"_ivl_12", 30 0, L_0x615c81e55160;  1 drivers
L_0x7b0362987020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81da5bd0_0 .net *"_ivl_14", 0 0, L_0x7b0362987020;  1 drivers
L_0x7b0362987068 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x615c81da58e0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987068;  1 drivers
L_0x7b03629870b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81da14d0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629870b0;  1 drivers
v0x615c81da0a40_0 .net *"_ivl_20", 31 0, L_0x615c81e55340;  1 drivers
v0x615c81da0750_0 .net *"_ivl_6", 31 0, L_0x615c81e54e80;  1 drivers
v0x615c81d9c340_0 .net "b", 31 0, L_0x615c81e537f0;  1 drivers
v0x615c81d9b8b0_0 .net "ix", 31 0, L_0x615c81e585b0;  alias, 1 drivers
v0x615c81d9b5c0_0 .net "iy", 31 0, L_0x615c81e58620;  alias, 1 drivers
v0x615c81d971b0_0 .net "ox", 31 0, L_0x615c81e54f90;  alias, 1 drivers
v0x615c81d96720_0 .net "oy", 31 0, L_0x615c81e54f20;  alias, 1 drivers
v0x615c81d96430_0 .net "x_ge_b", 0 0, L_0x615c81e54d40;  1 drivers
L_0x615c81e54d40 .cmp/ge 32, L_0x615c81e585b0, L_0x615c81e537f0;
L_0x615c81e54e80 .arith/sub 32, L_0x615c81e585b0, L_0x615c81e537f0;
L_0x615c81e54f90 .functor MUXZ 32, L_0x615c81e585b0, L_0x615c81e54e80, L_0x615c81e54d40, C4<>;
L_0x615c81e55160 .part L_0x615c81e58620, 1, 31;
L_0x615c81e55200 .concat [ 31 1 0 0], L_0x615c81e55160, L_0x7b0362987020;
L_0x615c81e55340 .functor MUXZ 32, L_0x7b03629870b0, L_0x7b0362987068, L_0x615c81e54d40, C4<>;
S_0x615c81d8bb00 .scope generate, "u[15]" "u[15]" 10 41, 10 41 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81db4a10 .param/l "i" 0 10 41, +C4<01111>;
S_0x615c81d90c90 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d8bb00;
 .timescale 0 0;
S_0x615c81d95e20 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d90c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dc0860 .param/l "m" 0 12 3, C4<00000000000000000000000000000001>;
v0x615c81d77dc0_0 .net "clk", 0 0, v0x615c81d33fb0_0;  alias, 1 drivers
v0x615c81d77b60_0 .net "cox", 31 0, L_0x615c81e55960;  1 drivers
v0x615c81d737d0_0 .net "coy", 31 0, L_0x615c81e55860;  1 drivers
v0x615c81d72d40_0 .net "ivld", 0 0, L_0x615c81e55ef0;  1 drivers
v0x615c81d72de0_0 .net "ix", 31 0, L_0x615c81e58ae0;  alias, 1 drivers
v0x615c81d72a50_0 .net "iy", 31 0, L_0x615c81e58b50;  alias, 1 drivers
v0x615c81d6e690_0 .var "ovld", 0 0;
v0x615c81d6e730_0 .var "ox", 31 0;
v0x615c81d05a50_0 .var "oy", 31 0;
v0x615c81d47ea0_0 .net "rst", 0 0, v0x615c81d2a7c0_0;  alias, 1 drivers
S_0x615c81d47cf0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d95e20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dba2f0 .param/l "m" 0 11 3, C4<00000000000000000000000000000001>;
L_0x7b03629870f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x615c81e55610 .functor OR 32, L_0x615c81e58b50, L_0x7b03629870f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e55860 .functor OR 32, L_0x615c81e55bd0, L_0x615c81e55cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d912a0_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629870f8;  1 drivers
v0x615c81d8ce90_0 .net *"_ivl_10", 31 0, L_0x615c81e55bd0;  1 drivers
v0x615c81d8c400_0 .net *"_ivl_12", 30 0, L_0x615c81e55aa0;  1 drivers
L_0x7b0362987140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d8c110_0 .net *"_ivl_14", 0 0, L_0x7b0362987140;  1 drivers
L_0x7b0362987188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x615c81d87d00_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987188;  1 drivers
L_0x7b03629871d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d87270_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629871d0;  1 drivers
v0x615c81d86f80_0 .net *"_ivl_20", 31 0, L_0x615c81e55cc0;  1 drivers
v0x615c81d82b70_0 .net *"_ivl_6", 31 0, L_0x615c81e557c0;  1 drivers
v0x615c81d820e0_0 .net "b", 31 0, L_0x615c81e55610;  1 drivers
v0x615c81d81df0_0 .net "ix", 31 0, L_0x615c81e58ae0;  alias, 1 drivers
v0x615c81d7d9e0_0 .net "iy", 31 0, L_0x615c81e58b50;  alias, 1 drivers
v0x615c81d7cf50_0 .net "ox", 31 0, L_0x615c81e55960;  alias, 1 drivers
v0x615c81d7cc60_0 .net "oy", 31 0, L_0x615c81e55860;  alias, 1 drivers
v0x615c81d78850_0 .net "x_ge_b", 0 0, L_0x615c81e556d0;  1 drivers
L_0x615c81e556d0 .cmp/ge 32, L_0x615c81e58ae0, L_0x615c81e55610;
L_0x615c81e557c0 .arith/sub 32, L_0x615c81e58ae0, L_0x615c81e55610;
L_0x615c81e55960 .functor MUXZ 32, L_0x615c81e58ae0, L_0x615c81e557c0, L_0x615c81e556d0, C4<>;
L_0x615c81e55aa0 .part L_0x615c81e58b50, 1, 31;
L_0x615c81e55bd0 .concat [ 31 1 0 0], L_0x615c81e55aa0, L_0x7b0362987140;
L_0x615c81e55cc0 .functor MUXZ 32, L_0x7b03629871d0, L_0x7b0362987188, L_0x615c81e556d0, C4<>;
S_0x615c81d24200 .scope generate, "v[1]" "v[1]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81ceb780 .param/l "i" 0 10 73, +C4<01>;
L_0x615c81e568b0 .functor BUFZ 32, L_0x615c81e4bf60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e56920 .functor BUFZ 32, L_0x615c81e4bef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d42d10_0 .net *"_ivl_0", 0 0, L_0x615c81e56720;  1 drivers
S_0x615c81d29390 .scope generate, "v[2]" "v[2]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81db5160 .param/l "i" 0 10 73, +C4<010>;
L_0x615c81e56a30 .functor BUFZ 32, L_0x615c81e4c940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e56aa0 .functor BUFZ 32, L_0x615c81e4c8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d3db80_0 .net *"_ivl_0", 0 0, L_0x615c81e56990;  1 drivers
S_0x615c81d2e520 .scope generate, "v[3]" "v[3]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81daab50 .param/l "i" 0 10 73, +C4<011>;
L_0x615c81e56d80 .functor BUFZ 32, L_0x615c81e4d3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e56df0 .functor BUFZ 32, L_0x615c81e4d380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d008c0_0 .net *"_ivl_0", 0 0, L_0x615c81e56ba0;  1 drivers
S_0x615c81d336b0 .scope generate, "v[4]" "v[4]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81da59c0 .param/l "i" 0 10 73, +C4<0100>;
L_0x615c81e56e60 .functor BUFZ 32, v0x615c81c96850_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e56ed0 .functor BUFZ 32, v0x615c81c54980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d389f0_0 .net *"_ivl_0", 0 0, L_0x615c81e56810;  1 drivers
S_0x615c81d38840 .scope generate, "v[5]" "v[5]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81da0830 .param/l "i" 0 10 73, +C4<0101>;
L_0x615c81e57130 .functor BUFZ 32, L_0x615c81e4e920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e571a0 .functor BUFZ 32, L_0x615c81e4e8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d33860_0 .net *"_ivl_0", 0 0, L_0x615c81e56fd0;  1 drivers
S_0x615c81d3d9d0 .scope generate, "v[6]" "v[6]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d9b990 .param/l "i" 0 10 73, +C4<0110>;
L_0x615c81e57340 .functor BUFZ 32, L_0x615c81e4f2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e573b0 .functor BUFZ 32, L_0x615c81e4f240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d2e6d0_0 .net *"_ivl_0", 0 0, L_0x615c81e572a0;  1 drivers
S_0x615c81d42b60 .scope generate, "v[7]" "v[7]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d96800 .param/l "i" 0 10 73, +C4<0111>;
L_0x615c81e57620 .functor BUFZ 32, L_0x615c81e4fd10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e57690 .functor BUFZ 32, L_0x615c81e4fca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d29540_0 .net *"_ivl_0", 0 0, L_0x615c81e574b0;  1 drivers
S_0x615c81d1f070 .scope generate, "v[8]" "v[8]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d91380 .param/l "i" 0 10 73, +C4<01000>;
L_0x615c81e577a0 .functor BUFZ 32, v0x615c81d49a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e57810 .functor BUFZ 32, v0x615c81d4a0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d243b0_0 .net *"_ivl_0", 0 0, L_0x615c81e57700;  1 drivers
S_0x615c81ce3a60 .scope generate, "v[9]" "v[9]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d87de0 .param/l "i" 0 10 73, +C4<01001>;
L_0x615c81e57a00 .functor BUFZ 32, L_0x615c81e514b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e57a70 .functor BUFZ 32, L_0x615c81e51440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d1f220_0 .net *"_ivl_0", 0 0, L_0x615c81e57880;  1 drivers
S_0x615c81d00710 .scope generate, "v[10]" "v[10]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d87060 .param/l "i" 0 10 73, +C4<01010>;
L_0x615c81e57c10 .functor BUFZ 32, L_0x615c81e51e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e57c80 .functor BUFZ 32, L_0x615c81e51d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d14f00_0 .net *"_ivl_0", 0 0, L_0x615c81e57b70;  1 drivers
S_0x615c81d058a0 .scope generate, "v[11]" "v[11]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d81ed0 .param/l "i" 0 10 73, +C4<01011>;
L_0x615c81e57f10 .functor BUFZ 32, L_0x615c81e527f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e57f80 .functor BUFZ 32, L_0x615c81e52780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d0abe0_0 .net *"_ivl_0", 0 0, L_0x615c81e57d80;  1 drivers
S_0x615c81d0aa30 .scope generate, "v[12]" "v[12]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d7d030 .param/l "i" 0 10 73, +C4<01100>;
L_0x615c81e58090 .functor BUFZ 32, v0x615c81dc34b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e58100 .functor BUFZ 32, v0x615c81dc2d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cfb700_0 .net *"_ivl_0", 0 0, L_0x615c81e57ff0;  1 drivers
S_0x615c81d0fbc0 .scope generate, "v[13]" "v[13]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d38ad0 .param/l "i" 0 10 73, +C4<01101>;
L_0x615c81e583a0 .functor BUFZ 32, L_0x615c81e53bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e58410 .functor BUFZ 32, L_0x615c81e53b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d5a1d0_0 .net *"_ivl_0", 0 0, L_0x615c81e58200;  1 drivers
S_0x615c81d14d50 .scope generate, "v[14]" "v[14]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d24490 .param/l "i" 0 10 73, +C4<01110>;
L_0x615c81e585b0 .functor BUFZ 32, L_0x615c81e545a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e58620 .functor BUFZ 32, L_0x615c81e54530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d59ae0_0 .net *"_ivl_0", 0 0, L_0x615c81e58510;  1 drivers
S_0x615c81d19ee0 .scope generate, "v[15]" "v[15]" 10 73, 10 73 0, S_0x615c81d81250;
 .timescale 0 0;
P_0x615c81d59bc0 .param/l "i" 0 10 73, +C4<01111>;
L_0x615c81e58ae0 .functor BUFZ 32, L_0x615c81e54f90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e58b50 .functor BUFZ 32, L_0x615c81e54f20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d58e10_0 .net *"_ivl_0", 0 0, L_0x615c81e58720;  1 drivers
S_0x615c81cde8d0 .scope function.vec4.s16, "isqrt_fn" "isqrt_fn" 13 7, 13 7 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81d43ef0_0 .var "b", 31 0;
; Variable isqrt_fn is vec4 return value of scope S_0x615c81cde8d0
v0x615c81d43460_0 .var "m", 31 0;
v0x615c81d43500_0 .var "tx", 31 0;
v0x615c81d43170_0 .var "ty", 31 0;
v0x615c81d3ed60_0 .var "x", 31 0;
TD_tb.formula_1_impl_1_tb.isqrt_fn ;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x615c81d43460_0, 0, 32;
    %load/vec4 v0x615c81d3ed60_0;
    %store/vec4 v0x615c81d43500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d43170_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x615c81d43170_0;
    %load/vec4 v0x615c81d43460_0;
    %or;
    %store/vec4 v0x615c81d43ef0_0, 0, 32;
    %load/vec4 v0x615c81d43170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81d43170_0, 0, 32;
    %load/vec4 v0x615c81d43ef0_0;
    %load/vec4 v0x615c81d43500_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x615c81d43500_0;
    %load/vec4 v0x615c81d43ef0_0;
    %sub;
    %store/vec4 v0x615c81d43500_0, 0, 32;
    %load/vec4 v0x615c81d43170_0;
    %load/vec4 v0x615c81d43460_0;
    %or;
    %store/vec4 v0x615c81d43170_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x615c81d43460_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81d43460_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x615c81d43170_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to isqrt_fn (store_vec4_to_lval)
    %disable S_0x615c81cde8d0;
    %end;
S_0x615c81cbade0 .scope task, "make_gap_between_tests" "make_gap_between_tests" 5 168, 5 168 0, S_0x615c81da4d40;
 .timescale 0 0;
TD_tb.formula_1_impl_1_tb.make_gap_between_tests ;
    %pushi/vec4 116, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81de2820;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
S_0x615c81cbff70 .scope function.vec2.u32, "randomize_gap" "randomize_gap" 5 126, 5 126 0, S_0x615c81da4d40;
 .timescale 0 0;
v0x615c81d3e2d0_0 .var/2s "gap_class", 31 0;
; Variable randomize_gap is bool return value of scope S_0x615c81cbff70
TD_tb.formula_1_impl_1_tb.randomize_gap ;
    %vpi_func 5 130 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000001100100 {0 0 0};
    %cast2;
    %store/vec4 v0x615c81d3e2d0_0, 0, 32;
    %load/vec4 v0x615c81d3e2d0_0;
    %cmpi/s 60, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.12, 5;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81cbff70;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x615c81d3e2d0_0;
    %cmpi/s 95, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.14, 5;
    %vpi_func 5 135 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000011 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81cbff70;
    %jmp T_5.15;
T_5.14 ;
    %vpi_func 5 137 "$urandom_range" 32, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000010010 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81cbff70;
T_5.15 ;
T_5.13 ;
    %end;
S_0x615c81cc5100 .scope task, "reset" "reset" 5 102, 5 102 0, S_0x615c81da4d40;
 .timescale 0 0;
TD_tb.formula_1_impl_1_tb.reset ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x615c81d2a7c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_6.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.17, 5;
    %jmp/1 T_6.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81de2820;
    %jmp T_6.16;
T_6.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81d2a7c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_6.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.19, 5;
    %jmp/1 T_6.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81de2820;
    %jmp T_6.18;
T_6.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d2a7c0_0, 0;
    %end;
S_0x615c81cca290 .scope task, "run" "run" 5 180, 5 180 0, S_0x615c81da4d40;
 .timescale 0 0;
TD_tb.formula_1_impl_1_tb.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81d29c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81d34050_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 5 201 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 5 202 "$display", "Running %m" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d38e50_0, 0;
    %fork TD_tb.formula_1_impl_1_tb.reset, S_0x615c81cc5100;
    %join;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x615c81d39140_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x615c81d34a40_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x615c81d34ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81ca57c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81c845e0_0, 0, 32;
    %fork TD_tb.formula_1_impl_1_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81daf060;
    %join;
    %fork TD_tb.formula_1_impl_1_tb.make_gap_between_tests, S_0x615c81cbade0;
    %join;
    %fork t_1, S_0x615c81ccf420;
    %jmp t_0;
    .scope S_0x615c81ccf420;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d39bd0_0, 0, 32;
T_7.20 ;
    %load/vec4 v0x615c81d39bd0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.21, 5;
    %load/vec4 v0x615c81d39bd0_0;
    %assign/vec4 v0x615c81d39140_0, 0;
    %load/vec4 v0x615c81d39bd0_0;
    %assign/vec4 v0x615c81d34a40_0, 0;
    %load/vec4 v0x615c81d39bd0_0;
    %assign/vec4 v0x615c81d34ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81ca57c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81c845e0_0, 0, 32;
    %fork TD_tb.formula_1_impl_1_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81daf060;
    %join;
    %load/vec4 v0x615c81d39bd0_0;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x615c81d39bd0_0, 0, 32;
    %jmp T_7.20;
T_7.21 ;
    %end;
    .scope S_0x615c81cca290;
t_0 %join;
    %fork TD_tb.formula_1_impl_1_tb.make_gap_between_tests, S_0x615c81cbade0;
    %join;
    %pushi/vec4 100, 0, 32;
T_7.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.23, 5;
    %jmp/1 T_7.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 5 256 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81d39140_0, 0;
    %vpi_func 5 257 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81d34a40_0, 0;
    %vpi_func 5 258 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81d34ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81ca57c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81c845e0_0, 0, 32;
    %fork TD_tb.formula_1_impl_1_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81daf060;
    %join;
    %jmp T_7.22;
T_7.23 ;
    %pop/vec4 1;
    %fork TD_tb.formula_1_impl_1_tb.make_gap_between_tests, S_0x615c81cbade0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81d34050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81d29c90_0, 0, 1;
    %end;
S_0x615c81ccf420 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 221, 5 221 0, S_0x615c81cca290;
 .timescale 0 0;
v0x615c81d39bd0_0 .var/2s "i", 31 0;
S_0x615c81cd45b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 236, 5 236 0, S_0x615c81cca290;
 .timescale 0 0;
S_0x615c81cd9740 .scope module, "formula_1_impl_2_tb" "formula_tb" 4 9, 5 5 0, S_0x615c81d9fbb0;
 .timescale 0 0;
P_0x615c81d48ae0 .param/l "arg_width" 1 5 20, +C4<00000000000000000000000000100000>;
P_0x615c81d48b20 .param/l "distributor" 0 5 10, +C4<00000000000000000000000000000000>;
P_0x615c81d48b60 .param/l "formula" 0 5 8, +C4<00000000000000000000000000000001>;
P_0x615c81d48ba0 .param/l "gap_between_tests" 1 5 124, +C4<00000000000000000000000001100100>;
P_0x615c81d48be0 .param/l "homework" 0 5 7, +C4<00000000000000000000000000000011>;
P_0x615c81d48c20 .param/l "impl" 0 5 11, +C4<00000000000000000000000000000010>;
P_0x615c81d48c60 .param/l "max_latency" 1 5 123, +C4<00000000000000000000000000010000>;
P_0x615c81d48ca0 .param/l "pipe" 0 5 9, +C4<00000000000000000000000000000000>;
P_0x615c81d48ce0 .param/l "res_width" 1 5 20, +C4<00000000000000000000000000100000>;
v0x615c81e0ce30_0 .var "a", 31 0;
v0x615c81e0cf40_0 .var "arg_cnt", 32 0;
v0x615c81e0d020_0 .var "arg_vld", 0 0;
v0x615c81e0d110_0 .var "b", 31 0;
v0x615c81e0d200_0 .var "c", 31 0;
v0x615c81e0d360_0 .var "clk", 0 0;
v0x615c81e0d400_0 .var "clk_enable", 0 0;
v0x615c81e0d4c0_0 .var/2u "cycle", 31 0;
v0x615c81e0d5a0_0 .var "n_cycles", 32 0;
v0x615c81e0d710_0 .var/queue "queue", 32;
v0x615c81e0d7b0_0 .net "res", 31 0, v0x615c81ca17c0_0;  1 drivers
v0x615c81e0d870_0 .var "res_cnt", 32 0;
v0x615c81e0d950_0 .var "res_expected", 31 0;
v0x615c81e0da30_0 .net "res_vld", 0 0, v0x615c81ce3c10_0;  1 drivers
v0x615c81e0db20_0 .var "rst", 0 0;
v0x615c81e0dbc0_0 .var/2u "run_completed", 0 0;
v0x615c81e0dc80_0 .var/str "test_id";
v0x615c81e0de50_0 .var "was_reset", 0 0;
S_0x615c81cb5c50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 389, 5 389 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81d248b0_0 .var/2s "i", 31 0;
S_0x615c81c61cb0 .scope task, "drive_arg_vld_and_wait_res_vld_if_necessary" "drive_arg_vld_and_wait_res_vld_if_necessary" 5 143, 5 143 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81d20450_0 .var/2s "gap", 31 0;
v0x615c81d1f970_0 .var/2u "random_gap", 0 0;
E_0x615c81d511a0 .event posedge, v0x615c81d06c30_0;
TD_tb.formula_1_impl_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81e0d020_0, 0;
    %wait E_0x615c81d511a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e0d020_0, 0;
T_8.24 ;
    %load/vec4 v0x615c81e0da30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.25, 8;
    %wait E_0x615c81d511a0;
    %jmp T_8.24;
T_8.25 ;
    %load/vec4 v0x615c81d1f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.randomize_gap, S_0x615c81e0c1c0;
    %store/vec4 v0x615c81d20450_0, 0, 32;
T_8.26 ;
    %load/vec4 v0x615c81d20450_0;
T_8.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.29, 5;
    %jmp/1 T_8.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81d511a0;
    %jmp T_8.28;
T_8.29 ;
    %pop/vec4 1;
    %end;
S_0x615c81c67320 .scope function.vec4.s32, "formula_1_fn" "formula_1_fn" 6 10, 6 10 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81d1f680_0 .var "a", 31 0;
v0x615c81d1b270_0 .var "b", 31 0;
v0x615c81d1a7e0_0 .var "c", 31 0;
; Variable formula_1_fn is vec4 return value of scope S_0x615c81c67320
TD_tb.formula_1_impl_2_tb.formula_1_fn ;
    %load/vec4 v0x615c81d1f680_0;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %load/vec4 v0x615c81d1b270_0;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %add;
    %load/vec4 v0x615c81d1a7e0_0;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to formula_1_fn (store_vec4_to_lval)
    %disable S_0x615c81c67320;
    %end;
S_0x615c81c9c480 .scope function.vec4.s32, "formula_2_fn" "formula_2_fn" 7 10, 7 10 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81d160e0_0 .var "a", 31 0;
v0x615c81d15650_0 .var "b", 31 0;
v0x615c81d15360_0 .var "c", 31 0;
; Variable formula_2_fn is vec4 return value of scope S_0x615c81c9c480
TD_tb.formula_1_impl_2_tb.formula_2_fn ;
    %load/vec4 v0x615c81d160e0_0;
    %load/vec4 v0x615c81d15650_0;
    %load/vec4 v0x615c81d15360_0;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81e0bf40_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.isqrt_fn, S_0x615c81e0b9f0;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to formula_2_fn (store_vec4_to_lval)
    %disable S_0x615c81c9c480;
    %end;
S_0x615c81ca1610 .scope generate, "if_homework_3" "if_homework_3" 5 39, 5 39 0, S_0x615c81cd9740;
 .timescale 0 0;
S_0x615c81ca67a0 .scope generate, "if_1_2" "if_1_2" 5 46, 5 46 0, S_0x615c81ca1610;
 .timescale 0 0;
S_0x615c81cab930 .scope module, "i_formula_1_impl_2_top" "formula_1_impl_2_top" 5 48, 14 5 0, S_0x615c81ca67a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
v0x615c81e0abf0_0 .net "a", 31 0, v0x615c81e0ce30_0;  1 drivers
v0x615c81e0acc0_0 .net "arg_vld", 0 0, v0x615c81e0d020_0;  1 drivers
v0x615c81e0ad90_0 .net "b", 31 0, v0x615c81e0d110_0;  1 drivers
v0x615c81e0ae90_0 .net "c", 31 0, v0x615c81e0d200_0;  1 drivers
v0x615c81e0af60_0 .net "clk", 0 0, v0x615c81e0d360_0;  1 drivers
v0x615c81e0b000_0 .net "isqrt_1_x", 31 0, v0x615c81d061a0_0;  1 drivers
v0x615c81e0b0f0_0 .net "isqrt_1_x_vld", 0 0, v0x615c81d05eb0_0;  1 drivers
v0x615c81e0b1e0_0 .net "isqrt_1_y", 15 0, L_0x615c81e669b0;  1 drivers
v0x615c81e0b2d0_0 .net "isqrt_1_y_vld", 0 0, L_0x615c81e667f0;  1 drivers
v0x615c81e0b400_0 .net "isqrt_2_x", 31 0, v0x615c81d00d20_0;  1 drivers
v0x615c81e0b4f0_0 .net "isqrt_2_x_vld", 0 0, v0x615c81cfc910_0;  1 drivers
v0x615c81e0b5e0_0 .net "isqrt_2_y", 15 0, L_0x615c81e73970;  1 drivers
v0x615c81e0b6d0_0 .net "isqrt_2_y_vld", 0 0, L_0x615c81e737b0;  1 drivers
v0x615c81e0b7c0_0 .net "res", 31 0, v0x615c81ca17c0_0;  alias, 1 drivers
v0x615c81e0b860_0 .net "res_vld", 0 0, v0x615c81ce3c10_0;  alias, 1 drivers
v0x615c81e0b900_0 .net "rst", 0 0, v0x615c81e0db20_0;  1 drivers
S_0x615c81cb0ac0 .scope module, "i_formula_1_impl_2_fsm" "formula_1_impl_2_fsm" 14 31, 15 5 0, S_0x615c81cab930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
    .port_info 8 /OUTPUT 1 "isqrt_1_x_vld";
    .port_info 9 /OUTPUT 32 "isqrt_1_x";
    .port_info 10 /INPUT 1 "isqrt_1_y_vld";
    .port_info 11 /INPUT 16 "isqrt_1_y";
    .port_info 12 /OUTPUT 1 "isqrt_2_x_vld";
    .port_info 13 /OUTPUT 32 "isqrt_2_x";
    .port_info 14 /INPUT 1 "isqrt_2_y_vld";
    .port_info 15 /INPUT 16 "isqrt_2_y";
enum0x615c81b19150 .enum4 (3)
   "st_idle" 3'b000,
   "st_wait_ab_res" 3'b001,
   "st_wait_c_res" 3'b010
 ;
v0x615c81d101d0_0 .net "a", 31 0, v0x615c81e0ce30_0;  alias, 1 drivers
v0x615c81d0bdc0_0 .net "arg_vld", 0 0, v0x615c81e0d020_0;  alias, 1 drivers
v0x615c81d0b330_0 .net "b", 31 0, v0x615c81e0d110_0;  alias, 1 drivers
v0x615c81d0b040_0 .net "c", 31 0, v0x615c81e0d200_0;  alias, 1 drivers
v0x615c81d06c30_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81d061a0_0 .var "isqrt_1_x", 31 0;
v0x615c81d05eb0_0 .var "isqrt_1_x_vld", 0 0;
v0x615c81d01aa0_0 .net "isqrt_1_y", 15 0, L_0x615c81e669b0;  alias, 1 drivers
v0x615c81d01010_0 .net "isqrt_1_y_vld", 0 0, L_0x615c81e667f0;  alias, 1 drivers
v0x615c81d00d20_0 .var "isqrt_2_x", 31 0;
v0x615c81cfc910_0 .var "isqrt_2_x_vld", 0 0;
v0x615c81cfbe80_0 .net "isqrt_2_y", 15 0, L_0x615c81e73970;  alias, 1 drivers
v0x615c81cfbb90_0 .net "isqrt_2_y_vld", 0 0, L_0x615c81e737b0;  alias, 1 drivers
v0x615c81cf7760_0 .var "next_state", 2 0;
v0x615c81ca17c0_0 .var "res", 31 0;
v0x615c81ce3c10_0 .var "res_vld", 0 0;
v0x615c81cdea80_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
v0x615c81cdeb20_0 .var "state", 2 0;
E_0x615c81de2c70 .event edge, v0x615c81cdeb20_0, v0x615c81d101d0_0, v0x615c81d0b330_0, v0x615c81d0b040_0;
E_0x615c81d1fa70 .event edge, v0x615c81cdeb20_0, v0x615c81d0bdc0_0, v0x615c81d01010_0;
E_0x615c81d104e0 .event edge, v0x615c81cdeb20_0, v0x615c81d0bdc0_0, v0x615c81d01010_0, v0x615c81cfbb90_0;
S_0x615c81c3df50 .scope module, "i_isqrt_1" "isqrt" 14 33, 10 6 0, S_0x615c81cab930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_vld";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "y_vld";
    .port_info 5 /OUTPUT 16 "y";
P_0x615c81c9c630 .param/l "m" 1 10 24, C4<01000000000000000000000000000000>;
P_0x615c81c9c670 .param/l "n_pipe_stages" 0 10 8, +C4<00000000000000000000000000010000>;
P_0x615c81c9c6b0 .param/l "n_slices" 1 10 21, +C4<00000000000000000000000000010000>;
P_0x615c81c9c6f0 .param/l "n_slices_per_stage" 1 10 22, +C4<00000000000000000000000000000001>;
L_0x615c81e666c0 .functor BUFZ 1, v0x615c81d05eb0_0, C4<0>, C4<0>, C4<0>;
L_0x615c81e66780 .functor BUFZ 32, v0x615c81d061a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81a760b0_0 .net *"_ivl_98", 0 0, L_0x615c81e666c0;  1 drivers
v0x615c81acc400_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81acf580_0 .net "ivld", 15 0, L_0x615c81e66170;  1 drivers
v0x615c81acf620 .array "ix", 15 0;
v0x615c81acf620_0 .net v0x615c81acf620 0, 31 0, L_0x615c81e66780; 1 drivers
v0x615c81acf620_1 .net v0x615c81acf620 1, 31 0, L_0x615c81e63af0; 1 drivers
v0x615c81acf620_2 .net v0x615c81acf620 2, 31 0, L_0x615c81e63d10; 1 drivers
v0x615c81acf620_3 .net v0x615c81acf620 3, 31 0, L_0x615c81e63fe0; 1 drivers
v0x615c81acf620_4 .net v0x615c81acf620 4, 31 0, L_0x615c81e64110; 1 drivers
v0x615c81acf620_5 .net v0x615c81acf620 5, 31 0, L_0x615c81e643f0; 1 drivers
v0x615c81acf620_6 .net v0x615c81acf620 6, 31 0, L_0x615c81e64610; 1 drivers
v0x615c81acf620_7 .net v0x615c81acf620 7, 31 0, L_0x615c81e64900; 1 drivers
v0x615c81acf620_8 .net v0x615c81acf620 8, 31 0, L_0x615c81e64b20; 1 drivers
v0x615c81acf620_9 .net v0x615c81acf620 9, 31 0, L_0x615c81e64e20; 1 drivers
v0x615c81acf620_10 .net v0x615c81acf620 10, 31 0, L_0x615c81e65040; 1 drivers
v0x615c81acf620_11 .net v0x615c81acf620 11, 31 0, L_0x615c81e65350; 1 drivers
v0x615c81acf620_12 .net v0x615c81acf620 12, 31 0, L_0x615c81e65570; 1 drivers
v0x615c81acf620_13 .net v0x615c81acf620 13, 31 0, L_0x615c81e65890; 1 drivers
v0x615c81acf620_14 .net v0x615c81acf620 14, 31 0, L_0x615c81e65ab0; 1 drivers
v0x615c81acf620_15 .net v0x615c81acf620 15, 31 0, L_0x615c81e65ff0; 1 drivers
L_0x7b0362988460 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ab8140 .array "iy", 15 0;
v0x615c81ab8140_0 .net v0x615c81ab8140 0, 31 0, L_0x7b0362988460; 1 drivers
v0x615c81ab8140_1 .net v0x615c81ab8140 1, 31 0, L_0x615c81e63bb0; 1 drivers
v0x615c81ab8140_2 .net v0x615c81ab8140 2, 31 0, L_0x615c81e63dd0; 1 drivers
v0x615c81ab8140_3 .net v0x615c81ab8140 3, 31 0, L_0x615c81e64050; 1 drivers
v0x615c81ab8140_4 .net v0x615c81ab8140 4, 31 0, L_0x615c81e641d0; 1 drivers
v0x615c81ab8140_5 .net v0x615c81ab8140 5, 31 0, L_0x615c81e644b0; 1 drivers
v0x615c81ab8140_6 .net v0x615c81ab8140 6, 31 0, L_0x615c81e646d0; 1 drivers
v0x615c81ab8140_7 .net v0x615c81ab8140 7, 31 0, L_0x615c81e649c0; 1 drivers
v0x615c81ab8140_8 .net v0x615c81ab8140 8, 31 0, L_0x615c81e64be0; 1 drivers
v0x615c81ab8140_9 .net v0x615c81ab8140 9, 31 0, L_0x615c81e64ee0; 1 drivers
v0x615c81ab8140_10 .net v0x615c81ab8140 10, 31 0, L_0x615c81e65100; 1 drivers
v0x615c81ab8140_11 .net v0x615c81ab8140 11, 31 0, L_0x615c81e65410; 1 drivers
v0x615c81ab8140_12 .net v0x615c81ab8140 12, 31 0, L_0x615c81e65630; 1 drivers
v0x615c81ab8140_13 .net v0x615c81ab8140 13, 31 0, L_0x615c81e65950; 1 drivers
v0x615c81ab8140_14 .net v0x615c81ab8140 14, 31 0, L_0x615c81e65b70; 1 drivers
v0x615c81ab8140_15 .net v0x615c81ab8140 15, 31 0, L_0x615c81e660b0; 1 drivers
v0x615c81ad3d20_0 .net "ovld", 15 0, L_0x615c81e63830;  1 drivers
v0x615c81ad3e00 .array "ox", 15 0;
v0x615c81ad3e00_0 .net v0x615c81ad3e00 0, 31 0, v0x615c81cef400_0; 1 drivers
v0x615c81ad3e00_1 .net v0x615c81ad3e00 1, 31 0, v0x615c81cd9df0_0; 1 drivers
v0x615c81ad3e00_2 .net v0x615c81ad3e00 2, 31 0, v0x615c81cb1170_0; 1 drivers
v0x615c81ad3e00_3 .net v0x615c81ad3e00 3, 31 0, v0x615c81c77df0_0; 1 drivers
v0x615c81ad3e00_4 .net v0x615c81ad3e00 4, 31 0, v0x615c81c692d0_0; 1 drivers
v0x615c81ad3e00_5 .net v0x615c81ad3e00 5, 31 0, v0x615c81c3f860_0; 1 drivers
v0x615c81ad3e00_6 .net v0x615c81ad3e00 6, 31 0, v0x615c81db1470_0; 1 drivers
v0x615c81ad3e00_7 .net v0x615c81ad3e00 7, 31 0, v0x615c81d741b0_0; 1 drivers
v0x615c81ad3e00_8 .net v0x615c81ad3e00 8, 31 0, v0x615c81d20010_0; 1 drivers
v0x615c81ad3e00_9 .net v0x615c81ad3e00 9, 31 0, v0x615c81cdb5c0_0; 1 drivers
v0x615c81ad3e00_10 .net v0x615c81ad3e00 10, 31 0, v0x615c81cac8d0_0; 1 drivers
v0x615c81ad3e00_11 .net v0x615c81ad3e00 11, 31 0, v0x615c81c4dc70_0; 1 drivers
v0x615c81ad3e00_12 .net v0x615c81ad3e00 12, 31 0, v0x615c81d7c3e0_0; 1 drivers
v0x615c81ad3e00_13 .net v0x615c81ad3e00 13, 31 0, v0x615c81d33440_0; 1 drivers
v0x615c81ad3e00_14 .net v0x615c81ad3e00 14, 31 0, v0x615c81cbab70_0; 1 drivers
v0x615c81ad3e00_15 .net v0x615c81ad3e00 15, 31 0, v0x615c81c39490_0; 1 drivers
v0x615c81ad6d60 .array "oy", 15 0;
v0x615c81ad6d60_0 .net v0x615c81ad6d60 0, 31 0, v0x615c81cee690_0; 1 drivers
v0x615c81ad6d60_1 .net v0x615c81ad6d60 1, 31 0, v0x615c81cd5940_0; 1 drivers
v0x615c81ad6d60_2 .net v0x615c81ad6d60 2, 31 0, v0x615c81caccc0_0; 1 drivers
v0x615c81ad6d60_3 .net v0x615c81ad6d60 3, 31 0, v0x615c81c77080_0; 1 drivers
v0x615c81ad6d60_4 .net v0x615c81ad6d60 4, 31 0, v0x615c81c68830_0; 1 drivers
v0x615c81ad6d60_5 .net v0x615c81ad6d60 5, 31 0, v0x615c81c3e460_0; 1 drivers
v0x615c81ad6d60_6 .net v0x615c81ad6d60 6, 31 0, v0x615c81db04f0_0; 1 drivers
v0x615c81ad6d60_7 .net v0x615c81ad6d60 7, 31 0, v0x615c81d73340_0; 1 drivers
v0x615c81ad6d60_8 .net v0x615c81ad6d60 8, 31 0, v0x615c81d1bcc0_0; 1 drivers
v0x615c81ad6d60_9 .net v0x615c81ad6d60 9, 31 0, v0x615c81cda640_0; 1 drivers
v0x615c81ad6d60_10 .net v0x615c81ad6d60 10, 31 0, v0x615c81ca8580_0; 1 drivers
v0x615c81ad6d60_11 .net v0x615c81ad6d60 11, 31 0, v0x615c81c4ccf0_0; 1 drivers
v0x615c81ad6d60_12 .net v0x615c81ad6d60 12, 31 0, v0x615c81dbe790_0; 1 drivers
v0x615c81ad6d60_13 .net v0x615c81ad6d60 13, 31 0, v0x615c81d2e210_0; 1 drivers
v0x615c81ad6d60_14 .net v0x615c81ad6d60 14, 31 0, v0x615c81cb5940_0; 1 drivers
v0x615c81ad6d60_15 .net v0x615c81ad6d60 15, 31 0, v0x615c81c34f90_0; 1 drivers
v0x615c81ad6e00_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
v0x615c81ad6f30_0 .net "x", 31 0, v0x615c81d061a0_0;  alias, 1 drivers
v0x615c81ad6fd0_0 .net "x_vld", 0 0, v0x615c81d05eb0_0;  alias, 1 drivers
v0x615c81ad7070_0 .net "y", 15 0, L_0x615c81e669b0;  alias, 1 drivers
v0x615c81ad7110_0 .net "y_vld", 0 0, L_0x615c81e667f0;  alias, 1 drivers
L_0x615c81e59d10 .part L_0x615c81e66170, 0, 1;
L_0x615c81e5a690 .part L_0x615c81e66170, 1, 1;
L_0x615c81e5b060 .part L_0x615c81e66170, 2, 1;
L_0x615c81e5b9e0 .part L_0x615c81e66170, 3, 1;
L_0x615c81e5c3a0 .part L_0x615c81e66170, 4, 1;
L_0x615c81e5cd60 .part L_0x615c81e66170, 5, 1;
L_0x615c81e5d760 .part L_0x615c81e66170, 6, 1;
L_0x615c81e5e120 .part L_0x615c81e66170, 7, 1;
L_0x615c81e5ea60 .part L_0x615c81e66170, 8, 1;
L_0x615c81e5f420 .part L_0x615c81e66170, 9, 1;
L_0x615c81e5fe40 .part L_0x615c81e66170, 10, 1;
L_0x615c81e60800 .part L_0x615c81e66170, 11, 1;
L_0x615c81e61230 .part L_0x615c81e66170, 12, 1;
L_0x615c81e61bf0 .part L_0x615c81e66170, 13, 1;
L_0x615c81e625c0 .part L_0x615c81e66170, 14, 1;
L_0x615c81e63700 .part L_0x615c81e66170, 15, 1;
LS_0x615c81e63830_0_0 .concat8 [ 1 1 1 1], v0x615c81cef360_0, v0x615c81cd9d50_0, v0x615c81cb10d0_0, v0x615c81c77d50_0;
LS_0x615c81e63830_0_4 .concat8 [ 1 1 1 1], v0x615c81c69230_0, v0x615c81c3f7c0_0, v0x615c81db13d0_0, v0x615c81d74110_0;
LS_0x615c81e63830_0_8 .concat8 [ 1 1 1 1], v0x615c81d1ff70_0, v0x615c81cdb520_0, v0x615c81cac830_0, v0x615c81c4dbd0_0;
LS_0x615c81e63830_0_12 .concat8 [ 1 1 1 1], v0x615c81d7c340_0, v0x615c81d333a0_0, v0x615c81cbaad0_0, v0x615c81c393f0_0;
L_0x615c81e63830 .concat8 [ 4 4 4 4], LS_0x615c81e63830_0_0, LS_0x615c81e63830_0_4, LS_0x615c81e63830_0_8, LS_0x615c81e63830_0_12;
L_0x615c81e63960 .part L_0x615c81e63830, 0, 1;
L_0x615c81e63c70 .part L_0x615c81e63830, 1, 1;
L_0x615c81e63e90 .part L_0x615c81e63830, 2, 1;
L_0x615c81e63a50 .part L_0x615c81e63830, 3, 1;
L_0x615c81e64290 .part L_0x615c81e63830, 4, 1;
L_0x615c81e64570 .part L_0x615c81e63830, 5, 1;
L_0x615c81e64790 .part L_0x615c81e63830, 6, 1;
L_0x615c81e64a80 .part L_0x615c81e63830, 7, 1;
L_0x615c81e64ca0 .part L_0x615c81e63830, 8, 1;
L_0x615c81e64fa0 .part L_0x615c81e63830, 9, 1;
L_0x615c81e651c0 .part L_0x615c81e63830, 10, 1;
L_0x615c81e654d0 .part L_0x615c81e63830, 11, 1;
L_0x615c81e656f0 .part L_0x615c81e63830, 12, 1;
L_0x615c81e65a10 .part L_0x615c81e63830, 13, 1;
L_0x615c81e65c30 .part L_0x615c81e63830, 14, 1;
LS_0x615c81e66170_0_0 .concat8 [ 1 1 1 1], L_0x615c81e666c0, L_0x615c81e63960, L_0x615c81e63c70, L_0x615c81e63e90;
LS_0x615c81e66170_0_4 .concat8 [ 1 1 1 1], L_0x615c81e63a50, L_0x615c81e64290, L_0x615c81e64570, L_0x615c81e64790;
LS_0x615c81e66170_0_8 .concat8 [ 1 1 1 1], L_0x615c81e64a80, L_0x615c81e64ca0, L_0x615c81e64fa0, L_0x615c81e651c0;
LS_0x615c81e66170_0_12 .concat8 [ 1 1 1 1], L_0x615c81e654d0, L_0x615c81e656f0, L_0x615c81e65a10, L_0x615c81e65c30;
L_0x615c81e66170 .concat8 [ 4 4 4 4], LS_0x615c81e66170_0_0, LS_0x615c81e66170_0_4, LS_0x615c81e66170_0_8, LS_0x615c81e66170_0_12;
L_0x615c81e667f0 .part L_0x615c81e63830, 15, 1;
L_0x615c81e669b0 .part v0x615c81c34f90_0, 0, 16;
S_0x615c81c435c0 .scope generate, "u[0]" "u[0]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d010d0 .param/l "i" 0 10 41, +C4<00>;
S_0x615c81c47540 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c435c0;
 .timescale 0 0;
S_0x615c81c4b9a0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81c47540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81ccf5d0 .param/l "m" 0 12 3, C4<01000000000000000000000000000000>;
v0x615c81cf21d0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cf1ae0_0 .net "cox", 31 0, L_0x615c81e59870;  1 drivers
v0x615c81cf0e10_0 .net "coy", 31 0, L_0x615c81e59770;  1 drivers
v0x615c81cf0720_0 .net "ivld", 0 0, L_0x615c81e59d10;  1 drivers
v0x615c81cf07c0_0 .net "ix", 31 0, L_0x615c81e66780;  alias, 1 drivers
v0x615c81cefa50_0 .net "iy", 31 0, L_0x7b0362988460;  alias, 1 drivers
v0x615c81cef360_0 .var "ovld", 0 0;
v0x615c81cef400_0 .var "ox", 31 0;
v0x615c81cee690_0 .var "oy", 31 0;
v0x615c81cedfa0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81c4fe00 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81c4b9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cca440 .param/l "m" 0 11 3, C4<01000000000000000000000000000000>;
L_0x7b0362987260 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81d53fa0 .functor OR 32, L_0x7b0362988460, L_0x7b0362987260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e59770 .functor OR 32, L_0x615c81e59a40, L_0x615c81e59ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cc52b0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987260;  1 drivers
v0x615c81cc0120_0 .net *"_ivl_10", 31 0, L_0x615c81e59a40;  1 drivers
v0x615c81cbaf90_0 .net *"_ivl_12", 30 0, L_0x615c81e59910;  1 drivers
L_0x7b03629872a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81cb5e00_0 .net *"_ivl_14", 0 0, L_0x7b03629872a8;  1 drivers
L_0x7b03629872f0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cb0c70_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629872f0;  1 drivers
L_0x7b0362987338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cabae0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987338;  1 drivers
v0x615c81ca6950_0 .net *"_ivl_20", 31 0, L_0x615c81e59ae0;  1 drivers
v0x615c81c97580_0 .net *"_ivl_6", 31 0, L_0x615c81e596d0;  1 drivers
v0x615c81cf5d10_0 .net "b", 31 0, L_0x615c81d53fa0;  1 drivers
v0x615c81cf5620_0 .net "ix", 31 0, L_0x615c81e66780;  alias, 1 drivers
v0x615c81cf4950_0 .net "iy", 31 0, L_0x7b0362988460;  alias, 1 drivers
v0x615c81cf4260_0 .net "ox", 31 0, L_0x615c81e59870;  alias, 1 drivers
v0x615c81cf3590_0 .net "oy", 31 0, L_0x615c81e59770;  alias, 1 drivers
v0x615c81cf2ea0_0 .net "x_ge_b", 0 0, L_0x615c81e59630;  1 drivers
L_0x615c81e59630 .cmp/ge 32, L_0x615c81e66780, L_0x615c81d53fa0;
L_0x615c81e596d0 .arith/sub 32, L_0x615c81e66780, L_0x615c81d53fa0;
L_0x615c81e59870 .functor MUXZ 32, L_0x615c81e66780, L_0x615c81e596d0, L_0x615c81e59630, C4<>;
L_0x615c81e59910 .part L_0x7b0362988460, 1, 31;
L_0x615c81e59a40 .concat [ 31 1 0 0], L_0x615c81e59910, L_0x7b03629872a8;
L_0x615c81e59ae0 .functor MUXZ 32, L_0x7b0362987338, L_0x7b03629872f0, L_0x615c81e59630, C4<>;
S_0x615c81c55470 .scope generate, "u[1]" "u[1]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81cabbc0 .param/l "i" 0 10 41, +C4<01>;
S_0x615c81c593f0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c55470;
 .timescale 0 0;
S_0x615c81c39af0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81c593f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81cf5700 .param/l "m" 0 12 3, C4<00010000000000000000000000000000>;
v0x615c81cdfc60_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cdf1d0_0 .net "cox", 31 0, L_0x615c81e5a100;  1 drivers
v0x615c81cdeee0_0 .net "coy", 31 0, L_0x615c81e5a000;  1 drivers
v0x615c81cdaad0_0 .net "ivld", 0 0, L_0x615c81e5a690;  1 drivers
v0x615c81cdab70_0 .net "ix", 31 0, L_0x615c81e63af0;  alias, 1 drivers
v0x615c81cda040_0 .net "iy", 31 0, L_0x615c81e63bb0;  alias, 1 drivers
v0x615c81cd9d50_0 .var "ovld", 0 0;
v0x615c81cd9df0_0 .var "ox", 31 0;
v0x615c81cd5940_0 .var "oy", 31 0;
v0x615c81cd4eb0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81c27be0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81c39af0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81ced3b0 .param/l "m" 0 11 3, C4<00010000000000000000000000000000>;
L_0x7b0362987380 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e59db0 .functor OR 32, L_0x615c81e63bb0, L_0x7b0362987380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5a000 .functor OR 32, L_0x615c81e5a370, L_0x615c81e5a460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cecbe0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987380;  1 drivers
v0x615c81cebf10_0 .net *"_ivl_10", 31 0, L_0x615c81e5a370;  1 drivers
v0x615c81ceb820_0 .net *"_ivl_12", 30 0, L_0x615c81e5a240;  1 drivers
L_0x7b03629873c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81ceab50_0 .net *"_ivl_14", 0 0, L_0x7b03629873c8;  1 drivers
L_0x7b0362987410 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cea460_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987410;  1 drivers
L_0x7b0362987458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ce9790_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987458;  1 drivers
v0x615c81ce90a0_0 .net *"_ivl_20", 31 0, L_0x615c81e5a460;  1 drivers
v0x615c81ce83d0_0 .net *"_ivl_6", 31 0, L_0x615c81e59f60;  1 drivers
v0x615c81ce7ce0_0 .net "b", 31 0, L_0x615c81e59db0;  1 drivers
v0x615c81ce70b0_0 .net "ix", 31 0, L_0x615c81e63af0;  alias, 1 drivers
v0x615c81ce69c0_0 .net "iy", 31 0, L_0x615c81e63bb0;  alias, 1 drivers
v0x615c81ce5e30_0 .net "ox", 31 0, L_0x615c81e5a100;  alias, 1 drivers
v0x615c81ce5740_0 .net "oy", 31 0, L_0x615c81e5a000;  alias, 1 drivers
v0x615c81ce4d40_0 .net "x_ge_b", 0 0, L_0x615c81e59e70;  1 drivers
L_0x615c81e59e70 .cmp/ge 32, L_0x615c81e63af0, L_0x615c81e59db0;
L_0x615c81e59f60 .arith/sub 32, L_0x615c81e63af0, L_0x615c81e59db0;
L_0x615c81e5a100 .functor MUXZ 32, L_0x615c81e63af0, L_0x615c81e59f60, L_0x615c81e59e70, C4<>;
L_0x615c81e5a240 .part L_0x615c81e63bb0, 1, 31;
L_0x615c81e5a370 .concat [ 31 1 0 0], L_0x615c81e5a240, L_0x7b03629873c8;
L_0x615c81e5a460 .functor MUXZ 32, L_0x7b0362987458, L_0x7b0362987410, L_0x615c81e59e70, C4<>;
S_0x615c81c2c040 .scope generate, "u[2]" "u[2]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81ce9180 .param/l "i" 0 10 41, +C4<010>;
S_0x615c81c31710 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c2c040;
 .timescale 0 0;
S_0x615c81c35690 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81c31710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81ce5f10 .param/l "m" 0 12 3, C4<00000100000000000000000000000000>;
v0x615c81cb6fe0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cb6550_0 .net "cox", 31 0, L_0x615c81e5aad0;  1 drivers
v0x615c81cb6260_0 .net "coy", 31 0, L_0x615c81e5a9d0;  1 drivers
v0x615c81cb1e50_0 .net "ivld", 0 0, L_0x615c81e5b060;  1 drivers
v0x615c81cb1ef0_0 .net "ix", 31 0, L_0x615c81e63d10;  alias, 1 drivers
v0x615c81cb13c0_0 .net "iy", 31 0, L_0x615c81e63dd0;  alias, 1 drivers
v0x615c81cb10d0_0 .var "ovld", 0 0;
v0x615c81cb1170_0 .var "ox", 31 0;
v0x615c81caccc0_0 .var "oy", 31 0;
v0x615c81cac230_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81dbd220 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81c35690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cda110 .param/l "m" 0 11 3, C4<00000100000000000000000000000000>;
L_0x7b03629874a0 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5a780 .functor OR 32, L_0x615c81e63dd0, L_0x7b03629874a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5a9d0 .functor OR 32, L_0x615c81e5ad40, L_0x615c81e5ae30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81ccfd20_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629874a0;  1 drivers
v0x615c81ccfa30_0 .net *"_ivl_10", 31 0, L_0x615c81e5ad40;  1 drivers
v0x615c81ccb620_0 .net *"_ivl_12", 30 0, L_0x615c81e5ac10;  1 drivers
L_0x7b03629874e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81ccab90_0 .net *"_ivl_14", 0 0, L_0x7b03629874e8;  1 drivers
L_0x7b0362987530 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cca8a0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987530;  1 drivers
L_0x7b0362987578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81cc6490_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987578;  1 drivers
v0x615c81cc5a00_0 .net *"_ivl_20", 31 0, L_0x615c81e5ae30;  1 drivers
v0x615c81cc5710_0 .net *"_ivl_6", 31 0, L_0x615c81e5a930;  1 drivers
v0x615c81cc1300_0 .net "b", 31 0, L_0x615c81e5a780;  1 drivers
v0x615c81cc0870_0 .net "ix", 31 0, L_0x615c81e63d10;  alias, 1 drivers
v0x615c81cc0580_0 .net "iy", 31 0, L_0x615c81e63dd0;  alias, 1 drivers
v0x615c81cbc170_0 .net "ox", 31 0, L_0x615c81e5aad0;  alias, 1 drivers
v0x615c81cbb6e0_0 .net "oy", 31 0, L_0x615c81e5a9d0;  alias, 1 drivers
v0x615c81cbb3f0_0 .net "x_ge_b", 0 0, L_0x615c81e5a840;  1 drivers
L_0x615c81e5a840 .cmp/ge 32, L_0x615c81e63d10, L_0x615c81e5a780;
L_0x615c81e5a930 .arith/sub 32, L_0x615c81e63d10, L_0x615c81e5a780;
L_0x615c81e5aad0 .functor MUXZ 32, L_0x615c81e63d10, L_0x615c81e5a930, L_0x615c81e5a840, C4<>;
L_0x615c81e5ac10 .part L_0x615c81e63dd0, 1, 31;
L_0x615c81e5ad40 .concat [ 31 1 0 0], L_0x615c81e5ac10, L_0x7b03629874e8;
L_0x615c81e5ae30 .functor MUXZ 32, L_0x7b0362987578, L_0x7b0362987530, L_0x615c81e5a840, C4<>;
S_0x615c81db8090 .scope generate, "u[3]" "u[3]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81cca980 .param/l "i" 0 10 41, +C4<011>;
S_0x615c81db2f00 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81db8090;
 .timescale 0 0;
S_0x615c81dadd70 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81db2f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81cc0950 .param/l "m" 0 12 3, C4<00000001000000000000000000000000>;
v0x615c81c43770_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c31950_0 .net "cox", 31 0, L_0x615c81e5b450;  1 drivers
v0x615c81c79800_0 .net "coy", 31 0, L_0x615c81e5b350;  1 drivers
v0x615c81c79110_0 .net "ivld", 0 0, L_0x615c81e5b9e0;  1 drivers
v0x615c81c791b0_0 .net "ix", 31 0, L_0x615c81e63fe0;  alias, 1 drivers
v0x615c81c78440_0 .net "iy", 31 0, L_0x615c81e64050;  alias, 1 drivers
v0x615c81c77d50_0 .var "ovld", 0 0;
v0x615c81c77df0_0 .var "ox", 31 0;
v0x615c81c77080_0 .var "oy", 31 0;
v0x615c81c76990_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81da8be0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81dadd70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cbb7c0 .param/l "m" 0 11 3, C4<00000001000000000000000000000000>;
L_0x7b03629875c0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5b100 .functor OR 32, L_0x615c81e64050, L_0x7b03629875c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5b350 .functor OR 32, L_0x615c81e5b6c0, L_0x615c81e5b7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81ca70a0_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629875c0;  1 drivers
v0x615c81ca6db0_0 .net *"_ivl_10", 31 0, L_0x615c81e5b6c0;  1 drivers
v0x615c81ca29a0_0 .net *"_ivl_12", 30 0, L_0x615c81e5b590;  1 drivers
L_0x7b0362987608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81ca1f10_0 .net *"_ivl_14", 0 0, L_0x7b0362987608;  1 drivers
L_0x7b0362987650 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ca1c20_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987650;  1 drivers
L_0x7b0362987698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c9d810_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987698;  1 drivers
v0x615c81c9cd80_0 .net *"_ivl_20", 31 0, L_0x615c81e5b7b0;  1 drivers
v0x615c81c9ca90_0 .net *"_ivl_6", 31 0, L_0x615c81e5b2b0;  1 drivers
v0x615c81c98790_0 .net "b", 31 0, L_0x615c81e5b100;  1 drivers
v0x615c81c97d00_0 .net "ix", 31 0, L_0x615c81e63fe0;  alias, 1 drivers
v0x615c81c97a10_0 .net "iy", 31 0, L_0x615c81e64050;  alias, 1 drivers
v0x615c81c93650_0 .net "ox", 31 0, L_0x615c81e5b450;  alias, 1 drivers
v0x615c81c674d0_0 .net "oy", 31 0, L_0x615c81e5b350;  alias, 1 drivers
v0x615c81c55620_0 .net "x_ge_b", 0 0, L_0x615c81e5b1c0;  1 drivers
L_0x615c81e5b1c0 .cmp/ge 32, L_0x615c81e63fe0, L_0x615c81e5b100;
L_0x615c81e5b2b0 .arith/sub 32, L_0x615c81e63fe0, L_0x615c81e5b100;
L_0x615c81e5b450 .functor MUXZ 32, L_0x615c81e63fe0, L_0x615c81e5b2b0, L_0x615c81e5b1c0, C4<>;
L_0x615c81e5b590 .part L_0x615c81e64050, 1, 31;
L_0x615c81e5b6c0 .concat [ 31 1 0 0], L_0x615c81e5b590, L_0x7b0362987608;
L_0x615c81e5b7b0 .functor MUXZ 32, L_0x7b0362987698, L_0x7b0362987650, L_0x615c81e5b1c0, C4<>;
S_0x615c81da3a50 .scope generate, "u[4]" "u[4]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81ca2a90 .param/l "i" 0 10 41, +C4<0100>;
S_0x615c81d9e8c0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81da3a50;
 .timescale 0 0;
S_0x615c81d99730 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d9e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c97de0 .param/l "m" 0 12 3, C4<00000000010000000000000000000000>;
v0x615c81c6bec0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c6b7d0_0 .net "cox", 31 0, L_0x615c81e5be10;  1 drivers
v0x615c81c6aba0_0 .net "coy", 31 0, L_0x615c81e5bd10;  1 drivers
v0x615c81c6a4b0_0 .net "ivld", 0 0, L_0x615c81e5c3a0;  1 drivers
v0x615c81c6a550_0 .net "ix", 31 0, L_0x615c81e64110;  alias, 1 drivers
v0x615c81c69920_0 .net "iy", 31 0, L_0x615c81e641d0;  alias, 1 drivers
v0x615c81c69230_0 .var "ovld", 0 0;
v0x615c81c692d0_0 .var "ox", 31 0;
v0x615c81c68830_0 .var "oy", 31 0;
v0x615c81c63520_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d945a0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d99730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c675b0 .param/l "m" 0 11 3, C4<00000000010000000000000000000000>;
L_0x7b03629876e0 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5bb10 .functor OR 32, L_0x615c81e641d0, L_0x7b03629876e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5bd10 .functor OR 32, L_0x615c81e5c080, L_0x615c81e5c170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c74900_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629876e0;  1 drivers
v0x615c81c74210_0 .net *"_ivl_10", 31 0, L_0x615c81e5c080;  1 drivers
v0x615c81c73540_0 .net *"_ivl_12", 30 0, L_0x615c81e5bf50;  1 drivers
L_0x7b0362987728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c72e50_0 .net *"_ivl_14", 0 0, L_0x7b0362987728;  1 drivers
L_0x7b0362987770 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c72180_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987770;  1 drivers
L_0x7b03629877b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c71a90_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629877b8;  1 drivers
v0x615c81c70dc0_0 .net *"_ivl_20", 31 0, L_0x615c81e5c170;  1 drivers
v0x615c81c706d0_0 .net *"_ivl_6", 31 0, L_0x615c81e5bc70;  1 drivers
v0x615c81c6fa00_0 .net "b", 31 0, L_0x615c81e5bb10;  1 drivers
v0x615c81c6f310_0 .net "ix", 31 0, L_0x615c81e64110;  alias, 1 drivers
v0x615c81c6e640_0 .net "iy", 31 0, L_0x615c81e641d0;  alias, 1 drivers
v0x615c81c6df50_0 .net "ox", 31 0, L_0x615c81e5be10;  alias, 1 drivers
v0x615c81c6d280_0 .net "oy", 31 0, L_0x615c81e5bd10;  alias, 1 drivers
v0x615c81c6cb90_0 .net "x_ge_b", 0 0, L_0x615c81e5bb80;  1 drivers
L_0x615c81e5bb80 .cmp/ge 32, L_0x615c81e64110, L_0x615c81e5bb10;
L_0x615c81e5bc70 .arith/sub 32, L_0x615c81e64110, L_0x615c81e5bb10;
L_0x615c81e5be10 .functor MUXZ 32, L_0x615c81e64110, L_0x615c81e5bc70, L_0x615c81e5bb80, C4<>;
L_0x615c81e5bf50 .part L_0x615c81e641d0, 1, 31;
L_0x615c81e5c080 .concat [ 31 1 0 0], L_0x615c81e5bf50, L_0x7b0362987728;
L_0x615c81e5c170 .functor MUXZ 32, L_0x7b03629877b8, L_0x7b0362987770, L_0x615c81e5bb80, C4<>;
S_0x615c81d8f410 .scope generate, "u[5]" "u[5]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c72f30 .param/l "i" 0 10 41, +C4<0101>;
S_0x615c81d8a280 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d8f410;
 .timescale 0 0;
S_0x615c81d850f0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d8a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c6fae0 .param/l "m" 0 12 3, C4<00000000000100000000000000000000>;
v0x615c81c47ce0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c47a50_0 .net "cox", 31 0, L_0x615c81e5c790;  1 drivers
v0x615c81c448c0_0 .net "coy", 31 0, L_0x615c81e5c690;  1 drivers
v0x615c81c43ec0_0 .net "ivld", 0 0, L_0x615c81e5cd60;  1 drivers
v0x615c81c43f60_0 .net "ix", 31 0, L_0x615c81e643f0;  alias, 1 drivers
v0x615c81c43bd0_0 .net "iy", 31 0, L_0x615c81e644b0;  alias, 1 drivers
v0x615c81c3f7c0_0 .var "ovld", 0 0;
v0x615c81c3f860_0 .var "ox", 31 0;
v0x615c81c3e460_0 .var "oy", 31 0;
v0x615c81c3b2d0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d7ff60 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d850f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c6e030 .param/l "m" 0 11 3, C4<00000000000100000000000000000000>;
L_0x7b0362987800 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5c440 .functor OR 32, L_0x615c81e644b0, L_0x7b0362987800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5c690 .functor OR 32, L_0x615c81e5ca00, L_0x615c81e5caf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c5dff0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987800;  1 drivers
v0x615c81c5dd60_0 .net *"_ivl_10", 31 0, L_0x615c81e5ca00;  1 drivers
v0x615c81c5abd0_0 .net *"_ivl_12", 30 0, L_0x615c81e5c8d0;  1 drivers
L_0x7b0362987848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c59b90_0 .net *"_ivl_14", 0 0, L_0x7b0362987848;  1 drivers
L_0x7b0362987890 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c59900_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987890;  1 drivers
L_0x7b03629878d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c56770_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629878d8;  1 drivers
v0x615c81c55d70_0 .net *"_ivl_20", 31 0, L_0x615c81e5caf0;  1 drivers
v0x615c81c55a80_0 .net *"_ivl_6", 31 0, L_0x615c81e5c5f0;  1 drivers
v0x615c81c51670_0 .net "b", 31 0, L_0x615c81e5c440;  1 drivers
v0x615c81c50310_0 .net "ix", 31 0, L_0x615c81e643f0;  alias, 1 drivers
v0x615c81c4d180_0 .net "iy", 31 0, L_0x615c81e644b0;  alias, 1 drivers
v0x615c81c4c140_0 .net "ox", 31 0, L_0x615c81e5c790;  alias, 1 drivers
v0x615c81c4beb0_0 .net "oy", 31 0, L_0x615c81e5c690;  alias, 1 drivers
v0x615c81c48d20_0 .net "x_ge_b", 0 0, L_0x615c81e5c500;  1 drivers
L_0x615c81e5c500 .cmp/ge 32, L_0x615c81e643f0, L_0x615c81e5c440;
L_0x615c81e5c5f0 .arith/sub 32, L_0x615c81e643f0, L_0x615c81e5c440;
L_0x615c81e5c790 .functor MUXZ 32, L_0x615c81e643f0, L_0x615c81e5c5f0, L_0x615c81e5c500, C4<>;
L_0x615c81e5c8d0 .part L_0x615c81e644b0, 1, 31;
L_0x615c81e5ca00 .concat [ 31 1 0 0], L_0x615c81e5c8d0, L_0x7b0362987848;
L_0x615c81e5caf0 .functor MUXZ 32, L_0x7b03629878d8, L_0x7b0362987890, L_0x615c81e5c500, C4<>;
S_0x615c81d7add0 .scope generate, "u[6]" "u[6]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c59c70 .param/l "i" 0 10 41, +C4<0110>;
S_0x615c81d75c40 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d7add0;
 .timescale 0 0;
S_0x615c81d70b00 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d75c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c51750 .param/l "m" 0 12 3, C4<00000000000001000000000000000000>;
v0x615c81dbb6f0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81dbb790_0 .net "cox", 31 0, L_0x615c81e5d190;  1 drivers
v0x615c81dba810_0 .net "coy", 31 0, L_0x615c81e5d090;  1 drivers
v0x615c81db6560_0 .net "ivld", 0 0, L_0x615c81e5d760;  1 drivers
v0x615c81db6600_0 .net "ix", 31 0, L_0x615c81e64610;  alias, 1 drivers
v0x615c81db5680_0 .net "iy", 31 0, L_0x615c81e646d0;  alias, 1 drivers
v0x615c81db13d0_0 .var "ovld", 0 0;
v0x615c81db1470_0 .var "ox", 31 0;
v0x615c81db04f0_0 .var "oy", 31 0;
v0x615c81dac240_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d46470 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d70b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c4c220 .param/l "m" 0 11 3, C4<00000000000001000000000000000000>;
L_0x7b0362987920 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5ce40 .functor OR 32, L_0x615c81e646d0, L_0x7b0362987920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5d090 .functor OR 32, L_0x615c81e5d400, L_0x615c81e5d4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c36e70_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987920;  1 drivers
v0x615c81c35e30_0 .net *"_ivl_10", 31 0, L_0x615c81e5d400;  1 drivers
v0x615c81c35ba0_0 .net *"_ivl_12", 30 0, L_0x615c81e5d2d0;  1 drivers
L_0x7b0362987968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c32a10_0 .net *"_ivl_14", 0 0, L_0x7b0362987968;  1 drivers
L_0x7b03629879b0 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c32010_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629879b0;  1 drivers
L_0x7b03629879f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c31d20_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629879f8;  1 drivers
v0x615c81c2d8b0_0 .net *"_ivl_20", 31 0, L_0x615c81e5d4f0;  1 drivers
v0x615c81c2c550_0 .net *"_ivl_6", 31 0, L_0x615c81e5cff0;  1 drivers
v0x615c81c293c0_0 .net "b", 31 0, L_0x615c81e5ce40;  1 drivers
v0x615c81c28380_0 .net "ix", 31 0, L_0x615c81e64610;  alias, 1 drivers
v0x615c81c280f0_0 .net "iy", 31 0, L_0x615c81e646d0;  alias, 1 drivers
v0x615c81c24f60_0 .net "ox", 31 0, L_0x615c81e5d190;  alias, 1 drivers
v0x615c81c23ec0_0 .net "oy", 31 0, L_0x615c81e5d090;  alias, 1 drivers
v0x615c81c18970_0 .net "x_ge_b", 0 0, L_0x615c81e5cf00;  1 drivers
L_0x615c81e5cf00 .cmp/ge 32, L_0x615c81e64610, L_0x615c81e5ce40;
L_0x615c81e5cff0 .arith/sub 32, L_0x615c81e64610, L_0x615c81e5ce40;
L_0x615c81e5d190 .functor MUXZ 32, L_0x615c81e64610, L_0x615c81e5cff0, L_0x615c81e5cf00, C4<>;
L_0x615c81e5d2d0 .part L_0x615c81e646d0, 1, 31;
L_0x615c81e5d400 .concat [ 31 1 0 0], L_0x615c81e5d2d0, L_0x7b0362987968;
L_0x615c81e5d4f0 .functor MUXZ 32, L_0x7b03629879f8, L_0x7b03629879b0, L_0x615c81e5cf00, C4<>;
S_0x615c81d412e0 .scope generate, "u[7]" "u[7]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c35f10 .param/l "i" 0 10 41, +C4<0111>;
S_0x615c81d3c150 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d412e0;
 .timescale 0 0;
S_0x615c81d36fc0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d3c150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c2c630 .param/l "m" 0 12 3, C4<00000000000000010000000000000000>;
v0x615c81d826e0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81d827a0_0 .net "cox", 31 0, L_0x615c81e5db50;  1 drivers
v0x615c81d7d550_0 .net "coy", 31 0, L_0x615c81e5da50;  1 drivers
v0x615c81d792a0_0 .net "ivld", 0 0, L_0x615c81e5e120;  1 drivers
v0x615c81d79340_0 .net "ix", 31 0, L_0x615c81e64900;  alias, 1 drivers
v0x615c81d783c0_0 .net "iy", 31 0, L_0x615c81e649c0;  alias, 1 drivers
v0x615c81d74110_0 .var "ovld", 0 0;
v0x615c81d741b0_0 .var "ox", 31 0;
v0x615c81d73340_0 .var "oy", 31 0;
v0x615c81d6efd0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d31e30 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d36fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c28460 .param/l "m" 0 11 3, C4<00000000000000010000000000000000>;
L_0x7b0362987a40 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5d800 .functor OR 32, L_0x615c81e649c0, L_0x7b0362987a40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5da50 .functor OR 32, L_0x615c81e5ddc0, L_0x615c81e5deb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81da61d0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987a40;  1 drivers
v0x615c81da1f20_0 .net *"_ivl_10", 31 0, L_0x615c81e5ddc0;  1 drivers
v0x615c81da1040_0 .net *"_ivl_12", 30 0, L_0x615c81e5dc90;  1 drivers
L_0x7b0362987a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d9cd90_0 .net *"_ivl_14", 0 0, L_0x7b0362987a88;  1 drivers
L_0x7b0362987ad0 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d9beb0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987ad0;  1 drivers
L_0x7b0362987b18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d97c00_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987b18;  1 drivers
v0x615c81d96d20_0 .net *"_ivl_20", 31 0, L_0x615c81e5deb0;  1 drivers
v0x615c81d92a70_0 .net *"_ivl_6", 31 0, L_0x615c81e5d9b0;  1 drivers
v0x615c81d91b90_0 .net "b", 31 0, L_0x615c81e5d800;  1 drivers
v0x615c81d8d8e0_0 .net "ix", 31 0, L_0x615c81e64900;  alias, 1 drivers
v0x615c81d8ca00_0 .net "iy", 31 0, L_0x615c81e649c0;  alias, 1 drivers
v0x615c81d88750_0 .net "ox", 31 0, L_0x615c81e5db50;  alias, 1 drivers
v0x615c81d87870_0 .net "oy", 31 0, L_0x615c81e5da50;  alias, 1 drivers
v0x615c81d835c0_0 .net "x_ge_b", 0 0, L_0x615c81e5d8c0;  1 drivers
L_0x615c81e5d8c0 .cmp/ge 32, L_0x615c81e64900, L_0x615c81e5d800;
L_0x615c81e5d9b0 .arith/sub 32, L_0x615c81e64900, L_0x615c81e5d800;
L_0x615c81e5db50 .functor MUXZ 32, L_0x615c81e64900, L_0x615c81e5d9b0, L_0x615c81e5d8c0, C4<>;
L_0x615c81e5dc90 .part L_0x615c81e649c0, 1, 31;
L_0x615c81e5ddc0 .concat [ 31 1 0 0], L_0x615c81e5dc90, L_0x7b0362987a88;
L_0x615c81e5deb0 .functor MUXZ 32, L_0x7b0362987b18, L_0x7b0362987ad0, L_0x615c81e5d8c0, C4<>;
S_0x615c81d2cca0 .scope generate, "u[8]" "u[8]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81ceb910 .param/l "i" 0 10 41, +C4<01000>;
S_0x615c81d27b10 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d2cca0;
 .timescale 0 0;
S_0x615c81d22980 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d27b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c43830 .param/l "m" 0 12 3, C4<00000000000000000100000000000000>;
v0x615c81d2a290_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81d2a350_0 .net "cox", 31 0, L_0x615c81e5e4d0;  1 drivers
v0x615c81d25fe0_0 .net "coy", 31 0, L_0x615c81e5e460;  1 drivers
v0x615c81d25100_0 .net "ivld", 0 0, L_0x615c81e5ea60;  1 drivers
v0x615c81d251a0_0 .net "ix", 31 0, L_0x615c81e64b20;  alias, 1 drivers
v0x615c81d20e50_0 .net "iy", 31 0, L_0x615c81e64be0;  alias, 1 drivers
v0x615c81d1ff70_0 .var "ovld", 0 0;
v0x615c81d20010_0 .var "ox", 31 0;
v0x615c81d1bcc0_0 .var "oy", 31 0;
v0x615c81d1bd80_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d1d7f0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d22980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81db05d0 .param/l "m" 0 11 3, C4<00000000000000000100000000000000>;
L_0x7b0362987b60 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5e210 .functor OR 32, L_0x615c81e64be0, L_0x7b0362987b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5e460 .functor OR 32, L_0x615c81e5e740, L_0x615c81e5e830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c76a30_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987b60;  1 drivers
v0x615c81d6f070_0 .net *"_ivl_10", 31 0, L_0x615c81e5e740;  1 drivers
v0x615c81d44940_0 .net *"_ivl_12", 30 0, L_0x615c81e5e610;  1 drivers
L_0x7b0362987ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d44a00_0 .net *"_ivl_14", 0 0, L_0x7b0362987ba8;  1 drivers
L_0x7b0362987bf0 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d43a60_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987bf0;  1 drivers
L_0x7b0362987c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d3f7b0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987c38;  1 drivers
v0x615c81d3e8d0_0 .net *"_ivl_20", 31 0, L_0x615c81e5e830;  1 drivers
v0x615c81d3a620_0 .net *"_ivl_6", 31 0, L_0x615c81e5e3c0;  1 drivers
v0x615c81d39740_0 .net "b", 31 0, L_0x615c81e5e210;  1 drivers
v0x615c81d35490_0 .net "ix", 31 0, L_0x615c81e64b20;  alias, 1 drivers
v0x615c81d345b0_0 .net "iy", 31 0, L_0x615c81e64be0;  alias, 1 drivers
v0x615c81d30300_0 .net "ox", 31 0, L_0x615c81e5e4d0;  alias, 1 drivers
v0x615c81d2f420_0 .net "oy", 31 0, L_0x615c81e5e460;  alias, 1 drivers
v0x615c81d2b170_0 .net "x_ge_b", 0 0, L_0x615c81e5e2d0;  1 drivers
L_0x615c81e5e2d0 .cmp/ge 32, L_0x615c81e64b20, L_0x615c81e5e210;
L_0x615c81e5e3c0 .arith/sub 32, L_0x615c81e64b20, L_0x615c81e5e210;
L_0x615c81e5e4d0 .functor MUXZ 32, L_0x615c81e64b20, L_0x615c81e5e3c0, L_0x615c81e5e2d0, C4<>;
L_0x615c81e5e610 .part L_0x615c81e64be0, 1, 31;
L_0x615c81e5e740 .concat [ 31 1 0 0], L_0x615c81e5e610, L_0x7b0362987ba8;
L_0x615c81e5e830 .functor MUXZ 32, L_0x7b0362987c38, L_0x7b0362987bf0, L_0x615c81e5e2d0, C4<>;
S_0x615c81d18660 .scope generate, "u[9]" "u[9]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d8d9c0 .param/l "i" 0 10 41, +C4<01001>;
S_0x615c81d134d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d18660;
 .timescale 0 0;
S_0x615c81d0e340 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81d134d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81d73420 .param/l "m" 0 12 3, C4<00000000000000000001000000000000>;
v0x615c81cf7410_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cf74b0_0 .net "cox", 31 0, L_0x615c81e5ee50;  1 drivers
v0x615c81ce06b0_0 .net "coy", 31 0, L_0x615c81e5ed50;  1 drivers
v0x615c81ce0750_0 .net "ivld", 0 0, L_0x615c81e5f420;  1 drivers
v0x615c81cdf7d0_0 .net "ix", 31 0, L_0x615c81e64e20;  alias, 1 drivers
v0x615c81cdf870_0 .net "iy", 31 0, L_0x615c81e64ee0;  alias, 1 drivers
v0x615c81cdb520_0 .var "ovld", 0 0;
v0x615c81cdb5c0_0 .var "ox", 31 0;
v0x615c81cda640_0 .var "oy", 31 0;
v0x615c81cda700_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81d091b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81d0e340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81d39820 .param/l "m" 0 11 3, C4<00000000000000000001000000000000>;
L_0x7b0362987c80 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5eb00 .functor OR 32, L_0x615c81e64ee0, L_0x7b0362987c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5ed50 .functor OR 32, L_0x615c81e5f0c0, L_0x615c81e5f1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d16b30_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987c80;  1 drivers
v0x615c81d15c50_0 .net *"_ivl_10", 31 0, L_0x615c81e5f0c0;  1 drivers
v0x615c81d119a0_0 .net *"_ivl_12", 30 0, L_0x615c81e5ef90;  1 drivers
L_0x7b0362987cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d11a60_0 .net *"_ivl_14", 0 0, L_0x7b0362987cc8;  1 drivers
L_0x7b0362987d10 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d10ac0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987d10;  1 drivers
L_0x7b0362987d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d0c810_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987d58;  1 drivers
v0x615c81d0b930_0 .net *"_ivl_20", 31 0, L_0x615c81e5f1b0;  1 drivers
v0x615c81d07680_0 .net *"_ivl_6", 31 0, L_0x615c81e5ecb0;  1 drivers
v0x615c81d067a0_0 .net "b", 31 0, L_0x615c81e5eb00;  1 drivers
v0x615c81d024f0_0 .net "ix", 31 0, L_0x615c81e64e20;  alias, 1 drivers
v0x615c81d01610_0 .net "iy", 31 0, L_0x615c81e64ee0;  alias, 1 drivers
v0x615c81cfd360_0 .net "ox", 31 0, L_0x615c81e5ee50;  alias, 1 drivers
v0x615c81cfc480_0 .net "oy", 31 0, L_0x615c81e5ed50;  alias, 1 drivers
v0x615c81cf81b0_0 .net "x_ge_b", 0 0, L_0x615c81e5ebc0;  1 drivers
L_0x615c81e5ebc0 .cmp/ge 32, L_0x615c81e64e20, L_0x615c81e5eb00;
L_0x615c81e5ecb0 .arith/sub 32, L_0x615c81e64e20, L_0x615c81e5eb00;
L_0x615c81e5ee50 .functor MUXZ 32, L_0x615c81e64e20, L_0x615c81e5ecb0, L_0x615c81e5ebc0, C4<>;
L_0x615c81e5ef90 .part L_0x615c81e64ee0, 1, 31;
L_0x615c81e5f0c0 .concat [ 31 1 0 0], L_0x615c81e5ef90, L_0x7b0362987cc8;
L_0x615c81e5f1b0 .functor MUXZ 32, L_0x7b0362987d58, L_0x7b0362987d10, L_0x615c81e5ebc0, C4<>;
S_0x615c81d04020 .scope generate, "u[10]" "u[10]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d15d30 .param/l "i" 0 10 41, +C4<01010>;
S_0x615c81cfee90 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81d04020;
 .timescale 0 0;
S_0x615c81cf9c40 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81cfee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81d06880 .param/l "m" 0 12 3, C4<00000000000000000000010000000000>;
v0x615c81cb28a0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cb2960_0 .net "cox", 31 0, L_0x615c81e5f820;  1 drivers
v0x615c81cb19c0_0 .net "coy", 31 0, L_0x615c81e5f720;  1 drivers
v0x615c81cb1a60_0 .net "ivld", 0 0, L_0x615c81e5fe40;  1 drivers
v0x615c81cad710_0 .net "ix", 31 0, L_0x615c81e65040;  alias, 1 drivers
v0x615c81cad7b0_0 .net "iy", 31 0, L_0x615c81e65100;  alias, 1 drivers
v0x615c81cac830_0 .var "ovld", 0 0;
v0x615c81cac8d0_0 .var "ox", 31 0;
v0x615c81ca8580_0 .var "oy", 31 0;
v0x615c81ca76a0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81ce21e0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81cf9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cfc560 .param/l "m" 0 11 3, C4<00000000000000000000010000000000>;
L_0x7b0362987da0 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5f520 .functor OR 32, L_0x615c81e65100, L_0x7b0362987da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e5f720 .functor OR 32, L_0x615c81e5fae0, L_0x615c81e5fbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cd54b0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987da0;  1 drivers
v0x615c81cd1200_0 .net *"_ivl_10", 31 0, L_0x615c81e5fae0;  1 drivers
v0x615c81cd0320_0 .net *"_ivl_12", 30 0, L_0x615c81e5f9b0;  1 drivers
L_0x7b0362987de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81cd03e0_0 .net *"_ivl_14", 0 0, L_0x7b0362987de8;  1 drivers
L_0x7b0362987e30 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ccc070_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987e30;  1 drivers
L_0x7b0362987e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ccb190_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987e78;  1 drivers
v0x615c81cc6ee0_0 .net *"_ivl_20", 31 0, L_0x615c81e5fbd0;  1 drivers
v0x615c81cc6000_0 .net *"_ivl_6", 31 0, L_0x615c81e5f680;  1 drivers
v0x615c81cc1d50_0 .net "b", 31 0, L_0x615c81e5f520;  1 drivers
v0x615c81cc0e70_0 .net "ix", 31 0, L_0x615c81e65040;  alias, 1 drivers
v0x615c81cbcbc0_0 .net "iy", 31 0, L_0x615c81e65100;  alias, 1 drivers
v0x615c81cbbce0_0 .net "ox", 31 0, L_0x615c81e5f820;  alias, 1 drivers
v0x615c81cb7a30_0 .net "oy", 31 0, L_0x615c81e5f720;  alias, 1 drivers
v0x615c81cb6b50_0 .net "x_ge_b", 0 0, L_0x615c81e5f590;  1 drivers
L_0x615c81e5f590 .cmp/ge 32, L_0x615c81e65040, L_0x615c81e5f520;
L_0x615c81e5f680 .arith/sub 32, L_0x615c81e65040, L_0x615c81e5f520;
L_0x615c81e5f820 .functor MUXZ 32, L_0x615c81e65040, L_0x615c81e5f680, L_0x615c81e5f590, C4<>;
L_0x615c81e5f9b0 .part L_0x615c81e65100, 1, 31;
L_0x615c81e5fae0 .concat [ 31 1 0 0], L_0x615c81e5f9b0, L_0x7b0362987de8;
L_0x615c81e5fbd0 .functor MUXZ 32, L_0x7b0362987e78, L_0x7b0362987e30, L_0x615c81e5f590, C4<>;
S_0x615c81cdd050 .scope generate, "u[11]" "u[11]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81cd12e0 .param/l "i" 0 10 41, +C4<01011>;
S_0x615c81cd7ec0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81cdd050;
 .timescale 0 0;
S_0x615c81cd2d30 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81cd7ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81cc1e30 .param/l "m" 0 12 3, C4<00000000000000000000000100000000>;
v0x615c81c571c0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c57280_0 .net "cox", 31 0, L_0x615c81e60230;  1 drivers
v0x615c81c562e0_0 .net "coy", 31 0, L_0x615c81e60130;  1 drivers
v0x615c81c520c0_0 .net "ivld", 0 0, L_0x615c81e60800;  1 drivers
v0x615c81c52160_0 .net "ix", 31 0, L_0x615c81e65350;  alias, 1 drivers
v0x615c81c511e0_0 .net "iy", 31 0, L_0x615c81e65410;  alias, 1 drivers
v0x615c81c4dbd0_0 .var "ovld", 0 0;
v0x615c81c4dc70_0 .var "ox", 31 0;
v0x615c81c4ccf0_0 .var "oy", 31 0;
v0x615c81c4cdb0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81ccdba0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81cd2d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cbbdc0 .param/l "m" 0 11 3, C4<00000000000000000000000100000000>;
L_0x7b0362987ec0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e5fee0 .functor OR 32, L_0x615c81e65410, L_0x7b0362987ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e60130 .functor OR 32, L_0x615c81e604a0, L_0x615c81e60590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c9e260_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987ec0;  1 drivers
v0x615c81c9d380_0 .net *"_ivl_10", 31 0, L_0x615c81e604a0;  1 drivers
v0x615c81c990d0_0 .net *"_ivl_12", 30 0, L_0x615c81e60370;  1 drivers
L_0x7b0362987f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c99190_0 .net *"_ivl_14", 0 0, L_0x7b0362987f08;  1 drivers
L_0x7b0362987f50 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c98300_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362987f50;  1 drivers
L_0x7b0362987f98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c93f90_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362987f98;  1 drivers
v0x615c81c931c0_0 .net *"_ivl_20", 31 0, L_0x615c81e60590;  1 drivers
v0x615c81ba0490_0 .net *"_ivl_6", 31 0, L_0x615c81e60090;  1 drivers
v0x615c81c63f70_0 .net "b", 31 0, L_0x615c81e5fee0;  1 drivers
v0x615c81c63090_0 .net "ix", 31 0, L_0x615c81e65350;  alias, 1 drivers
v0x615c81c5fa80_0 .net "iy", 31 0, L_0x615c81e65410;  alias, 1 drivers
v0x615c81c5eba0_0 .net "ox", 31 0, L_0x615c81e60230;  alias, 1 drivers
v0x615c81c5b620_0 .net "oy", 31 0, L_0x615c81e60130;  alias, 1 drivers
v0x615c81c5a740_0 .net "x_ge_b", 0 0, L_0x615c81e5ffa0;  1 drivers
L_0x615c81e5ffa0 .cmp/ge 32, L_0x615c81e65350, L_0x615c81e5fee0;
L_0x615c81e60090 .arith/sub 32, L_0x615c81e65350, L_0x615c81e5fee0;
L_0x615c81e60230 .functor MUXZ 32, L_0x615c81e65350, L_0x615c81e60090, L_0x615c81e5ffa0, C4<>;
L_0x615c81e60370 .part L_0x615c81e65410, 1, 31;
L_0x615c81e604a0 .concat [ 31 1 0 0], L_0x615c81e60370, L_0x7b0362987f08;
L_0x615c81e60590 .functor MUXZ 32, L_0x7b0362987f98, L_0x7b0362987f50, L_0x615c81e5ffa0, C4<>;
S_0x615c81cc8a10 .scope generate, "u[12]" "u[12]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c94070 .param/l "i" 0 10 41, +C4<01100>;
S_0x615c81cc3880 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81cc8a10;
 .timescale 0 0;
S_0x615c81cbe6f0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81cc3880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c63170 .param/l "m" 0 12 3, C4<00000000000000000000000001000000>;
v0x615c81c29e10_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c29eb0_0 .net "cox", 31 0, L_0x615c81e60c60;  1 drivers
v0x615c81c28f30_0 .net "coy", 31 0, L_0x615c81e60b60;  1 drivers
v0x615c81c259b0_0 .net "ivld", 0 0, L_0x615c81e61230;  1 drivers
v0x615c81c25a50_0 .net "ix", 31 0, L_0x615c81e65570;  alias, 1 drivers
v0x615c81c24ad0_0 .net "iy", 31 0, L_0x615c81e65630;  alias, 1 drivers
v0x615c81d7c340_0 .var "ovld", 0 0;
v0x615c81d7c3e0_0 .var "ox", 31 0;
v0x615c81dbe790_0 .var "oy", 31 0;
v0x615c81db9600_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81cb9560 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81cbe6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c49840 .param/l "m" 0 11 3, C4<00000000000000000000000001000000>;
L_0x7b0362987fe0 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e60910 .functor OR 32, L_0x615c81e65630, L_0x7b0362987fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e60b60 .functor OR 32, L_0x615c81e60ed0, L_0x615c81e60fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c48950_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362987fe0;  1 drivers
v0x615c81c45330_0 .net *"_ivl_10", 31 0, L_0x615c81e60ed0;  1 drivers
v0x615c81c44430_0 .net *"_ivl_12", 30 0, L_0x615c81e60da0;  1 drivers
L_0x7b0362988028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c444f0_0 .net *"_ivl_14", 0 0, L_0x7b0362988028;  1 drivers
L_0x7b0362988070 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c40210_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988070;  1 drivers
L_0x7b03629880b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c3f330_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629880b8;  1 drivers
v0x615c81c3bd20_0 .net *"_ivl_20", 31 0, L_0x615c81e60fc0;  1 drivers
v0x615c81c3ae40_0 .net *"_ivl_6", 31 0, L_0x615c81e60ac0;  1 drivers
v0x615c81c378c0_0 .net "b", 31 0, L_0x615c81e60910;  1 drivers
v0x615c81c369e0_0 .net "ix", 31 0, L_0x615c81e65570;  alias, 1 drivers
v0x615c81c33460_0 .net "iy", 31 0, L_0x615c81e65630;  alias, 1 drivers
v0x615c81c32580_0 .net "ox", 31 0, L_0x615c81e60c60;  alias, 1 drivers
v0x615c81c2e300_0 .net "oy", 31 0, L_0x615c81e60b60;  alias, 1 drivers
v0x615c81c2d420_0 .net "x_ge_b", 0 0, L_0x615c81e609d0;  1 drivers
L_0x615c81e609d0 .cmp/ge 32, L_0x615c81e65570, L_0x615c81e60910;
L_0x615c81e60ac0 .arith/sub 32, L_0x615c81e65570, L_0x615c81e60910;
L_0x615c81e60c60 .functor MUXZ 32, L_0x615c81e65570, L_0x615c81e60ac0, L_0x615c81e609d0, C4<>;
L_0x615c81e60da0 .part L_0x615c81e65630, 1, 31;
L_0x615c81e60ed0 .concat [ 31 1 0 0], L_0x615c81e60da0, L_0x7b0362988028;
L_0x615c81e60fc0 .functor MUXZ 32, L_0x7b03629880b8, L_0x7b0362988070, L_0x615c81e609d0, C4<>;
S_0x615c81cb43d0 .scope generate, "u[13]" "u[13]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c3f410 .param/l "i" 0 10 41, +C4<01101>;
S_0x615c81caf240 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81cb43d0;
 .timescale 0 0;
S_0x615c81caa0b0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81caf240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81c36ac0 .param/l "m" 0 12 3, C4<00000000000000000000000000010000>;
v0x615c81d42850_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81d428f0_0 .net "cox", 31 0, L_0x615c81e61620;  1 drivers
v0x615c81d3d6c0_0 .net "coy", 31 0, L_0x615c81e61520;  1 drivers
v0x615c81d00400_0 .net "ivld", 0 0, L_0x615c81e61bf0;  1 drivers
v0x615c81d004a0_0 .net "ix", 31 0, L_0x615c81e65890;  alias, 1 drivers
v0x615c81d38530_0 .net "iy", 31 0, L_0x615c81e65950;  alias, 1 drivers
v0x615c81d333a0_0 .var "ovld", 0 0;
v0x615c81d33440_0 .var "ox", 31 0;
v0x615c81d2e210_0 .var "oy", 31 0;
v0x615c81d29080_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81ca4f20 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81caa0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81c2e3e0 .param/l "m" 0 11 3, C4<00000000000000000000000000010000>;
L_0x7b0362988100 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e612d0 .functor OR 32, L_0x615c81e65950, L_0x7b0362988100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e61520 .functor OR 32, L_0x615c81e61890, L_0x615c81e61980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81daf2e0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988100;  1 drivers
v0x615c81daa150_0 .net *"_ivl_10", 31 0, L_0x615c81e61890;  1 drivers
v0x615c81da4fc0_0 .net *"_ivl_12", 30 0, L_0x615c81e61760;  1 drivers
L_0x7b0362988148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81da5080_0 .net *"_ivl_14", 0 0, L_0x7b0362988148;  1 drivers
L_0x7b0362988190 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x615c81d9fe30_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988190;  1 drivers
L_0x7b03629881d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d9aca0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629881d8;  1 drivers
v0x615c81d95b10_0 .net *"_ivl_20", 31 0, L_0x615c81e61980;  1 drivers
v0x615c81d90980_0 .net *"_ivl_6", 31 0, L_0x615c81e61480;  1 drivers
v0x615c81d8b7f0_0 .net "b", 31 0, L_0x615c81e612d0;  1 drivers
v0x615c81d86660_0 .net "ix", 31 0, L_0x615c81e65890;  alias, 1 drivers
v0x615c81d814d0_0 .net "iy", 31 0, L_0x615c81e65950;  alias, 1 drivers
v0x615c81d72100_0 .net "ox", 31 0, L_0x615c81e61620;  alias, 1 drivers
v0x615c81d05590_0 .net "oy", 31 0, L_0x615c81e61520;  alias, 1 drivers
v0x615c81d479e0_0 .net "x_ge_b", 0 0, L_0x615c81e61390;  1 drivers
L_0x615c81e61390 .cmp/ge 32, L_0x615c81e65890, L_0x615c81e612d0;
L_0x615c81e61480 .arith/sub 32, L_0x615c81e65890, L_0x615c81e612d0;
L_0x615c81e61620 .functor MUXZ 32, L_0x615c81e65890, L_0x615c81e61480, L_0x615c81e61390, C4<>;
L_0x615c81e61760 .part L_0x615c81e65950, 1, 31;
L_0x615c81e61890 .concat [ 31 1 0 0], L_0x615c81e61760, L_0x7b0362988148;
L_0x615c81e61980 .functor MUXZ 32, L_0x7b03629881d8, L_0x7b0362988190, L_0x615c81e61390, C4<>;
S_0x615c81c9fd90 .scope generate, "u[14]" "u[14]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d3d7c0 .param/l "i" 0 10 41, +C4<01110>;
S_0x615c81c9ac00 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c9fd90;
 .timescale 0 0;
S_0x615c81c95ac0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81c9ac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81d90a60 .param/l "m" 0 12 3, C4<00000000000000000000000000000100>;
v0x615c81cc9f80_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81cca040_0 .net "cox", 31 0, L_0x615c81e61ff0;  1 drivers
v0x615c81cc4df0_0 .net "coy", 31 0, L_0x615c81e61ef0;  1 drivers
v0x615c81cc4e90_0 .net "ivld", 0 0, L_0x615c81e625c0;  1 drivers
v0x615c81cbfc60_0 .net "ix", 31 0, L_0x615c81e65ab0;  alias, 1 drivers
v0x615c81cbfd00_0 .net "iy", 31 0, L_0x615c81e65b70;  alias, 1 drivers
v0x615c81cbaad0_0 .var "ovld", 0 0;
v0x615c81cbab70_0 .var "ox", 31 0;
v0x615c81cb5940_0 .var "oy", 31 0;
v0x615c81cb59e0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81c65aa0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81c95ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81d721e0 .param/l "m" 0 11 3, C4<00000000000000000000000000000100>;
L_0x7b0362988220 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
L_0x615c81e608a0 .functor OR 32, L_0x615c81e65b70, L_0x7b0362988220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e61ef0 .functor OR 32, L_0x615c81e62260, L_0x615c81e62350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d1ed60_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988220;  1 drivers
v0x615c81d19bd0_0 .net *"_ivl_10", 31 0, L_0x615c81e62260;  1 drivers
v0x615c81d14a40_0 .net *"_ivl_12", 30 0, L_0x615c81e62130;  1 drivers
L_0x7b0362988268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81d14b00_0 .net *"_ivl_14", 0 0, L_0x7b0362988268;  1 drivers
L_0x7b03629882b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x615c81d0f8b0_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629882b0;  1 drivers
L_0x7b03629882f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81d0a720_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629882f8;  1 drivers
v0x615c81cfb240_0 .net *"_ivl_20", 31 0, L_0x615c81e62350;  1 drivers
v0x615c81ca1300_0 .net *"_ivl_6", 31 0, L_0x615c81e61e50;  1 drivers
v0x615c81ce3750_0 .net "b", 31 0, L_0x615c81e608a0;  1 drivers
v0x615c81cde5c0_0 .net "ix", 31 0, L_0x615c81e65ab0;  alias, 1 drivers
v0x615c81cd9430_0 .net "iy", 31 0, L_0x615c81e65b70;  alias, 1 drivers
v0x615c81c9c170_0 .net "ox", 31 0, L_0x615c81e61ff0;  alias, 1 drivers
v0x615c81cd42a0_0 .net "oy", 31 0, L_0x615c81e61ef0;  alias, 1 drivers
v0x615c81ccf110_0 .net "x_ge_b", 0 0, L_0x615c81e61d60;  1 drivers
L_0x615c81e61d60 .cmp/ge 32, L_0x615c81e65ab0, L_0x615c81e608a0;
L_0x615c81e61e50 .arith/sub 32, L_0x615c81e65ab0, L_0x615c81e608a0;
L_0x615c81e61ff0 .functor MUXZ 32, L_0x615c81e65ab0, L_0x615c81e61e50, L_0x615c81e61d60, C4<>;
L_0x615c81e62130 .part L_0x615c81e65b70, 1, 31;
L_0x615c81e62260 .concat [ 31 1 0 0], L_0x615c81e62130, L_0x7b0362988268;
L_0x615c81e62350 .functor MUXZ 32, L_0x7b03629882f8, L_0x7b03629882b0, L_0x615c81e61d60, C4<>;
S_0x615c81c615b0 .scope generate, "u[15]" "u[15]" 10 41, 10 41 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81cfb320 .param/l "i" 0 10 41, +C4<01111>;
S_0x615c81c5d150 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81c615b0;
 .timescale 0 0;
S_0x615c81c58cf0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81c5d150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81cd9510 .param/l "m" 0 12 3, C4<00000000000000000000000000000001>;
v0x615c81c46e40_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81c46f00_0 .net "cox", 31 0, L_0x615c81e629b0;  1 drivers
v0x615c81c41d40_0 .net "coy", 31 0, L_0x615c81e628b0;  1 drivers
v0x615c81c41e40_0 .net "ivld", 0 0, L_0x615c81e63700;  1 drivers
v0x615c81c3d850_0 .net "ix", 31 0, L_0x615c81e65ff0;  alias, 1 drivers
v0x615c81c3d8f0_0 .net "iy", 31 0, L_0x615c81e660b0;  alias, 1 drivers
v0x615c81c393f0_0 .var "ovld", 0 0;
v0x615c81c39490_0 .var "ox", 31 0;
v0x615c81c34f90_0 .var "oy", 31 0;
v0x615c81c35050_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81c53bf0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81c58cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81cb0890 .param/l "m" 0 11 3, C4<00000000000000000000000000000001>;
L_0x7b0362988340 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x615c81e62660 .functor OR 32, L_0x615c81e660b0, L_0x7b0362988340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e628b0 .functor OR 32, L_0x615c81e62c20, L_0x615c81e63520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81ca6500_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988340;  1 drivers
v0x615c81c970c0_0 .net *"_ivl_10", 31 0, L_0x615c81e62c20;  1 drivers
v0x615c81c97180_0 .net *"_ivl_12", 30 0, L_0x615c81e62af0;  1 drivers
L_0x7b0362988388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81c67030_0 .net *"_ivl_14", 0 0, L_0x7b0362988388;  1 drivers
L_0x7b03629883d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x615c81c55160_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629883d0;  1 drivers
L_0x7b0362988418 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81c432b0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988418;  1 drivers
v0x615c81c31400_0 .net *"_ivl_20", 31 0, L_0x615c81e63520;  1 drivers
v0x615c81c505a0_0 .net *"_ivl_6", 31 0, L_0x615c81e62810;  1 drivers
v0x615c81c3e6f0_0 .net "b", 31 0, L_0x615c81e62660;  1 drivers
v0x615c81c2c7e0_0 .net "ix", 31 0, L_0x615c81e65ff0;  alias, 1 drivers
v0x615c81c62450_0 .net "iy", 31 0, L_0x615c81e660b0;  alias, 1 drivers
v0x615c81c4f700_0 .net "ox", 31 0, L_0x615c81e629b0;  alias, 1 drivers
v0x615c81c4f7e0_0 .net "oy", 31 0, L_0x615c81e628b0;  alias, 1 drivers
v0x615c81c4b2a0_0 .net "x_ge_b", 0 0, L_0x615c81e62720;  1 drivers
L_0x615c81e62720 .cmp/ge 32, L_0x615c81e65ff0, L_0x615c81e62660;
L_0x615c81e62810 .arith/sub 32, L_0x615c81e65ff0, L_0x615c81e62660;
L_0x615c81e629b0 .functor MUXZ 32, L_0x615c81e65ff0, L_0x615c81e62810, L_0x615c81e62720, C4<>;
L_0x615c81e62af0 .part L_0x615c81e660b0, 1, 31;
L_0x615c81e62c20 .concat [ 31 1 0 0], L_0x615c81e62af0, L_0x7b0362988388;
L_0x615c81e63520 .functor MUXZ 32, L_0x7b0362988418, L_0x7b03629883d0, L_0x615c81e62720, C4<>;
S_0x615c81c2fe30 .scope generate, "v[1]" "v[1]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c4b3e0 .param/l "i" 0 10 73, +C4<01>;
L_0x615c81e63af0 .functor BUFZ 32, v0x615c81cef400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e63bb0 .functor BUFZ 32, v0x615c81cee690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c2b940_0 .net *"_ivl_0", 0 0, L_0x615c81e63960;  1 drivers
S_0x615c81c274e0 .scope generate, "v[2]" "v[2]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c2ba20 .param/l "i" 0 10 73, +C4<010>;
L_0x615c81e63d10 .functor BUFZ 32, v0x615c81cd9df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e63dd0 .functor BUFZ 32, v0x615c81cd5940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d90e40_0 .net *"_ivl_0", 0 0, L_0x615c81e63c70;  1 drivers
S_0x615c81d86b20 .scope generate, "v[3]" "v[3]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d90f20 .param/l "i" 0 10 73, +C4<011>;
L_0x615c81e63fe0 .functor BUFZ 32, v0x615c81cb1170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e64050 .functor BUFZ 32, v0x615c81caccc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d1a090_0 .net *"_ivl_0", 0 0, L_0x615c81e63e90;  1 drivers
S_0x615c81d0fd70 .scope generate, "v[4]" "v[4]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d1a170 .param/l "i" 0 10 73, +C4<0100>;
L_0x615c81e64110 .functor BUFZ 32, v0x615c81c77df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e641d0 .functor BUFZ 32, v0x615c81c77080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d71e50_0 .net *"_ivl_0", 0 0, L_0x615c81e63a50;  1 drivers
S_0x615c81cfaf90 .scope generate, "v[5]" "v[5]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d71f30 .param/l "i" 0 10 73, +C4<0101>;
L_0x615c81e643f0 .functor BUFZ 32, v0x615c81c692d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e644b0 .functor BUFZ 32, v0x615c81c68830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c96e10_0 .net *"_ivl_0", 0 0, L_0x615c81e64290;  1 drivers
S_0x615c81dd1df0 .scope generate, "v[6]" "v[6]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81dd1ff0 .param/l "i" 0 10 73, +C4<0110>;
L_0x615c81e64610 .functor BUFZ 32, v0x615c81c3f860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e646d0 .functor BUFZ 32, v0x615c81c3e460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c96ef0_0 .net *"_ivl_0", 0 0, L_0x615c81e64570;  1 drivers
S_0x615c81d5b270 .scope generate, "v[7]" "v[7]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d5b470 .param/l "i" 0 10 73, +C4<0111>;
L_0x615c81e64900 .functor BUFZ 32, v0x615c81db1470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e649c0 .functor BUFZ 32, v0x615c81db04f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81cf6db0_0 .net *"_ivl_0", 0 0, L_0x615c81e64790;  1 drivers
S_0x615c81cf6e90 .scope generate, "v[8]" "v[8]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c7a8c0 .param/l "i" 0 10 73, +C4<01000>;
L_0x615c81e64b20 .functor BUFZ 32, v0x615c81d741b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e64be0 .functor BUFZ 32, v0x615c81d73340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c7a9a0_0 .net *"_ivl_0", 0 0, L_0x615c81e64a80;  1 drivers
S_0x615c81c67a00 .scope generate, "v[9]" "v[9]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81c67c00 .param/l "i" 0 10 73, +C4<01001>;
L_0x615c81e64e20 .functor BUFZ 32, v0x615c81d20010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e64ee0 .functor BUFZ 32, v0x615c81d1bcc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81c7aa80_0 .net *"_ivl_0", 0 0, L_0x615c81e64ca0;  1 drivers
S_0x615c81ce3f10 .scope generate, "v[10]" "v[10]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81ce4110 .param/l "i" 0 10 73, +C4<01010>;
L_0x615c81e65040 .functor BUFZ 32, v0x615c81cdb5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e65100 .functor BUFZ 32, v0x615c81cda640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81d483d0_0 .net *"_ivl_0", 0 0, L_0x615c81e64fa0;  1 drivers
S_0x615c81d484b0 .scope generate, "v[11]" "v[11]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81d486b0 .param/l "i" 0 10 73, +C4<01011>;
L_0x615c81e65350 .functor BUFZ 32, v0x615c81cac8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e65410 .functor BUFZ 32, v0x615c81ca8580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dbef50_0 .net *"_ivl_0", 0 0, L_0x615c81e651c0;  1 drivers
S_0x615c81dbf050 .scope generate, "v[12]" "v[12]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81dbf250 .param/l "i" 0 10 73, +C4<01100>;
L_0x615c81e65570 .functor BUFZ 32, v0x615c81c4dc70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e65630 .functor BUFZ 32, v0x615c81c4ccf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81abaf60_0 .net *"_ivl_0", 0 0, L_0x615c81e654d0;  1 drivers
S_0x615c81abb060 .scope generate, "v[13]" "v[13]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81abb260 .param/l "i" 0 10 73, +C4<01101>;
L_0x615c81e65890 .functor BUFZ 32, v0x615c81d7c3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e65950 .functor BUFZ 32, v0x615c81dbe790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81abb340_0 .net *"_ivl_0", 0 0, L_0x615c81e656f0;  1 drivers
S_0x615c81acc040 .scope generate, "v[14]" "v[14]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81acc240 .param/l "i" 0 10 73, +C4<01110>;
L_0x615c81e65ab0 .functor BUFZ 32, v0x615c81d33440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e65b70 .functor BUFZ 32, v0x615c81d2e210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81acc320_0 .net *"_ivl_0", 0 0, L_0x615c81e65a10;  1 drivers
S_0x615c81a75cf0 .scope generate, "v[15]" "v[15]" 10 73, 10 73 0, S_0x615c81c3df50;
 .timescale 0 0;
P_0x615c81a75ef0 .param/l "i" 0 10 73, +C4<01111>;
L_0x615c81e65ff0 .functor BUFZ 32, v0x615c81cbab70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e660b0 .functor BUFZ 32, v0x615c81cb5940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81a75fd0_0 .net *"_ivl_0", 0 0, L_0x615c81e65c30;  1 drivers
S_0x615c81b06200 .scope module, "i_isqrt_2" "isqrt" 14 43, 10 6 0, S_0x615c81cab930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_vld";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "y_vld";
    .port_info 5 /OUTPUT 16 "y";
P_0x615c81d7e430 .param/l "m" 1 10 24, C4<01000000000000000000000000000000>;
P_0x615c81d7e470 .param/l "n_pipe_stages" 0 10 8, +C4<00000000000000000000000000010000>;
P_0x615c81d7e4b0 .param/l "n_slices" 1 10 21, +C4<00000000000000000000000000010000>;
P_0x615c81d7e4f0 .param/l "n_slices_per_stage" 1 10 22, +C4<00000000000000000000000000000001>;
L_0x615c81e73680 .functor BUFZ 1, v0x615c81cfc910_0, C4<0>, C4<0>, C4<0>;
L_0x615c81e73740 .functor BUFZ 32, v0x615c81d00d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e09560_0 .net *"_ivl_98", 0 0, L_0x615c81e73680;  1 drivers
v0x615c81e09660_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81e09720_0 .net "ivld", 15 0, L_0x615c81e73130;  1 drivers
v0x615c81e097f0 .array "ix", 15 0;
v0x615c81e097f0_0 .net v0x615c81e097f0 0, 31 0, L_0x615c81e73740; 1 drivers
v0x615c81e097f0_1 .net v0x615c81e097f0 1, 31 0, L_0x615c81e70ab0; 1 drivers
v0x615c81e097f0_2 .net v0x615c81e097f0 2, 31 0, L_0x615c81e70cd0; 1 drivers
v0x615c81e097f0_3 .net v0x615c81e097f0 3, 31 0, L_0x615c81e70fa0; 1 drivers
v0x615c81e097f0_4 .net v0x615c81e097f0 4, 31 0, L_0x615c81e710d0; 1 drivers
v0x615c81e097f0_5 .net v0x615c81e097f0 5, 31 0, L_0x615c81e713b0; 1 drivers
v0x615c81e097f0_6 .net v0x615c81e097f0 6, 31 0, L_0x615c81e715d0; 1 drivers
v0x615c81e097f0_7 .net v0x615c81e097f0 7, 31 0, L_0x615c81e718c0; 1 drivers
v0x615c81e097f0_8 .net v0x615c81e097f0 8, 31 0, L_0x615c81e71ae0; 1 drivers
v0x615c81e097f0_9 .net v0x615c81e097f0 9, 31 0, L_0x615c81e71de0; 1 drivers
v0x615c81e097f0_10 .net v0x615c81e097f0 10, 31 0, L_0x615c81e72000; 1 drivers
v0x615c81e097f0_11 .net v0x615c81e097f0 11, 31 0, L_0x615c81e72310; 1 drivers
v0x615c81e097f0_12 .net v0x615c81e097f0 12, 31 0, L_0x615c81e72530; 1 drivers
v0x615c81e097f0_13 .net v0x615c81e097f0 13, 31 0, L_0x615c81e72850; 1 drivers
v0x615c81e097f0_14 .net v0x615c81e097f0 14, 31 0, L_0x615c81e72a70; 1 drivers
v0x615c81e097f0_15 .net v0x615c81e097f0 15, 31 0, L_0x615c81e72fb0; 1 drivers
L_0x7b03629896a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e09db0 .array "iy", 15 0;
v0x615c81e09db0_0 .net v0x615c81e09db0 0, 31 0, L_0x7b03629896a8; 1 drivers
v0x615c81e09db0_1 .net v0x615c81e09db0 1, 31 0, L_0x615c81e70b70; 1 drivers
v0x615c81e09db0_2 .net v0x615c81e09db0 2, 31 0, L_0x615c81e70d90; 1 drivers
v0x615c81e09db0_3 .net v0x615c81e09db0 3, 31 0, L_0x615c81e71010; 1 drivers
v0x615c81e09db0_4 .net v0x615c81e09db0 4, 31 0, L_0x615c81e71190; 1 drivers
v0x615c81e09db0_5 .net v0x615c81e09db0 5, 31 0, L_0x615c81e71470; 1 drivers
v0x615c81e09db0_6 .net v0x615c81e09db0 6, 31 0, L_0x615c81e71690; 1 drivers
v0x615c81e09db0_7 .net v0x615c81e09db0 7, 31 0, L_0x615c81e71980; 1 drivers
v0x615c81e09db0_8 .net v0x615c81e09db0 8, 31 0, L_0x615c81e71ba0; 1 drivers
v0x615c81e09db0_9 .net v0x615c81e09db0 9, 31 0, L_0x615c81e71ea0; 1 drivers
v0x615c81e09db0_10 .net v0x615c81e09db0 10, 31 0, L_0x615c81e720c0; 1 drivers
v0x615c81e09db0_11 .net v0x615c81e09db0 11, 31 0, L_0x615c81e723d0; 1 drivers
v0x615c81e09db0_12 .net v0x615c81e09db0 12, 31 0, L_0x615c81e725f0; 1 drivers
v0x615c81e09db0_13 .net v0x615c81e09db0 13, 31 0, L_0x615c81e72910; 1 drivers
v0x615c81e09db0_14 .net v0x615c81e09db0 14, 31 0, L_0x615c81e72b30; 1 drivers
v0x615c81e09db0_15 .net v0x615c81e09db0 15, 31 0, L_0x615c81e73070; 1 drivers
v0x615c81e0a450_0 .net "ovld", 15 0, L_0x615c81e707f0;  1 drivers
v0x615c81e0a530 .array "ox", 15 0;
v0x615c81e0a530_0 .net v0x615c81e0a530 0, 31 0, v0x615c81de4880_0; 1 drivers
v0x615c81e0a530_1 .net v0x615c81e0a530 1, 31 0, v0x615c81de6b20_0; 1 drivers
v0x615c81e0a530_2 .net v0x615c81e0a530 2, 31 0, v0x615c81de8dd0_0; 1 drivers
v0x615c81e0a530_3 .net v0x615c81e0a530 3, 31 0, v0x615c81deb070_0; 1 drivers
v0x615c81e0a530_4 .net v0x615c81e0a530 4, 31 0, v0x615c81ded330_0; 1 drivers
v0x615c81e0a530_5 .net v0x615c81e0a530 5, 31 0, v0x615c81def5d0_0; 1 drivers
v0x615c81e0a530_6 .net v0x615c81e0a530 6, 31 0, v0x615c81df1870_0; 1 drivers
v0x615c81e0a530_7 .net v0x615c81e0a530 7, 31 0, v0x615c81df3b10_0; 1 drivers
v0x615c81e0a530_8 .net v0x615c81e0a530 8, 31 0, v0x615c81df5df0_0; 1 drivers
v0x615c81e0a530_9 .net v0x615c81e0a530 9, 31 0, v0x615c81df8090_0; 1 drivers
v0x615c81e0a530_10 .net v0x615c81e0a530 10, 31 0, v0x615c81dfa330_0; 1 drivers
v0x615c81e0a530_11 .net v0x615c81e0a530 11, 31 0, v0x615c81dfc5d0_0; 1 drivers
v0x615c81e0a530_12 .net v0x615c81e0a530 12, 31 0, v0x615c81dfe870_0; 1 drivers
v0x615c81e0a530_13 .net v0x615c81e0a530 13, 31 0, v0x615c81e00b10_0; 1 drivers
v0x615c81e0a530_14 .net v0x615c81e0a530 14, 31 0, v0x615c81e031c0_0; 1 drivers
v0x615c81e0a530_15 .net v0x615c81e0a530 15, 31 0, v0x615c81e05870_0; 1 drivers
v0x615c81e0a680 .array "oy", 15 0;
v0x615c81e0a680_0 .net v0x615c81e0a680 0, 31 0, v0x615c81de4960_0; 1 drivers
v0x615c81e0a680_1 .net v0x615c81e0a680 1, 31 0, v0x615c81de6c00_0; 1 drivers
v0x615c81e0a680_2 .net v0x615c81e0a680 2, 31 0, v0x615c81de8eb0_0; 1 drivers
v0x615c81e0a680_3 .net v0x615c81e0a680 3, 31 0, v0x615c81deb150_0; 1 drivers
v0x615c81e0a680_4 .net v0x615c81e0a680 4, 31 0, v0x615c81ded410_0; 1 drivers
v0x615c81e0a680_5 .net v0x615c81e0a680 5, 31 0, v0x615c81def6b0_0; 1 drivers
v0x615c81e0a680_6 .net v0x615c81e0a680 6, 31 0, v0x615c81df1950_0; 1 drivers
v0x615c81e0a680_7 .net v0x615c81e0a680 7, 31 0, v0x615c81df3bf0_0; 1 drivers
v0x615c81e0a680_8 .net v0x615c81e0a680 8, 31 0, v0x615c81df5ed0_0; 1 drivers
v0x615c81e0a680_9 .net v0x615c81e0a680 9, 31 0, v0x615c81df8170_0; 1 drivers
v0x615c81e0a680_10 .net v0x615c81e0a680 10, 31 0, v0x615c81dfa410_0; 1 drivers
v0x615c81e0a680_11 .net v0x615c81e0a680 11, 31 0, v0x615c81dfc6b0_0; 1 drivers
v0x615c81e0a680_12 .net v0x615c81e0a680 12, 31 0, v0x615c81dfe950_0; 1 drivers
v0x615c81e0a680_13 .net v0x615c81e0a680 13, 31 0, v0x615c81e00bf0_0; 1 drivers
v0x615c81e0a680_14 .net v0x615c81e0a680 14, 31 0, v0x615c81e032a0_0; 1 drivers
v0x615c81e0a680_15 .net v0x615c81e0a680 15, 31 0, v0x615c81e05950_0; 1 drivers
v0x615c81e0a7b0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
v0x615c81e0a8e0_0 .net "x", 31 0, v0x615c81d00d20_0;  alias, 1 drivers
v0x615c81e0a980_0 .net "x_vld", 0 0, v0x615c81cfc910_0;  alias, 1 drivers
v0x615c81e0aa50_0 .net "y", 15 0, L_0x615c81e73970;  alias, 1 drivers
v0x615c81e0ab20_0 .net "y_vld", 0 0, L_0x615c81e737b0;  alias, 1 drivers
L_0x615c81e673c0 .part L_0x615c81e73130, 0, 1;
L_0x615c81e67d80 .part L_0x615c81e73130, 1, 1;
L_0x615c81e68790 .part L_0x615c81e73130, 2, 1;
L_0x615c81e69150 .part L_0x615c81e73130, 3, 1;
L_0x615c81e69b50 .part L_0x615c81e73130, 4, 1;
L_0x615c81e6a510 .part L_0x615c81e73130, 5, 1;
L_0x615c81e6af10 .part L_0x615c81e73130, 6, 1;
L_0x615c81e6b8d0 .part L_0x615c81e73130, 7, 1;
L_0x615c81e6c080 .part L_0x615c81e73130, 8, 1;
L_0x615c81e6c9a0 .part L_0x615c81e73130, 9, 1;
L_0x615c81e6d370 .part L_0x615c81e73130, 10, 1;
L_0x615c81e6dd30 .part L_0x615c81e73130, 11, 1;
L_0x615c81e6e760 .part L_0x615c81e73130, 12, 1;
L_0x615c81e6f120 .part L_0x615c81e73130, 13, 1;
L_0x615c81e6faf0 .part L_0x615c81e73130, 14, 1;
L_0x615c81e704b0 .part L_0x615c81e73130, 15, 1;
LS_0x615c81e707f0_0_0 .concat8 [ 1 1 1 1], v0x615c81de47e0_0, v0x615c81de6a80_0, v0x615c81de8d30_0, v0x615c81deafd0_0;
LS_0x615c81e707f0_0_4 .concat8 [ 1 1 1 1], v0x615c81ded290_0, v0x615c81def530_0, v0x615c81df17d0_0, v0x615c81df3a70_0;
LS_0x615c81e707f0_0_8 .concat8 [ 1 1 1 1], v0x615c81df5d50_0, v0x615c81df7ff0_0, v0x615c81dfa290_0, v0x615c81dfc530_0;
LS_0x615c81e707f0_0_12 .concat8 [ 1 1 1 1], v0x615c81dfe7d0_0, v0x615c81e00a70_0, v0x615c81e03120_0, v0x615c81e057d0_0;
L_0x615c81e707f0 .concat8 [ 4 4 4 4], LS_0x615c81e707f0_0_0, LS_0x615c81e707f0_0_4, LS_0x615c81e707f0_0_8, LS_0x615c81e707f0_0_12;
L_0x615c81e70920 .part L_0x615c81e707f0, 0, 1;
L_0x615c81e70c30 .part L_0x615c81e707f0, 1, 1;
L_0x615c81e70e50 .part L_0x615c81e707f0, 2, 1;
L_0x615c81e70a10 .part L_0x615c81e707f0, 3, 1;
L_0x615c81e71250 .part L_0x615c81e707f0, 4, 1;
L_0x615c81e71530 .part L_0x615c81e707f0, 5, 1;
L_0x615c81e71750 .part L_0x615c81e707f0, 6, 1;
L_0x615c81e71a40 .part L_0x615c81e707f0, 7, 1;
L_0x615c81e71c60 .part L_0x615c81e707f0, 8, 1;
L_0x615c81e71f60 .part L_0x615c81e707f0, 9, 1;
L_0x615c81e72180 .part L_0x615c81e707f0, 10, 1;
L_0x615c81e72490 .part L_0x615c81e707f0, 11, 1;
L_0x615c81e726b0 .part L_0x615c81e707f0, 12, 1;
L_0x615c81e729d0 .part L_0x615c81e707f0, 13, 1;
L_0x615c81e72bf0 .part L_0x615c81e707f0, 14, 1;
LS_0x615c81e73130_0_0 .concat8 [ 1 1 1 1], L_0x615c81e73680, L_0x615c81e70920, L_0x615c81e70c30, L_0x615c81e70e50;
LS_0x615c81e73130_0_4 .concat8 [ 1 1 1 1], L_0x615c81e70a10, L_0x615c81e71250, L_0x615c81e71530, L_0x615c81e71750;
LS_0x615c81e73130_0_8 .concat8 [ 1 1 1 1], L_0x615c81e71a40, L_0x615c81e71c60, L_0x615c81e71f60, L_0x615c81e72180;
LS_0x615c81e73130_0_12 .concat8 [ 1 1 1 1], L_0x615c81e72490, L_0x615c81e726b0, L_0x615c81e729d0, L_0x615c81e72bf0;
L_0x615c81e73130 .concat8 [ 4 4 4 4], LS_0x615c81e73130_0_0, LS_0x615c81e73130_0_4, LS_0x615c81e73130_0_8, LS_0x615c81e73130_0_12;
L_0x615c81e737b0 .part L_0x615c81e707f0, 15, 1;
L_0x615c81e73970 .part v0x615c81e05950_0, 0, 16;
S_0x615c81aff5c0 .scope generate, "u[0]" "u[0]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81aff7a0 .param/l "i" 0 10 41, +C4<00>;
S_0x615c81aff840 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81aff5c0;
 .timescale 0 0;
S_0x615c81b022c0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81aff840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81b024a0 .param/l "m" 0 12 3, C4<01000000000000000000000000000000>;
v0x615c81de4350_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81de4410_0 .net "cox", 31 0, L_0x615c81e66df0;  1 drivers
v0x615c81de44d0_0 .net "coy", 31 0, L_0x615c81e66cf0;  1 drivers
v0x615c81de45d0_0 .net "ivld", 0 0, L_0x615c81e673c0;  1 drivers
v0x615c81de4670_0 .net "ix", 31 0, L_0x615c81e73740;  alias, 1 drivers
v0x615c81de4710_0 .net "iy", 31 0, L_0x7b03629896a8;  alias, 1 drivers
v0x615c81de47e0_0 .var "ovld", 0 0;
v0x615c81de4880_0 .var "ox", 31 0;
v0x615c81de4960_0 .var "oy", 31 0;
v0x615c81de4ad0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81afdb10 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81b022c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81afdcf0 .param/l "m" 0 11 3, C4<01000000000000000000000000000000>;
L_0x7b03629884a8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e66aa0 .functor OR 32, L_0x7b03629896a8, L_0x7b03629884a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e66cf0 .functor OR 32, L_0x615c81e67060, L_0x615c81e67150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81afde60_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629884a8;  1 drivers
v0x615c81afdf00_0 .net *"_ivl_10", 31 0, L_0x615c81e67060;  1 drivers
v0x615c81b02690_0 .net *"_ivl_12", 30 0, L_0x615c81e66f30;  1 drivers
L_0x7b03629884f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81ac3160_0 .net *"_ivl_14", 0 0, L_0x7b03629884f0;  1 drivers
L_0x7b0362988538 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ac3200_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988538;  1 drivers
L_0x7b0362988580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81ac32a0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988580;  1 drivers
v0x615c81ac3340_0 .net *"_ivl_20", 31 0, L_0x615c81e67150;  1 drivers
v0x615c81ac33e0_0 .net *"_ivl_6", 31 0, L_0x615c81e66c50;  1 drivers
v0x615c81ac3480_0 .net "b", 31 0, L_0x615c81e66aa0;  1 drivers
v0x615c81ac3520_0 .net "ix", 31 0, L_0x615c81e73740;  alias, 1 drivers
v0x615c81de4070_0 .net "iy", 31 0, L_0x7b03629896a8;  alias, 1 drivers
v0x615c81de4110_0 .net "ox", 31 0, L_0x615c81e66df0;  alias, 1 drivers
v0x615c81de41b0_0 .net "oy", 31 0, L_0x615c81e66cf0;  alias, 1 drivers
v0x615c81de4250_0 .net "x_ge_b", 0 0, L_0x615c81e66b60;  1 drivers
L_0x615c81e66b60 .cmp/ge 32, L_0x615c81e73740, L_0x615c81e66aa0;
L_0x615c81e66c50 .arith/sub 32, L_0x615c81e73740, L_0x615c81e66aa0;
L_0x615c81e66df0 .functor MUXZ 32, L_0x615c81e73740, L_0x615c81e66c50, L_0x615c81e66b60, C4<>;
L_0x615c81e66f30 .part L_0x7b03629896a8, 1, 31;
L_0x615c81e67060 .concat [ 31 1 0 0], L_0x615c81e66f30, L_0x7b03629884f0;
L_0x615c81e67150 .functor MUXZ 32, L_0x7b0362988580, L_0x7b0362988538, L_0x615c81e66b60, C4<>;
S_0x615c81de4c70 .scope generate, "u[1]" "u[1]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81de4e40 .param/l "i" 0 10 41, +C4<01>;
S_0x615c81de4f00 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81de4c70;
 .timescale 0 0;
S_0x615c81de50e0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81de4f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81de52e0 .param/l "m" 0 12 3, C4<00010000000000000000000000000000>;
v0x615c81de65f0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81de66b0_0 .net "cox", 31 0, L_0x615c81e677b0;  1 drivers
v0x615c81de6770_0 .net "coy", 31 0, L_0x615c81e676b0;  1 drivers
v0x615c81de6870_0 .net "ivld", 0 0, L_0x615c81e67d80;  1 drivers
v0x615c81de6910_0 .net "ix", 31 0, L_0x615c81e70ab0;  alias, 1 drivers
v0x615c81de69b0_0 .net "iy", 31 0, L_0x615c81e70b70;  alias, 1 drivers
v0x615c81de6a80_0 .var "ovld", 0 0;
v0x615c81de6b20_0 .var "ox", 31 0;
v0x615c81de6c00_0 .var "oy", 31 0;
v0x615c81de6d70_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81de5560 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81de50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81de5760 .param/l "m" 0 11 3, C4<00010000000000000000000000000000>;
L_0x7b03629885c8 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e67460 .functor OR 32, L_0x615c81e70b70, L_0x7b03629885c8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e676b0 .functor OR 32, L_0x615c81e67a20, L_0x615c81e67b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81de58d0_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629885c8;  1 drivers
v0x615c81de59d0_0 .net *"_ivl_10", 31 0, L_0x615c81e67a20;  1 drivers
v0x615c81de5ab0_0 .net *"_ivl_12", 30 0, L_0x615c81e678f0;  1 drivers
L_0x7b0362988610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81de5ba0_0 .net *"_ivl_14", 0 0, L_0x7b0362988610;  1 drivers
L_0x7b0362988658 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de5c80_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988658;  1 drivers
L_0x7b03629886a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de5db0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629886a0;  1 drivers
v0x615c81de5e90_0 .net *"_ivl_20", 31 0, L_0x615c81e67b10;  1 drivers
v0x615c81de5f70_0 .net *"_ivl_6", 31 0, L_0x615c81e67610;  1 drivers
v0x615c81de6050_0 .net "b", 31 0, L_0x615c81e67460;  1 drivers
v0x615c81de6130_0 .net "ix", 31 0, L_0x615c81e70ab0;  alias, 1 drivers
v0x615c81de6210_0 .net "iy", 31 0, L_0x615c81e70b70;  alias, 1 drivers
v0x615c81de62f0_0 .net "ox", 31 0, L_0x615c81e677b0;  alias, 1 drivers
v0x615c81de63d0_0 .net "oy", 31 0, L_0x615c81e676b0;  alias, 1 drivers
v0x615c81de64b0_0 .net "x_ge_b", 0 0, L_0x615c81e67520;  1 drivers
L_0x615c81e67520 .cmp/ge 32, L_0x615c81e70ab0, L_0x615c81e67460;
L_0x615c81e67610 .arith/sub 32, L_0x615c81e70ab0, L_0x615c81e67460;
L_0x615c81e677b0 .functor MUXZ 32, L_0x615c81e70ab0, L_0x615c81e67610, L_0x615c81e67520, C4<>;
L_0x615c81e678f0 .part L_0x615c81e70b70, 1, 31;
L_0x615c81e67a20 .concat [ 31 1 0 0], L_0x615c81e678f0, L_0x7b0362988610;
L_0x615c81e67b10 .functor MUXZ 32, L_0x7b03629886a0, L_0x7b0362988658, L_0x615c81e67520, C4<>;
S_0x615c81de6f10 .scope generate, "u[2]" "u[2]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81de70f0 .param/l "i" 0 10 41, +C4<010>;
S_0x615c81de71b0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81de6f10;
 .timescale 0 0;
S_0x615c81de7390 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81de71b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81de7590 .param/l "m" 0 12 3, C4<00000100000000000000000000000000>;
v0x615c81de88a0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81de8960_0 .net "cox", 31 0, L_0x615c81e681c0;  1 drivers
v0x615c81de8a20_0 .net "coy", 31 0, L_0x615c81e680c0;  1 drivers
v0x615c81de8b20_0 .net "ivld", 0 0, L_0x615c81e68790;  1 drivers
v0x615c81de8bc0_0 .net "ix", 31 0, L_0x615c81e70cd0;  alias, 1 drivers
v0x615c81de8c60_0 .net "iy", 31 0, L_0x615c81e70d90;  alias, 1 drivers
v0x615c81de8d30_0 .var "ovld", 0 0;
v0x615c81de8dd0_0 .var "ox", 31 0;
v0x615c81de8eb0_0 .var "oy", 31 0;
v0x615c81de9020_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81de7810 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81de7390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81de7a10 .param/l "m" 0 11 3, C4<00000100000000000000000000000000>;
L_0x7b03629886e8 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e67e70 .functor OR 32, L_0x615c81e70d90, L_0x7b03629886e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e680c0 .functor OR 32, L_0x615c81e68430, L_0x615c81e68520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81de7b80_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629886e8;  1 drivers
v0x615c81de7c80_0 .net *"_ivl_10", 31 0, L_0x615c81e68430;  1 drivers
v0x615c81de7d60_0 .net *"_ivl_12", 30 0, L_0x615c81e68300;  1 drivers
L_0x7b0362988730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81de7e50_0 .net *"_ivl_14", 0 0, L_0x7b0362988730;  1 drivers
L_0x7b0362988778 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de7f30_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988778;  1 drivers
L_0x7b03629887c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81de8060_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629887c0;  1 drivers
v0x615c81de8140_0 .net *"_ivl_20", 31 0, L_0x615c81e68520;  1 drivers
v0x615c81de8220_0 .net *"_ivl_6", 31 0, L_0x615c81e68020;  1 drivers
v0x615c81de8300_0 .net "b", 31 0, L_0x615c81e67e70;  1 drivers
v0x615c81de83e0_0 .net "ix", 31 0, L_0x615c81e70cd0;  alias, 1 drivers
v0x615c81de84c0_0 .net "iy", 31 0, L_0x615c81e70d90;  alias, 1 drivers
v0x615c81de85a0_0 .net "ox", 31 0, L_0x615c81e681c0;  alias, 1 drivers
v0x615c81de8680_0 .net "oy", 31 0, L_0x615c81e680c0;  alias, 1 drivers
v0x615c81de8760_0 .net "x_ge_b", 0 0, L_0x615c81e67f30;  1 drivers
L_0x615c81e67f30 .cmp/ge 32, L_0x615c81e70cd0, L_0x615c81e67e70;
L_0x615c81e68020 .arith/sub 32, L_0x615c81e70cd0, L_0x615c81e67e70;
L_0x615c81e681c0 .functor MUXZ 32, L_0x615c81e70cd0, L_0x615c81e68020, L_0x615c81e67f30, C4<>;
L_0x615c81e68300 .part L_0x615c81e70d90, 1, 31;
L_0x615c81e68430 .concat [ 31 1 0 0], L_0x615c81e68300, L_0x7b0362988730;
L_0x615c81e68520 .functor MUXZ 32, L_0x7b03629887c0, L_0x7b0362988778, L_0x615c81e67f30, C4<>;
S_0x615c81de91c0 .scope generate, "u[3]" "u[3]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81de9370 .param/l "i" 0 10 41, +C4<011>;
S_0x615c81de9450 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81de91c0;
 .timescale 0 0;
S_0x615c81de9630 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81de9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81de9830 .param/l "m" 0 12 3, C4<00000001000000000000000000000000>;
v0x615c81deab40_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81deac00_0 .net "cox", 31 0, L_0x615c81e68b80;  1 drivers
v0x615c81deacc0_0 .net "coy", 31 0, L_0x615c81e68a80;  1 drivers
v0x615c81deadc0_0 .net "ivld", 0 0, L_0x615c81e69150;  1 drivers
v0x615c81deae60_0 .net "ix", 31 0, L_0x615c81e70fa0;  alias, 1 drivers
v0x615c81deaf00_0 .net "iy", 31 0, L_0x615c81e71010;  alias, 1 drivers
v0x615c81deafd0_0 .var "ovld", 0 0;
v0x615c81deb070_0 .var "ox", 31 0;
v0x615c81deb150_0 .var "oy", 31 0;
v0x615c81deb2c0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81de9ab0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81de9630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81de9cb0 .param/l "m" 0 11 3, C4<00000001000000000000000000000000>;
L_0x7b0362988808 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e68830 .functor OR 32, L_0x615c81e71010, L_0x7b0362988808, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e68a80 .functor OR 32, L_0x615c81e68df0, L_0x615c81e68ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81de9e20_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988808;  1 drivers
v0x615c81de9f20_0 .net *"_ivl_10", 31 0, L_0x615c81e68df0;  1 drivers
v0x615c81dea000_0 .net *"_ivl_12", 30 0, L_0x615c81e68cc0;  1 drivers
L_0x7b0362988850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dea0f0_0 .net *"_ivl_14", 0 0, L_0x7b0362988850;  1 drivers
L_0x7b0362988898 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dea1d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988898;  1 drivers
L_0x7b03629888e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dea300_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629888e0;  1 drivers
v0x615c81dea3e0_0 .net *"_ivl_20", 31 0, L_0x615c81e68ee0;  1 drivers
v0x615c81dea4c0_0 .net *"_ivl_6", 31 0, L_0x615c81e689e0;  1 drivers
v0x615c81dea5a0_0 .net "b", 31 0, L_0x615c81e68830;  1 drivers
v0x615c81dea680_0 .net "ix", 31 0, L_0x615c81e70fa0;  alias, 1 drivers
v0x615c81dea760_0 .net "iy", 31 0, L_0x615c81e71010;  alias, 1 drivers
v0x615c81dea840_0 .net "ox", 31 0, L_0x615c81e68b80;  alias, 1 drivers
v0x615c81dea920_0 .net "oy", 31 0, L_0x615c81e68a80;  alias, 1 drivers
v0x615c81deaa00_0 .net "x_ge_b", 0 0, L_0x615c81e688f0;  1 drivers
L_0x615c81e688f0 .cmp/ge 32, L_0x615c81e70fa0, L_0x615c81e68830;
L_0x615c81e689e0 .arith/sub 32, L_0x615c81e70fa0, L_0x615c81e68830;
L_0x615c81e68b80 .functor MUXZ 32, L_0x615c81e70fa0, L_0x615c81e689e0, L_0x615c81e688f0, C4<>;
L_0x615c81e68cc0 .part L_0x615c81e71010, 1, 31;
L_0x615c81e68df0 .concat [ 31 1 0 0], L_0x615c81e68cc0, L_0x7b0362988850;
L_0x615c81e68ee0 .functor MUXZ 32, L_0x7b03629888e0, L_0x7b0362988898, L_0x615c81e688f0, C4<>;
S_0x615c81deb460 .scope generate, "u[4]" "u[4]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81deb660 .param/l "i" 0 10 41, +C4<0100>;
S_0x615c81deb740 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81deb460;
 .timescale 0 0;
S_0x615c81deb920 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81deb740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81debb20 .param/l "m" 0 12 3, C4<00000000010000000000000000000000>;
v0x615c81dece00_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81decec0_0 .net "cox", 31 0, L_0x615c81e69580;  1 drivers
v0x615c81decf80_0 .net "coy", 31 0, L_0x615c81e69480;  1 drivers
v0x615c81ded080_0 .net "ivld", 0 0, L_0x615c81e69b50;  1 drivers
v0x615c81ded120_0 .net "ix", 31 0, L_0x615c81e710d0;  alias, 1 drivers
v0x615c81ded1c0_0 .net "iy", 31 0, L_0x615c81e71190;  alias, 1 drivers
v0x615c81ded290_0 .var "ovld", 0 0;
v0x615c81ded330_0 .var "ox", 31 0;
v0x615c81ded410_0 .var "oy", 31 0;
v0x615c81ded580_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81debd70 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81deb920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81debf70 .param/l "m" 0 11 3, C4<00000000010000000000000000000000>;
L_0x7b0362988928 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e69280 .functor OR 32, L_0x615c81e71190, L_0x7b0362988928, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e69480 .functor OR 32, L_0x615c81e697f0, L_0x615c81e698e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dec0e0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988928;  1 drivers
v0x615c81dec1e0_0 .net *"_ivl_10", 31 0, L_0x615c81e697f0;  1 drivers
v0x615c81dec2c0_0 .net *"_ivl_12", 30 0, L_0x615c81e696c0;  1 drivers
L_0x7b0362988970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dec3b0_0 .net *"_ivl_14", 0 0, L_0x7b0362988970;  1 drivers
L_0x7b03629889b8 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dec490_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629889b8;  1 drivers
L_0x7b0362988a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dec5c0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988a00;  1 drivers
v0x615c81dec6a0_0 .net *"_ivl_20", 31 0, L_0x615c81e698e0;  1 drivers
v0x615c81dec780_0 .net *"_ivl_6", 31 0, L_0x615c81e693e0;  1 drivers
v0x615c81dec860_0 .net "b", 31 0, L_0x615c81e69280;  1 drivers
v0x615c81dec940_0 .net "ix", 31 0, L_0x615c81e710d0;  alias, 1 drivers
v0x615c81deca20_0 .net "iy", 31 0, L_0x615c81e71190;  alias, 1 drivers
v0x615c81decb00_0 .net "ox", 31 0, L_0x615c81e69580;  alias, 1 drivers
v0x615c81decbe0_0 .net "oy", 31 0, L_0x615c81e69480;  alias, 1 drivers
v0x615c81deccc0_0 .net "x_ge_b", 0 0, L_0x615c81e692f0;  1 drivers
L_0x615c81e692f0 .cmp/ge 32, L_0x615c81e710d0, L_0x615c81e69280;
L_0x615c81e693e0 .arith/sub 32, L_0x615c81e710d0, L_0x615c81e69280;
L_0x615c81e69580 .functor MUXZ 32, L_0x615c81e710d0, L_0x615c81e693e0, L_0x615c81e692f0, C4<>;
L_0x615c81e696c0 .part L_0x615c81e71190, 1, 31;
L_0x615c81e697f0 .concat [ 31 1 0 0], L_0x615c81e696c0, L_0x7b0362988970;
L_0x615c81e698e0 .functor MUXZ 32, L_0x7b0362988a00, L_0x7b03629889b8, L_0x615c81e692f0, C4<>;
S_0x615c81ded720 .scope generate, "u[5]" "u[5]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81ded8d0 .param/l "i" 0 10 41, +C4<0101>;
S_0x615c81ded9b0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81ded720;
 .timescale 0 0;
S_0x615c81dedb90 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81ded9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dedd90 .param/l "m" 0 12 3, C4<00000000000100000000000000000000>;
v0x615c81def0a0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81def160_0 .net "cox", 31 0, L_0x615c81e69f40;  1 drivers
v0x615c81def220_0 .net "coy", 31 0, L_0x615c81e69e40;  1 drivers
v0x615c81def320_0 .net "ivld", 0 0, L_0x615c81e6a510;  1 drivers
v0x615c81def3c0_0 .net "ix", 31 0, L_0x615c81e713b0;  alias, 1 drivers
v0x615c81def460_0 .net "iy", 31 0, L_0x615c81e71470;  alias, 1 drivers
v0x615c81def530_0 .var "ovld", 0 0;
v0x615c81def5d0_0 .var "ox", 31 0;
v0x615c81def6b0_0 .var "oy", 31 0;
v0x615c81def820_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81dee010 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81dedb90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dee210 .param/l "m" 0 11 3, C4<00000000000100000000000000000000>;
L_0x7b0362988a48 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e69bf0 .functor OR 32, L_0x615c81e71470, L_0x7b0362988a48, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e69e40 .functor OR 32, L_0x615c81e6a1b0, L_0x615c81e6a2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dee380_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988a48;  1 drivers
v0x615c81dee480_0 .net *"_ivl_10", 31 0, L_0x615c81e6a1b0;  1 drivers
v0x615c81dee560_0 .net *"_ivl_12", 30 0, L_0x615c81e6a080;  1 drivers
L_0x7b0362988a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dee650_0 .net *"_ivl_14", 0 0, L_0x7b0362988a90;  1 drivers
L_0x7b0362988ad8 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dee730_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988ad8;  1 drivers
L_0x7b0362988b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dee860_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988b20;  1 drivers
v0x615c81dee940_0 .net *"_ivl_20", 31 0, L_0x615c81e6a2a0;  1 drivers
v0x615c81deea20_0 .net *"_ivl_6", 31 0, L_0x615c81e69da0;  1 drivers
v0x615c81deeb00_0 .net "b", 31 0, L_0x615c81e69bf0;  1 drivers
v0x615c81deebe0_0 .net "ix", 31 0, L_0x615c81e713b0;  alias, 1 drivers
v0x615c81deecc0_0 .net "iy", 31 0, L_0x615c81e71470;  alias, 1 drivers
v0x615c81deeda0_0 .net "ox", 31 0, L_0x615c81e69f40;  alias, 1 drivers
v0x615c81deee80_0 .net "oy", 31 0, L_0x615c81e69e40;  alias, 1 drivers
v0x615c81deef60_0 .net "x_ge_b", 0 0, L_0x615c81e69cb0;  1 drivers
L_0x615c81e69cb0 .cmp/ge 32, L_0x615c81e713b0, L_0x615c81e69bf0;
L_0x615c81e69da0 .arith/sub 32, L_0x615c81e713b0, L_0x615c81e69bf0;
L_0x615c81e69f40 .functor MUXZ 32, L_0x615c81e713b0, L_0x615c81e69da0, L_0x615c81e69cb0, C4<>;
L_0x615c81e6a080 .part L_0x615c81e71470, 1, 31;
L_0x615c81e6a1b0 .concat [ 31 1 0 0], L_0x615c81e6a080, L_0x7b0362988a90;
L_0x615c81e6a2a0 .functor MUXZ 32, L_0x7b0362988b20, L_0x7b0362988ad8, L_0x615c81e69cb0, C4<>;
S_0x615c81def9c0 .scope generate, "u[6]" "u[6]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81defb70 .param/l "i" 0 10 41, +C4<0110>;
S_0x615c81defc50 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81def9c0;
 .timescale 0 0;
S_0x615c81defe30 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81defc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81df0030 .param/l "m" 0 12 3, C4<00000000000001000000000000000000>;
v0x615c81df1340_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81df1400_0 .net "cox", 31 0, L_0x615c81e6a940;  1 drivers
v0x615c81df14c0_0 .net "coy", 31 0, L_0x615c81e6a840;  1 drivers
v0x615c81df15c0_0 .net "ivld", 0 0, L_0x615c81e6af10;  1 drivers
v0x615c81df1660_0 .net "ix", 31 0, L_0x615c81e715d0;  alias, 1 drivers
v0x615c81df1700_0 .net "iy", 31 0, L_0x615c81e71690;  alias, 1 drivers
v0x615c81df17d0_0 .var "ovld", 0 0;
v0x615c81df1870_0 .var "ox", 31 0;
v0x615c81df1950_0 .var "oy", 31 0;
v0x615c81df1ac0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81df02b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81defe30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81df04b0 .param/l "m" 0 11 3, C4<00000000000001000000000000000000>;
L_0x7b0362988b68 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6a5f0 .functor OR 32, L_0x615c81e71690, L_0x7b0362988b68, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6a840 .functor OR 32, L_0x615c81e6abb0, L_0x615c81e6aca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81df0620_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988b68;  1 drivers
v0x615c81df0720_0 .net *"_ivl_10", 31 0, L_0x615c81e6abb0;  1 drivers
v0x615c81df0800_0 .net *"_ivl_12", 30 0, L_0x615c81e6aa80;  1 drivers
L_0x7b0362988bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81df08f0_0 .net *"_ivl_14", 0 0, L_0x7b0362988bb0;  1 drivers
L_0x7b0362988bf8 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df09d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988bf8;  1 drivers
L_0x7b0362988c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df0b00_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988c40;  1 drivers
v0x615c81df0be0_0 .net *"_ivl_20", 31 0, L_0x615c81e6aca0;  1 drivers
v0x615c81df0cc0_0 .net *"_ivl_6", 31 0, L_0x615c81e6a7a0;  1 drivers
v0x615c81df0da0_0 .net "b", 31 0, L_0x615c81e6a5f0;  1 drivers
v0x615c81df0e80_0 .net "ix", 31 0, L_0x615c81e715d0;  alias, 1 drivers
v0x615c81df0f60_0 .net "iy", 31 0, L_0x615c81e71690;  alias, 1 drivers
v0x615c81df1040_0 .net "ox", 31 0, L_0x615c81e6a940;  alias, 1 drivers
v0x615c81df1120_0 .net "oy", 31 0, L_0x615c81e6a840;  alias, 1 drivers
v0x615c81df1200_0 .net "x_ge_b", 0 0, L_0x615c81e6a6b0;  1 drivers
L_0x615c81e6a6b0 .cmp/ge 32, L_0x615c81e715d0, L_0x615c81e6a5f0;
L_0x615c81e6a7a0 .arith/sub 32, L_0x615c81e715d0, L_0x615c81e6a5f0;
L_0x615c81e6a940 .functor MUXZ 32, L_0x615c81e715d0, L_0x615c81e6a7a0, L_0x615c81e6a6b0, C4<>;
L_0x615c81e6aa80 .part L_0x615c81e71690, 1, 31;
L_0x615c81e6abb0 .concat [ 31 1 0 0], L_0x615c81e6aa80, L_0x7b0362988bb0;
L_0x615c81e6aca0 .functor MUXZ 32, L_0x7b0362988c40, L_0x7b0362988bf8, L_0x615c81e6a6b0, C4<>;
S_0x615c81df1c60 .scope generate, "u[7]" "u[7]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81df1e10 .param/l "i" 0 10 41, +C4<0111>;
S_0x615c81df1ef0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81df1c60;
 .timescale 0 0;
S_0x615c81df20d0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81df1ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81df22d0 .param/l "m" 0 12 3, C4<00000000000000010000000000000000>;
v0x615c81df35e0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81df36a0_0 .net "cox", 31 0, L_0x615c81e6b300;  1 drivers
v0x615c81df3760_0 .net "coy", 31 0, L_0x615c81e6b200;  1 drivers
v0x615c81df3860_0 .net "ivld", 0 0, L_0x615c81e6b8d0;  1 drivers
v0x615c81df3900_0 .net "ix", 31 0, L_0x615c81e718c0;  alias, 1 drivers
v0x615c81df39a0_0 .net "iy", 31 0, L_0x615c81e71980;  alias, 1 drivers
v0x615c81df3a70_0 .var "ovld", 0 0;
v0x615c81df3b10_0 .var "ox", 31 0;
v0x615c81df3bf0_0 .var "oy", 31 0;
v0x615c81df3d60_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81df2550 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81df20d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81df2750 .param/l "m" 0 11 3, C4<00000000000000010000000000000000>;
L_0x7b0362988c88 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6afb0 .functor OR 32, L_0x615c81e71980, L_0x7b0362988c88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6b200 .functor OR 32, L_0x615c81e6b570, L_0x615c81e6b660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81df28c0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988c88;  1 drivers
v0x615c81df29c0_0 .net *"_ivl_10", 31 0, L_0x615c81e6b570;  1 drivers
v0x615c81df2aa0_0 .net *"_ivl_12", 30 0, L_0x615c81e6b440;  1 drivers
L_0x7b0362988cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81df2b90_0 .net *"_ivl_14", 0 0, L_0x7b0362988cd0;  1 drivers
L_0x7b0362988d18 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df2c70_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988d18;  1 drivers
L_0x7b0362988d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df2da0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988d60;  1 drivers
v0x615c81df2e80_0 .net *"_ivl_20", 31 0, L_0x615c81e6b660;  1 drivers
v0x615c81df2f60_0 .net *"_ivl_6", 31 0, L_0x615c81e6b160;  1 drivers
v0x615c81df3040_0 .net "b", 31 0, L_0x615c81e6afb0;  1 drivers
v0x615c81df3120_0 .net "ix", 31 0, L_0x615c81e718c0;  alias, 1 drivers
v0x615c81df3200_0 .net "iy", 31 0, L_0x615c81e71980;  alias, 1 drivers
v0x615c81df32e0_0 .net "ox", 31 0, L_0x615c81e6b300;  alias, 1 drivers
v0x615c81df33c0_0 .net "oy", 31 0, L_0x615c81e6b200;  alias, 1 drivers
v0x615c81df34a0_0 .net "x_ge_b", 0 0, L_0x615c81e6b070;  1 drivers
L_0x615c81e6b070 .cmp/ge 32, L_0x615c81e718c0, L_0x615c81e6afb0;
L_0x615c81e6b160 .arith/sub 32, L_0x615c81e718c0, L_0x615c81e6afb0;
L_0x615c81e6b300 .functor MUXZ 32, L_0x615c81e718c0, L_0x615c81e6b160, L_0x615c81e6b070, C4<>;
L_0x615c81e6b440 .part L_0x615c81e71980, 1, 31;
L_0x615c81e6b570 .concat [ 31 1 0 0], L_0x615c81e6b440, L_0x7b0362988cd0;
L_0x615c81e6b660 .functor MUXZ 32, L_0x7b0362988d60, L_0x7b0362988d18, L_0x615c81e6b070, C4<>;
S_0x615c81df3f00 .scope generate, "u[8]" "u[8]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81deb610 .param/l "i" 0 10 41, +C4<01000>;
S_0x615c81df41d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81df3f00;
 .timescale 0 0;
S_0x615c81df43b0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81df41d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81df45b0 .param/l "m" 0 12 3, C4<00000000000000000100000000000000>;
v0x615c81df58c0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81df5980_0 .net "cox", 31 0, L_0x615c81e6bc80;  1 drivers
v0x615c81df5a40_0 .net "coy", 31 0, L_0x615c81e6bc10;  1 drivers
v0x615c81df5b40_0 .net "ivld", 0 0, L_0x615c81e6c080;  1 drivers
v0x615c81df5be0_0 .net "ix", 31 0, L_0x615c81e71ae0;  alias, 1 drivers
v0x615c81df5c80_0 .net "iy", 31 0, L_0x615c81e71ba0;  alias, 1 drivers
v0x615c81df5d50_0 .var "ovld", 0 0;
v0x615c81df5df0_0 .var "ox", 31 0;
v0x615c81df5ed0_0 .var "oy", 31 0;
v0x615c81df6040_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81df4830 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81df43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81df4a30 .param/l "m" 0 11 3, C4<00000000000000000100000000000000>;
L_0x7b0362988da8 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6b9c0 .functor OR 32, L_0x615c81e71ba0, L_0x7b0362988da8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6bc10 .functor OR 32, L_0x615c81e6bef0, L_0x615c81e6bfe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81df4ba0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988da8;  1 drivers
v0x615c81df4ca0_0 .net *"_ivl_10", 31 0, L_0x615c81e6bef0;  1 drivers
v0x615c81df4d80_0 .net *"_ivl_12", 30 0, L_0x615c81e6bdc0;  1 drivers
L_0x7b0362988df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81df4e70_0 .net *"_ivl_14", 0 0, L_0x7b0362988df0;  1 drivers
L_0x7b0362988e38 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df4f50_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988e38;  1 drivers
L_0x7b0362988e80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df5080_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988e80;  1 drivers
v0x615c81df5160_0 .net *"_ivl_20", 31 0, L_0x615c81e6bfe0;  1 drivers
v0x615c81df5240_0 .net *"_ivl_6", 31 0, L_0x615c81e6bb70;  1 drivers
v0x615c81df5320_0 .net "b", 31 0, L_0x615c81e6b9c0;  1 drivers
v0x615c81df5400_0 .net "ix", 31 0, L_0x615c81e71ae0;  alias, 1 drivers
v0x615c81df54e0_0 .net "iy", 31 0, L_0x615c81e71ba0;  alias, 1 drivers
v0x615c81df55c0_0 .net "ox", 31 0, L_0x615c81e6bc80;  alias, 1 drivers
v0x615c81df56a0_0 .net "oy", 31 0, L_0x615c81e6bc10;  alias, 1 drivers
v0x615c81df5780_0 .net "x_ge_b", 0 0, L_0x615c81e6ba80;  1 drivers
L_0x615c81e6ba80 .cmp/ge 32, L_0x615c81e71ae0, L_0x615c81e6b9c0;
L_0x615c81e6bb70 .arith/sub 32, L_0x615c81e71ae0, L_0x615c81e6b9c0;
L_0x615c81e6bc80 .functor MUXZ 32, L_0x615c81e71ae0, L_0x615c81e6bb70, L_0x615c81e6ba80, C4<>;
L_0x615c81e6bdc0 .part L_0x615c81e71ba0, 1, 31;
L_0x615c81e6bef0 .concat [ 31 1 0 0], L_0x615c81e6bdc0, L_0x7b0362988df0;
L_0x615c81e6bfe0 .functor MUXZ 32, L_0x7b0362988e80, L_0x7b0362988e38, L_0x615c81e6ba80, C4<>;
S_0x615c81df61e0 .scope generate, "u[9]" "u[9]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81df6390 .param/l "i" 0 10 41, +C4<01001>;
S_0x615c81df6470 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81df61e0;
 .timescale 0 0;
S_0x615c81df6650 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81df6470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81df6850 .param/l "m" 0 12 3, C4<00000000000000000001000000000000>;
v0x615c81df7b60_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81df7c20_0 .net "cox", 31 0, L_0x615c81e6c3d0;  1 drivers
v0x615c81df7ce0_0 .net "coy", 31 0, L_0x615c81e6c2d0;  1 drivers
v0x615c81df7de0_0 .net "ivld", 0 0, L_0x615c81e6c9a0;  1 drivers
v0x615c81df7e80_0 .net "ix", 31 0, L_0x615c81e71de0;  alias, 1 drivers
v0x615c81df7f20_0 .net "iy", 31 0, L_0x615c81e71ea0;  alias, 1 drivers
v0x615c81df7ff0_0 .var "ovld", 0 0;
v0x615c81df8090_0 .var "ox", 31 0;
v0x615c81df8170_0 .var "oy", 31 0;
v0x615c81df82e0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81df6ad0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81df6650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81df6cd0 .param/l "m" 0 11 3, C4<00000000000000000001000000000000>;
L_0x7b0362988ec8 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6c120 .functor OR 32, L_0x615c81e71ea0, L_0x7b0362988ec8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6c2d0 .functor OR 32, L_0x615c81e6c640, L_0x615c81e6c730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81df6e40_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988ec8;  1 drivers
v0x615c81df6f40_0 .net *"_ivl_10", 31 0, L_0x615c81e6c640;  1 drivers
v0x615c81df7020_0 .net *"_ivl_12", 30 0, L_0x615c81e6c510;  1 drivers
L_0x7b0362988f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81df7110_0 .net *"_ivl_14", 0 0, L_0x7b0362988f10;  1 drivers
L_0x7b0362988f58 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df71f0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362988f58;  1 drivers
L_0x7b0362988fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df7320_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362988fa0;  1 drivers
v0x615c81df7400_0 .net *"_ivl_20", 31 0, L_0x615c81e6c730;  1 drivers
v0x615c81df74e0_0 .net *"_ivl_6", 31 0, L_0x615c81e6c230;  1 drivers
v0x615c81df75c0_0 .net "b", 31 0, L_0x615c81e6c120;  1 drivers
v0x615c81df76a0_0 .net "ix", 31 0, L_0x615c81e71de0;  alias, 1 drivers
v0x615c81df7780_0 .net "iy", 31 0, L_0x615c81e71ea0;  alias, 1 drivers
v0x615c81df7860_0 .net "ox", 31 0, L_0x615c81e6c3d0;  alias, 1 drivers
v0x615c81df7940_0 .net "oy", 31 0, L_0x615c81e6c2d0;  alias, 1 drivers
v0x615c81df7a20_0 .net "x_ge_b", 0 0, L_0x615c81e6c190;  1 drivers
L_0x615c81e6c190 .cmp/ge 32, L_0x615c81e71de0, L_0x615c81e6c120;
L_0x615c81e6c230 .arith/sub 32, L_0x615c81e71de0, L_0x615c81e6c120;
L_0x615c81e6c3d0 .functor MUXZ 32, L_0x615c81e71de0, L_0x615c81e6c230, L_0x615c81e6c190, C4<>;
L_0x615c81e6c510 .part L_0x615c81e71ea0, 1, 31;
L_0x615c81e6c640 .concat [ 31 1 0 0], L_0x615c81e6c510, L_0x7b0362988f10;
L_0x615c81e6c730 .functor MUXZ 32, L_0x7b0362988fa0, L_0x7b0362988f58, L_0x615c81e6c190, C4<>;
S_0x615c81df8480 .scope generate, "u[10]" "u[10]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81df8630 .param/l "i" 0 10 41, +C4<01010>;
S_0x615c81df8710 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81df8480;
 .timescale 0 0;
S_0x615c81df88f0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81df8710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81df8af0 .param/l "m" 0 12 3, C4<00000000000000000000010000000000>;
v0x615c81df9e00_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81df9ec0_0 .net "cox", 31 0, L_0x615c81e6cda0;  1 drivers
v0x615c81df9f80_0 .net "coy", 31 0, L_0x615c81e6cca0;  1 drivers
v0x615c81dfa080_0 .net "ivld", 0 0, L_0x615c81e6d370;  1 drivers
v0x615c81dfa120_0 .net "ix", 31 0, L_0x615c81e72000;  alias, 1 drivers
v0x615c81dfa1c0_0 .net "iy", 31 0, L_0x615c81e720c0;  alias, 1 drivers
v0x615c81dfa290_0 .var "ovld", 0 0;
v0x615c81dfa330_0 .var "ox", 31 0;
v0x615c81dfa410_0 .var "oy", 31 0;
v0x615c81dfa580_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81df8d70 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81df88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81df8f70 .param/l "m" 0 11 3, C4<00000000000000000000010000000000>;
L_0x7b0362988fe8 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6caa0 .functor OR 32, L_0x615c81e720c0, L_0x7b0362988fe8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6cca0 .functor OR 32, L_0x615c81e6d010, L_0x615c81e6d100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81df90e0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362988fe8;  1 drivers
v0x615c81df91e0_0 .net *"_ivl_10", 31 0, L_0x615c81e6d010;  1 drivers
v0x615c81df92c0_0 .net *"_ivl_12", 30 0, L_0x615c81e6cee0;  1 drivers
L_0x7b0362989030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81df93b0_0 .net *"_ivl_14", 0 0, L_0x7b0362989030;  1 drivers
L_0x7b0362989078 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df9490_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989078;  1 drivers
L_0x7b03629890c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81df95c0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629890c0;  1 drivers
v0x615c81df96a0_0 .net *"_ivl_20", 31 0, L_0x615c81e6d100;  1 drivers
v0x615c81df9780_0 .net *"_ivl_6", 31 0, L_0x615c81e6cc00;  1 drivers
v0x615c81df9860_0 .net "b", 31 0, L_0x615c81e6caa0;  1 drivers
v0x615c81df9940_0 .net "ix", 31 0, L_0x615c81e72000;  alias, 1 drivers
v0x615c81df9a20_0 .net "iy", 31 0, L_0x615c81e720c0;  alias, 1 drivers
v0x615c81df9b00_0 .net "ox", 31 0, L_0x615c81e6cda0;  alias, 1 drivers
v0x615c81df9be0_0 .net "oy", 31 0, L_0x615c81e6cca0;  alias, 1 drivers
v0x615c81df9cc0_0 .net "x_ge_b", 0 0, L_0x615c81e6cb10;  1 drivers
L_0x615c81e6cb10 .cmp/ge 32, L_0x615c81e72000, L_0x615c81e6caa0;
L_0x615c81e6cc00 .arith/sub 32, L_0x615c81e72000, L_0x615c81e6caa0;
L_0x615c81e6cda0 .functor MUXZ 32, L_0x615c81e72000, L_0x615c81e6cc00, L_0x615c81e6cb10, C4<>;
L_0x615c81e6cee0 .part L_0x615c81e720c0, 1, 31;
L_0x615c81e6d010 .concat [ 31 1 0 0], L_0x615c81e6cee0, L_0x7b0362989030;
L_0x615c81e6d100 .functor MUXZ 32, L_0x7b03629890c0, L_0x7b0362989078, L_0x615c81e6cb10, C4<>;
S_0x615c81dfa720 .scope generate, "u[11]" "u[11]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81dfa8d0 .param/l "i" 0 10 41, +C4<01011>;
S_0x615c81dfa9b0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81dfa720;
 .timescale 0 0;
S_0x615c81dfab90 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81dfa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dfad90 .param/l "m" 0 12 3, C4<00000000000000000000000100000000>;
v0x615c81dfc0a0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81dfc160_0 .net "cox", 31 0, L_0x615c81e6d760;  1 drivers
v0x615c81dfc220_0 .net "coy", 31 0, L_0x615c81e6d660;  1 drivers
v0x615c81dfc320_0 .net "ivld", 0 0, L_0x615c81e6dd30;  1 drivers
v0x615c81dfc3c0_0 .net "ix", 31 0, L_0x615c81e72310;  alias, 1 drivers
v0x615c81dfc460_0 .net "iy", 31 0, L_0x615c81e723d0;  alias, 1 drivers
v0x615c81dfc530_0 .var "ovld", 0 0;
v0x615c81dfc5d0_0 .var "ox", 31 0;
v0x615c81dfc6b0_0 .var "oy", 31 0;
v0x615c81dfc820_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81dfb010 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dfb210 .param/l "m" 0 11 3, C4<00000000000000000000000100000000>;
L_0x7b0362989108 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6d410 .functor OR 32, L_0x615c81e723d0, L_0x7b0362989108, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6d660 .functor OR 32, L_0x615c81e6d9d0, L_0x615c81e6dac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dfb380_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989108;  1 drivers
v0x615c81dfb480_0 .net *"_ivl_10", 31 0, L_0x615c81e6d9d0;  1 drivers
v0x615c81dfb560_0 .net *"_ivl_12", 30 0, L_0x615c81e6d8a0;  1 drivers
L_0x7b0362989150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dfb650_0 .net *"_ivl_14", 0 0, L_0x7b0362989150;  1 drivers
L_0x7b0362989198 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dfb730_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989198;  1 drivers
L_0x7b03629891e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dfb860_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629891e0;  1 drivers
v0x615c81dfb940_0 .net *"_ivl_20", 31 0, L_0x615c81e6dac0;  1 drivers
v0x615c81dfba20_0 .net *"_ivl_6", 31 0, L_0x615c81e6d5c0;  1 drivers
v0x615c81dfbb00_0 .net "b", 31 0, L_0x615c81e6d410;  1 drivers
v0x615c81dfbbe0_0 .net "ix", 31 0, L_0x615c81e72310;  alias, 1 drivers
v0x615c81dfbcc0_0 .net "iy", 31 0, L_0x615c81e723d0;  alias, 1 drivers
v0x615c81dfbda0_0 .net "ox", 31 0, L_0x615c81e6d760;  alias, 1 drivers
v0x615c81dfbe80_0 .net "oy", 31 0, L_0x615c81e6d660;  alias, 1 drivers
v0x615c81dfbf60_0 .net "x_ge_b", 0 0, L_0x615c81e6d4d0;  1 drivers
L_0x615c81e6d4d0 .cmp/ge 32, L_0x615c81e72310, L_0x615c81e6d410;
L_0x615c81e6d5c0 .arith/sub 32, L_0x615c81e72310, L_0x615c81e6d410;
L_0x615c81e6d760 .functor MUXZ 32, L_0x615c81e72310, L_0x615c81e6d5c0, L_0x615c81e6d4d0, C4<>;
L_0x615c81e6d8a0 .part L_0x615c81e723d0, 1, 31;
L_0x615c81e6d9d0 .concat [ 31 1 0 0], L_0x615c81e6d8a0, L_0x7b0362989150;
L_0x615c81e6dac0 .functor MUXZ 32, L_0x7b03629891e0, L_0x7b0362989198, L_0x615c81e6d4d0, C4<>;
S_0x615c81dfc9c0 .scope generate, "u[12]" "u[12]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81dfcb70 .param/l "i" 0 10 41, +C4<01100>;
S_0x615c81dfcc50 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81dfc9c0;
 .timescale 0 0;
S_0x615c81dfce30 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81dfcc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dfd030 .param/l "m" 0 12 3, C4<00000000000000000000000001000000>;
v0x615c81dfe340_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81dfe400_0 .net "cox", 31 0, L_0x615c81e6e190;  1 drivers
v0x615c81dfe4c0_0 .net "coy", 31 0, L_0x615c81e6e090;  1 drivers
v0x615c81dfe5c0_0 .net "ivld", 0 0, L_0x615c81e6e760;  1 drivers
v0x615c81dfe660_0 .net "ix", 31 0, L_0x615c81e72530;  alias, 1 drivers
v0x615c81dfe700_0 .net "iy", 31 0, L_0x615c81e725f0;  alias, 1 drivers
v0x615c81dfe7d0_0 .var "ovld", 0 0;
v0x615c81dfe870_0 .var "ox", 31 0;
v0x615c81dfe950_0 .var "oy", 31 0;
v0x615c81dfeac0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81dfd2b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81dfce30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dfd4b0 .param/l "m" 0 11 3, C4<00000000000000000000000001000000>;
L_0x7b0362989228 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6de40 .functor OR 32, L_0x615c81e725f0, L_0x7b0362989228, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6e090 .functor OR 32, L_0x615c81e6e400, L_0x615c81e6e4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dfd620_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989228;  1 drivers
v0x615c81dfd720_0 .net *"_ivl_10", 31 0, L_0x615c81e6e400;  1 drivers
v0x615c81dfd800_0 .net *"_ivl_12", 30 0, L_0x615c81e6e2d0;  1 drivers
L_0x7b0362989270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dfd8f0_0 .net *"_ivl_14", 0 0, L_0x7b0362989270;  1 drivers
L_0x7b03629892b8 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dfd9d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629892b8;  1 drivers
L_0x7b0362989300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dfdb00_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989300;  1 drivers
v0x615c81dfdbe0_0 .net *"_ivl_20", 31 0, L_0x615c81e6e4f0;  1 drivers
v0x615c81dfdcc0_0 .net *"_ivl_6", 31 0, L_0x615c81e6dff0;  1 drivers
v0x615c81dfdda0_0 .net "b", 31 0, L_0x615c81e6de40;  1 drivers
v0x615c81dfde80_0 .net "ix", 31 0, L_0x615c81e72530;  alias, 1 drivers
v0x615c81dfdf60_0 .net "iy", 31 0, L_0x615c81e725f0;  alias, 1 drivers
v0x615c81dfe040_0 .net "ox", 31 0, L_0x615c81e6e190;  alias, 1 drivers
v0x615c81dfe120_0 .net "oy", 31 0, L_0x615c81e6e090;  alias, 1 drivers
v0x615c81dfe200_0 .net "x_ge_b", 0 0, L_0x615c81e6df00;  1 drivers
L_0x615c81e6df00 .cmp/ge 32, L_0x615c81e72530, L_0x615c81e6de40;
L_0x615c81e6dff0 .arith/sub 32, L_0x615c81e72530, L_0x615c81e6de40;
L_0x615c81e6e190 .functor MUXZ 32, L_0x615c81e72530, L_0x615c81e6dff0, L_0x615c81e6df00, C4<>;
L_0x615c81e6e2d0 .part L_0x615c81e725f0, 1, 31;
L_0x615c81e6e400 .concat [ 31 1 0 0], L_0x615c81e6e2d0, L_0x7b0362989270;
L_0x615c81e6e4f0 .functor MUXZ 32, L_0x7b0362989300, L_0x7b03629892b8, L_0x615c81e6df00, C4<>;
S_0x615c81dfec60 .scope generate, "u[13]" "u[13]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81dfee10 .param/l "i" 0 10 41, +C4<01101>;
S_0x615c81dfeef0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81dfec60;
 .timescale 0 0;
S_0x615c81dff0d0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81dfeef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81dff2d0 .param/l "m" 0 12 3, C4<00000000000000000000000000010000>;
v0x615c81e005e0_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81e006a0_0 .net "cox", 31 0, L_0x615c81e6eb50;  1 drivers
v0x615c81e00760_0 .net "coy", 31 0, L_0x615c81e6ea50;  1 drivers
v0x615c81e00860_0 .net "ivld", 0 0, L_0x615c81e6f120;  1 drivers
v0x615c81e00900_0 .net "ix", 31 0, L_0x615c81e72850;  alias, 1 drivers
v0x615c81e009a0_0 .net "iy", 31 0, L_0x615c81e72910;  alias, 1 drivers
v0x615c81e00a70_0 .var "ovld", 0 0;
v0x615c81e00b10_0 .var "ox", 31 0;
v0x615c81e00bf0_0 .var "oy", 31 0;
v0x615c81e00d60_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81dff550 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81dff0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81dff750 .param/l "m" 0 11 3, C4<00000000000000000000000000010000>;
L_0x7b0362989348 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6e800 .functor OR 32, L_0x615c81e72910, L_0x7b0362989348, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6ea50 .functor OR 32, L_0x615c81e6edc0, L_0x615c81e6eeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81dff8c0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989348;  1 drivers
v0x615c81dff9c0_0 .net *"_ivl_10", 31 0, L_0x615c81e6edc0;  1 drivers
v0x615c81dffaa0_0 .net *"_ivl_12", 30 0, L_0x615c81e6ec90;  1 drivers
L_0x7b0362989390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81dffb90_0 .net *"_ivl_14", 0 0, L_0x7b0362989390;  1 drivers
L_0x7b03629893d8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x615c81dffc70_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629893d8;  1 drivers
L_0x7b0362989420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81dffda0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989420;  1 drivers
v0x615c81dffe80_0 .net *"_ivl_20", 31 0, L_0x615c81e6eeb0;  1 drivers
v0x615c81dfff60_0 .net *"_ivl_6", 31 0, L_0x615c81e6e9b0;  1 drivers
v0x615c81e00040_0 .net "b", 31 0, L_0x615c81e6e800;  1 drivers
v0x615c81e00120_0 .net "ix", 31 0, L_0x615c81e72850;  alias, 1 drivers
v0x615c81e00200_0 .net "iy", 31 0, L_0x615c81e72910;  alias, 1 drivers
v0x615c81e002e0_0 .net "ox", 31 0, L_0x615c81e6eb50;  alias, 1 drivers
v0x615c81e003c0_0 .net "oy", 31 0, L_0x615c81e6ea50;  alias, 1 drivers
v0x615c81e004a0_0 .net "x_ge_b", 0 0, L_0x615c81e6e8c0;  1 drivers
L_0x615c81e6e8c0 .cmp/ge 32, L_0x615c81e72850, L_0x615c81e6e800;
L_0x615c81e6e9b0 .arith/sub 32, L_0x615c81e72850, L_0x615c81e6e800;
L_0x615c81e6eb50 .functor MUXZ 32, L_0x615c81e72850, L_0x615c81e6e9b0, L_0x615c81e6e8c0, C4<>;
L_0x615c81e6ec90 .part L_0x615c81e72910, 1, 31;
L_0x615c81e6edc0 .concat [ 31 1 0 0], L_0x615c81e6ec90, L_0x7b0362989390;
L_0x615c81e6eeb0 .functor MUXZ 32, L_0x7b0362989420, L_0x7b03629893d8, L_0x615c81e6e8c0, C4<>;
S_0x615c81e00f00 .scope generate, "u[14]" "u[14]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e010b0 .param/l "i" 0 10 41, +C4<01110>;
S_0x615c81e01190 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e00f00;
 .timescale 0 0;
S_0x615c81e01370 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e01190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e01570 .param/l "m" 0 12 3, C4<00000000000000000000000000000100>;
v0x615c81e02880_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81e02d50_0 .net "cox", 31 0, L_0x615c81e6f520;  1 drivers
v0x615c81e02e10_0 .net "coy", 31 0, L_0x615c81e6f420;  1 drivers
v0x615c81e02f10_0 .net "ivld", 0 0, L_0x615c81e6faf0;  1 drivers
v0x615c81e02fb0_0 .net "ix", 31 0, L_0x615c81e72a70;  alias, 1 drivers
v0x615c81e03050_0 .net "iy", 31 0, L_0x615c81e72b30;  alias, 1 drivers
v0x615c81e03120_0 .var "ovld", 0 0;
v0x615c81e031c0_0 .var "ox", 31 0;
v0x615c81e032a0_0 .var "oy", 31 0;
v0x615c81e03410_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81e017f0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e01370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e019f0 .param/l "m" 0 11 3, C4<00000000000000000000000000000100>;
L_0x7b0362989468 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6ddd0 .functor OR 32, L_0x615c81e72b30, L_0x7b0362989468, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6f420 .functor OR 32, L_0x615c81e6f790, L_0x615c81e6f880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e01b60_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989468;  1 drivers
v0x615c81e01c60_0 .net *"_ivl_10", 31 0, L_0x615c81e6f790;  1 drivers
v0x615c81e01d40_0 .net *"_ivl_12", 30 0, L_0x615c81e6f660;  1 drivers
L_0x7b03629894b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e01e30_0 .net *"_ivl_14", 0 0, L_0x7b03629894b0;  1 drivers
L_0x7b03629894f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x615c81e01f10_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629894f8;  1 drivers
L_0x7b0362989540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e02040_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989540;  1 drivers
v0x615c81e02120_0 .net *"_ivl_20", 31 0, L_0x615c81e6f880;  1 drivers
v0x615c81e02200_0 .net *"_ivl_6", 31 0, L_0x615c81e6f380;  1 drivers
v0x615c81e022e0_0 .net "b", 31 0, L_0x615c81e6ddd0;  1 drivers
v0x615c81e023c0_0 .net "ix", 31 0, L_0x615c81e72a70;  alias, 1 drivers
v0x615c81e024a0_0 .net "iy", 31 0, L_0x615c81e72b30;  alias, 1 drivers
v0x615c81e02580_0 .net "ox", 31 0, L_0x615c81e6f520;  alias, 1 drivers
v0x615c81e02660_0 .net "oy", 31 0, L_0x615c81e6f420;  alias, 1 drivers
v0x615c81e02740_0 .net "x_ge_b", 0 0, L_0x615c81e6f290;  1 drivers
L_0x615c81e6f290 .cmp/ge 32, L_0x615c81e72a70, L_0x615c81e6ddd0;
L_0x615c81e6f380 .arith/sub 32, L_0x615c81e72a70, L_0x615c81e6ddd0;
L_0x615c81e6f520 .functor MUXZ 32, L_0x615c81e72a70, L_0x615c81e6f380, L_0x615c81e6f290, C4<>;
L_0x615c81e6f660 .part L_0x615c81e72b30, 1, 31;
L_0x615c81e6f790 .concat [ 31 1 0 0], L_0x615c81e6f660, L_0x7b03629894b0;
L_0x615c81e6f880 .functor MUXZ 32, L_0x7b0362989540, L_0x7b03629894f8, L_0x615c81e6f290, C4<>;
S_0x615c81e039c0 .scope generate, "u[15]" "u[15]" 10 41, 10 41 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e03b70 .param/l "i" 0 10 41, +C4<01111>;
S_0x615c81e03c50 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e039c0;
 .timescale 0 0;
S_0x615c81e03e30 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e03c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e04030 .param/l "m" 0 12 3, C4<00000000000000000000000000000001>;
v0x615c81e05340_0 .net "clk", 0 0, v0x615c81e0d360_0;  alias, 1 drivers
v0x615c81e05400_0 .net "cox", 31 0, L_0x615c81e6fee0;  1 drivers
v0x615c81e054c0_0 .net "coy", 31 0, L_0x615c81e6fde0;  1 drivers
v0x615c81e055c0_0 .net "ivld", 0 0, L_0x615c81e704b0;  1 drivers
v0x615c81e05660_0 .net "ix", 31 0, L_0x615c81e72fb0;  alias, 1 drivers
v0x615c81e05700_0 .net "iy", 31 0, L_0x615c81e73070;  alias, 1 drivers
v0x615c81e057d0_0 .var "ovld", 0 0;
v0x615c81e05870_0 .var "ox", 31 0;
v0x615c81e05950_0 .var "oy", 31 0;
v0x615c81e05ac0_0 .net "rst", 0 0, v0x615c81e0db20_0;  alias, 1 drivers
S_0x615c81e042b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e03e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e044b0 .param/l "m" 0 11 3, C4<00000000000000000000000000000001>;
L_0x7b0362989588 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x615c81e6fb90 .functor OR 32, L_0x615c81e73070, L_0x7b0362989588, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e6fde0 .functor OR 32, L_0x615c81e70150, L_0x615c81e70240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e04620_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989588;  1 drivers
v0x615c81e04720_0 .net *"_ivl_10", 31 0, L_0x615c81e70150;  1 drivers
v0x615c81e04800_0 .net *"_ivl_12", 30 0, L_0x615c81e70020;  1 drivers
L_0x7b03629895d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e048f0_0 .net *"_ivl_14", 0 0, L_0x7b03629895d0;  1 drivers
L_0x7b0362989618 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x615c81e049d0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989618;  1 drivers
L_0x7b0362989660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e04b00_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989660;  1 drivers
v0x615c81e04be0_0 .net *"_ivl_20", 31 0, L_0x615c81e70240;  1 drivers
v0x615c81e04cc0_0 .net *"_ivl_6", 31 0, L_0x615c81e6fd40;  1 drivers
v0x615c81e04da0_0 .net "b", 31 0, L_0x615c81e6fb90;  1 drivers
v0x615c81e04e80_0 .net "ix", 31 0, L_0x615c81e72fb0;  alias, 1 drivers
v0x615c81e04f60_0 .net "iy", 31 0, L_0x615c81e73070;  alias, 1 drivers
v0x615c81e05040_0 .net "ox", 31 0, L_0x615c81e6fee0;  alias, 1 drivers
v0x615c81e05120_0 .net "oy", 31 0, L_0x615c81e6fde0;  alias, 1 drivers
v0x615c81e05200_0 .net "x_ge_b", 0 0, L_0x615c81e6fc50;  1 drivers
L_0x615c81e6fc50 .cmp/ge 32, L_0x615c81e72fb0, L_0x615c81e6fb90;
L_0x615c81e6fd40 .arith/sub 32, L_0x615c81e72fb0, L_0x615c81e6fb90;
L_0x615c81e6fee0 .functor MUXZ 32, L_0x615c81e72fb0, L_0x615c81e6fd40, L_0x615c81e6fc50, C4<>;
L_0x615c81e70020 .part L_0x615c81e73070, 1, 31;
L_0x615c81e70150 .concat [ 31 1 0 0], L_0x615c81e70020, L_0x7b03629895d0;
L_0x615c81e70240 .functor MUXZ 32, L_0x7b0362989660, L_0x7b0362989618, L_0x615c81e6fc50, C4<>;
S_0x615c81e05c60 .scope generate, "v[1]" "v[1]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e05f20 .param/l "i" 0 10 73, +C4<01>;
L_0x615c81e70ab0 .functor BUFZ 32, v0x615c81de4880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e70b70 .functor BUFZ 32, v0x615c81de4960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e06000_0 .net *"_ivl_0", 0 0, L_0x615c81e70920;  1 drivers
S_0x615c81e060e0 .scope generate, "v[2]" "v[2]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e062e0 .param/l "i" 0 10 73, +C4<010>;
L_0x615c81e70cd0 .functor BUFZ 32, v0x615c81de6b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e70d90 .functor BUFZ 32, v0x615c81de6c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e063c0_0 .net *"_ivl_0", 0 0, L_0x615c81e70c30;  1 drivers
S_0x615c81e064a0 .scope generate, "v[3]" "v[3]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e066a0 .param/l "i" 0 10 73, +C4<011>;
L_0x615c81e70fa0 .functor BUFZ 32, v0x615c81de8dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71010 .functor BUFZ 32, v0x615c81de8eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e06780_0 .net *"_ivl_0", 0 0, L_0x615c81e70e50;  1 drivers
S_0x615c81e06860 .scope generate, "v[4]" "v[4]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e06a60 .param/l "i" 0 10 73, +C4<0100>;
L_0x615c81e710d0 .functor BUFZ 32, v0x615c81deb070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71190 .functor BUFZ 32, v0x615c81deb150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e06b40_0 .net *"_ivl_0", 0 0, L_0x615c81e70a10;  1 drivers
S_0x615c81e06c20 .scope generate, "v[5]" "v[5]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e06e20 .param/l "i" 0 10 73, +C4<0101>;
L_0x615c81e713b0 .functor BUFZ 32, v0x615c81ded330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71470 .functor BUFZ 32, v0x615c81ded410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e06f00_0 .net *"_ivl_0", 0 0, L_0x615c81e71250;  1 drivers
S_0x615c81e06fe0 .scope generate, "v[6]" "v[6]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e071e0 .param/l "i" 0 10 73, +C4<0110>;
L_0x615c81e715d0 .functor BUFZ 32, v0x615c81def5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71690 .functor BUFZ 32, v0x615c81def6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e072c0_0 .net *"_ivl_0", 0 0, L_0x615c81e71530;  1 drivers
S_0x615c81e073a0 .scope generate, "v[7]" "v[7]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e075a0 .param/l "i" 0 10 73, +C4<0111>;
L_0x615c81e718c0 .functor BUFZ 32, v0x615c81df1870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71980 .functor BUFZ 32, v0x615c81df1950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e07680_0 .net *"_ivl_0", 0 0, L_0x615c81e71750;  1 drivers
S_0x615c81e07760 .scope generate, "v[8]" "v[8]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e07960 .param/l "i" 0 10 73, +C4<01000>;
L_0x615c81e71ae0 .functor BUFZ 32, v0x615c81df3b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71ba0 .functor BUFZ 32, v0x615c81df3bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e07a40_0 .net *"_ivl_0", 0 0, L_0x615c81e71a40;  1 drivers
S_0x615c81e07b20 .scope generate, "v[9]" "v[9]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e07d20 .param/l "i" 0 10 73, +C4<01001>;
L_0x615c81e71de0 .functor BUFZ 32, v0x615c81df5df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e71ea0 .functor BUFZ 32, v0x615c81df5ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e07e00_0 .net *"_ivl_0", 0 0, L_0x615c81e71c60;  1 drivers
S_0x615c81e07ee0 .scope generate, "v[10]" "v[10]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e080e0 .param/l "i" 0 10 73, +C4<01010>;
L_0x615c81e72000 .functor BUFZ 32, v0x615c81df8090_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e720c0 .functor BUFZ 32, v0x615c81df8170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e081c0_0 .net *"_ivl_0", 0 0, L_0x615c81e71f60;  1 drivers
S_0x615c81e082a0 .scope generate, "v[11]" "v[11]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e084a0 .param/l "i" 0 10 73, +C4<01011>;
L_0x615c81e72310 .functor BUFZ 32, v0x615c81dfa330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e723d0 .functor BUFZ 32, v0x615c81dfa410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e08580_0 .net *"_ivl_0", 0 0, L_0x615c81e72180;  1 drivers
S_0x615c81e08660 .scope generate, "v[12]" "v[12]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e08860 .param/l "i" 0 10 73, +C4<01100>;
L_0x615c81e72530 .functor BUFZ 32, v0x615c81dfc5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e725f0 .functor BUFZ 32, v0x615c81dfc6b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e08940_0 .net *"_ivl_0", 0 0, L_0x615c81e72490;  1 drivers
S_0x615c81e08a20 .scope generate, "v[13]" "v[13]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e08c20 .param/l "i" 0 10 73, +C4<01101>;
L_0x615c81e72850 .functor BUFZ 32, v0x615c81dfe870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e72910 .functor BUFZ 32, v0x615c81dfe950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e08d00_0 .net *"_ivl_0", 0 0, L_0x615c81e726b0;  1 drivers
S_0x615c81e08de0 .scope generate, "v[14]" "v[14]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e08fe0 .param/l "i" 0 10 73, +C4<01110>;
L_0x615c81e72a70 .functor BUFZ 32, v0x615c81e00b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e72b30 .functor BUFZ 32, v0x615c81e00bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e090c0_0 .net *"_ivl_0", 0 0, L_0x615c81e729d0;  1 drivers
S_0x615c81e091a0 .scope generate, "v[15]" "v[15]" 10 73, 10 73 0, S_0x615c81b06200;
 .timescale 0 0;
P_0x615c81e093a0 .param/l "i" 0 10 73, +C4<01111>;
L_0x615c81e72fb0 .functor BUFZ 32, v0x615c81e031c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e73070 .functor BUFZ 32, v0x615c81e032a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e09480_0 .net *"_ivl_0", 0 0, L_0x615c81e72bf0;  1 drivers
S_0x615c81e0b9f0 .scope function.vec4.s16, "isqrt_fn" "isqrt_fn" 13 7, 13 7 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81e0bbd0_0 .var "b", 31 0;
; Variable isqrt_fn is vec4 return value of scope S_0x615c81e0b9f0
v0x615c81e0bd10_0 .var "m", 31 0;
v0x615c81e0bdb0_0 .var "tx", 31 0;
v0x615c81e0be50_0 .var "ty", 31 0;
v0x615c81e0bf40_0 .var "x", 31 0;
TD_tb.formula_1_impl_2_tb.isqrt_fn ;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x615c81e0bd10_0, 0, 32;
    %load/vec4 v0x615c81e0bf40_0;
    %store/vec4 v0x615c81e0bdb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0be50_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_11.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.31, 5;
    %jmp/1 T_11.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x615c81e0be50_0;
    %load/vec4 v0x615c81e0bd10_0;
    %or;
    %store/vec4 v0x615c81e0bbd0_0, 0, 32;
    %load/vec4 v0x615c81e0be50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81e0be50_0, 0, 32;
    %load/vec4 v0x615c81e0bbd0_0;
    %load/vec4 v0x615c81e0bdb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_11.32, 5;
    %load/vec4 v0x615c81e0bdb0_0;
    %load/vec4 v0x615c81e0bbd0_0;
    %sub;
    %store/vec4 v0x615c81e0bdb0_0, 0, 32;
    %load/vec4 v0x615c81e0be50_0;
    %load/vec4 v0x615c81e0bd10_0;
    %or;
    %store/vec4 v0x615c81e0be50_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x615c81e0bd10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81e0bd10_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %pop/vec4 1;
    %load/vec4 v0x615c81e0be50_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to isqrt_fn (store_vec4_to_lval)
    %disable S_0x615c81e0b9f0;
    %end;
S_0x615c81e0bfe0 .scope task, "make_gap_between_tests" "make_gap_between_tests" 5 168, 5 168 0, S_0x615c81cd9740;
 .timescale 0 0;
TD_tb.formula_1_impl_2_tb.make_gap_between_tests ;
    %pushi/vec4 116, 0, 32;
T_12.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.35, 5;
    %jmp/1 T_12.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81d511a0;
    %jmp T_12.34;
T_12.35 ;
    %pop/vec4 1;
    %end;
S_0x615c81e0c1c0 .scope function.vec2.u32, "randomize_gap" "randomize_gap" 5 126, 5 126 0, S_0x615c81cd9740;
 .timescale 0 0;
v0x615c81e0c3a0_0 .var/2s "gap_class", 31 0;
; Variable randomize_gap is bool return value of scope S_0x615c81e0c1c0
TD_tb.formula_1_impl_2_tb.randomize_gap ;
    %vpi_func 5 130 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000001100100 {0 0 0};
    %cast2;
    %store/vec4 v0x615c81e0c3a0_0, 0, 32;
    %load/vec4 v0x615c81e0c3a0_0;
    %cmpi/s 60, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.36, 5;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e0c1c0;
    %jmp T_13.37;
T_13.36 ;
    %load/vec4 v0x615c81e0c3a0_0;
    %cmpi/s 95, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_13.38, 5;
    %vpi_func 5 135 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000011 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e0c1c0;
    %jmp T_13.39;
T_13.38 ;
    %vpi_func 5 137 "$urandom_range" 32, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000010010 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e0c1c0;
T_13.39 ;
T_13.37 ;
    %end;
S_0x615c81e0c4e0 .scope task, "reset" "reset" 5 102, 5 102 0, S_0x615c81cd9740;
 .timescale 0 0;
TD_tb.formula_1_impl_2_tb.reset ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x615c81e0db20_0, 0;
    %pushi/vec4 3, 0, 32;
T_14.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.41, 5;
    %jmp/1 T_14.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81d511a0;
    %jmp T_14.40;
T_14.41 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81e0db20_0, 0;
    %pushi/vec4 3, 0, 32;
T_14.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.43, 5;
    %jmp/1 T_14.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81d511a0;
    %jmp T_14.42;
T_14.43 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e0db20_0, 0;
    %end;
S_0x615c81e0c750 .scope task, "run" "run" 5 180, 5 180 0, S_0x615c81cd9740;
 .timescale 0 0;
TD_tb.formula_1_impl_2_tb.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e0dbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e0d400_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 5 201 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 5 202 "$display", "Running %m" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e0d020_0, 0;
    %fork TD_tb.formula_1_impl_2_tb.reset, S_0x615c81e0c4e0;
    %join;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x615c81e0ce30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x615c81e0d110_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x615c81e0d200_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81d1f970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d20450_0, 0, 32;
    %fork TD_tb.formula_1_impl_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81c61cb0;
    %join;
    %fork TD_tb.formula_1_impl_2_tb.make_gap_between_tests, S_0x615c81e0bfe0;
    %join;
    %fork t_3, S_0x615c81e0c930;
    %jmp t_2;
    .scope S_0x615c81e0c930;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0cb30_0, 0, 32;
T_15.44 ;
    %load/vec4 v0x615c81e0cb30_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_15.45, 5;
    %load/vec4 v0x615c81e0cb30_0;
    %assign/vec4 v0x615c81e0ce30_0, 0;
    %load/vec4 v0x615c81e0cb30_0;
    %assign/vec4 v0x615c81e0d110_0, 0;
    %load/vec4 v0x615c81e0cb30_0;
    %assign/vec4 v0x615c81e0d200_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81d1f970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d20450_0, 0, 32;
    %fork TD_tb.formula_1_impl_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81c61cb0;
    %join;
    %load/vec4 v0x615c81e0cb30_0;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x615c81e0cb30_0, 0, 32;
    %jmp T_15.44;
T_15.45 ;
    %end;
    .scope S_0x615c81e0c750;
t_2 %join;
    %fork TD_tb.formula_1_impl_2_tb.make_gap_between_tests, S_0x615c81e0bfe0;
    %join;
    %pushi/vec4 100, 0, 32;
T_15.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.47, 5;
    %jmp/1 T_15.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 5 256 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e0ce30_0, 0;
    %vpi_func 5 257 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e0d110_0, 0;
    %vpi_func 5 258 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e0d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81d1f970_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d20450_0, 0, 32;
    %fork TD_tb.formula_1_impl_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81c61cb0;
    %join;
    %jmp T_15.46;
T_15.47 ;
    %pop/vec4 1;
    %fork TD_tb.formula_1_impl_2_tb.make_gap_between_tests, S_0x615c81e0bfe0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e0d400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e0dbc0_0, 0, 1;
    %end;
S_0x615c81e0c930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 221, 5 221 0, S_0x615c81e0c750;
 .timescale 0 0;
v0x615c81e0cb30_0 .var/2s "i", 31 0;
S_0x615c81e0cc30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 236, 5 236 0, S_0x615c81e0c750;
 .timescale 0 0;
S_0x615c81e0df10 .scope module, "formula_2_tb" "formula_tb" 4 10, 5 5 0, S_0x615c81d9fbb0;
 .timescale 0 0;
P_0x615c81e0e0f0 .param/l "arg_width" 1 5 20, +C4<00000000000000000000000000100000>;
P_0x615c81e0e130 .param/l "distributor" 0 5 10, +C4<00000000000000000000000000000000>;
P_0x615c81e0e170 .param/l "formula" 0 5 8, +C4<00000000000000000000000000000010>;
P_0x615c81e0e1b0 .param/l "gap_between_tests" 1 5 124, +C4<00000000000000000000000001100100>;
P_0x615c81e0e1f0 .param/l "homework" 0 5 7, +C4<00000000000000000000000000000011>;
P_0x615c81e0e230 .param/l "impl" 0 5 11, +C4<00000000000000000000000000000001>;
P_0x615c81e0e270 .param/l "max_latency" 1 5 123, +C4<00000000000000000000000000010000>;
P_0x615c81e0e2b0 .param/l "pipe" 0 5 9, +C4<00000000000000000000000000000000>;
P_0x615c81e0e2f0 .param/l "res_width" 1 5 20, +C4<00000000000000000000000000100000>;
v0x615c81e3ac20_0 .var "a", 31 0;
v0x615c81e3ad30_0 .var "arg_cnt", 32 0;
v0x615c81e3ae10_0 .var "arg_vld", 0 0;
v0x615c81e3af00_0 .var "b", 31 0;
v0x615c81e3aff0_0 .var "c", 31 0;
v0x615c81e3b150_0 .var "clk", 0 0;
v0x615c81e3b1f0_0 .var "clk_enable", 0 0;
v0x615c81e3b2b0_0 .var/2u "cycle", 31 0;
v0x615c81e3b390_0 .var "n_cycles", 32 0;
v0x615c81e3b500_0 .var/queue "queue", 32;
v0x615c81e3b5a0_0 .net "res", 31 0, v0x615c81e10a10_0;  1 drivers
v0x615c81e3b660_0 .var "res_cnt", 32 0;
v0x615c81e3b740_0 .var "res_expected", 31 0;
v0x615c81e3b820_0 .net "res_vld", 0 0, v0x615c81e10af0_0;  1 drivers
v0x615c81e3b910_0 .var "rst", 0 0;
v0x615c81e3b9b0_0 .var/2u "run_completed", 0 0;
v0x615c81e3ba70_0 .var/str "test_id";
v0x615c81e3bb30_0 .var "was_reset", 0 0;
S_0x615c81e0e610 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 389, 5 389 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e0e7f0_0 .var/2s "i", 31 0;
S_0x615c81e0e8f0 .scope task, "drive_arg_vld_and_wait_res_vld_if_necessary" "drive_arg_vld_and_wait_res_vld_if_necessary" 5 143, 5 143 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e0eb10_0 .var/2s "gap", 31 0;
v0x615c81e0ec10_0 .var/2u "random_gap", 0 0;
E_0x615c81cf7860 .event posedge, v0x615c81e105c0_0;
TD_tb.formula_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81e3ae10_0, 0;
    %wait E_0x615c81cf7860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e3ae10_0, 0;
T_16.48 ;
    %load/vec4 v0x615c81e3b820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_16.49, 8;
    %wait E_0x615c81cf7860;
    %jmp T_16.48;
T_16.49 ;
    %load/vec4 v0x615c81e0ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.50, 8;
    %callf/vec4 TD_tb.formula_2_tb.randomize_gap, S_0x615c81e3a040;
    %store/vec4 v0x615c81e0eb10_0, 0, 32;
T_16.50 ;
    %load/vec4 v0x615c81e0eb10_0;
T_16.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.53, 5;
    %jmp/1 T_16.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81cf7860;
    %jmp T_16.52;
T_16.53 ;
    %pop/vec4 1;
    %end;
S_0x615c81e0ecd0 .scope function.vec4.s32, "formula_1_fn" "formula_1_fn" 6 10, 6 10 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e0eeb0_0 .var "a", 31 0;
v0x615c81e0ef90_0 .var "b", 31 0;
v0x615c81e0f070_0 .var "c", 31 0;
; Variable formula_1_fn is vec4 return value of scope S_0x615c81e0ecd0
TD_tb.formula_2_tb.formula_1_fn ;
    %load/vec4 v0x615c81e0eeb0_0;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %load/vec4 v0x615c81e0ef90_0;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %add;
    %load/vec4 v0x615c81e0f070_0;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to formula_1_fn (store_vec4_to_lval)
    %disable S_0x615c81e0ecd0;
    %end;
S_0x615c81e0f210 .scope function.vec4.s32, "formula_2_fn" "formula_2_fn" 7 10, 7 10 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e0f3f0_0 .var "a", 31 0;
v0x615c81e0f4f0_0 .var "b", 31 0;
v0x615c81e0f5d0_0 .var "c", 31 0;
; Variable formula_2_fn is vec4 return value of scope S_0x615c81e0f210
TD_tb.formula_2_tb.formula_2_fn ;
    %load/vec4 v0x615c81e0f3f0_0;
    %load/vec4 v0x615c81e0f4f0_0;
    %load/vec4 v0x615c81e0f5d0_0;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %add;
    %store/vec4 v0x615c81e39dc0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.isqrt_fn, S_0x615c81e398c0;
    %pad/u 32;
    %ret/vec4 0, 0, 32;  Assign to formula_2_fn (store_vec4_to_lval)
    %disable S_0x615c81e0f210;
    %end;
S_0x615c81e0f770 .scope generate, "if_homework_3" "if_homework_3" 5 39, 5 39 0, S_0x615c81e0df10;
 .timescale 0 0;
S_0x615c81e0f9a0 .scope generate, "if_else" "if_else" 5 46, 5 46 0, S_0x615c81e0f770;
 .timescale 0 0;
S_0x615c81e0fba0 .scope module, "i_formula_2_top" "formula_2_top" 5 52, 16 5 0, S_0x615c81e0f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
v0x615c81e38e80_0 .net "a", 31 0, v0x615c81e3ac20_0;  1 drivers
v0x615c81e38f50_0 .net "arg_vld", 0 0, v0x615c81e3ae10_0;  1 drivers
v0x615c81e39020_0 .net "b", 31 0, v0x615c81e3af00_0;  1 drivers
v0x615c81e39120_0 .net "c", 31 0, v0x615c81e3aff0_0;  1 drivers
v0x615c81e391f0_0 .net "clk", 0 0, v0x615c81e3b150_0;  1 drivers
v0x615c81e39290_0 .net "isqrt_x", 31 0, v0x615c81e106d0_0;  1 drivers
v0x615c81e39380_0 .net "isqrt_x_vld", 0 0, v0x615c81e107b0_0;  1 drivers
v0x615c81e39470_0 .net "isqrt_y", 15 0, L_0x615c81e811b0;  1 drivers
v0x615c81e39560_0 .net "isqrt_y_vld", 0 0, L_0x615c81e80ff0;  1 drivers
v0x615c81e39690_0 .net "res", 31 0, v0x615c81e10a10_0;  alias, 1 drivers
v0x615c81e39730_0 .net "res_vld", 0 0, v0x615c81e10af0_0;  alias, 1 drivers
v0x615c81e397d0_0 .net "rst", 0 0, v0x615c81e3b910_0;  1 drivers
S_0x615c81e0fec0 .scope module, "i_formula_2_fsm" "formula_2_fsm" 16 25, 17 5 0, S_0x615c81e0fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "arg_vld";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /INPUT 32 "c";
    .port_info 6 /OUTPUT 1 "res_vld";
    .port_info 7 /OUTPUT 32 "res";
    .port_info 8 /OUTPUT 1 "isqrt_x_vld";
    .port_info 9 /OUTPUT 32 "isqrt_x";
    .port_info 10 /INPUT 1 "isqrt_y_vld";
    .port_info 11 /INPUT 16 "isqrt_y";
v0x615c81e10260_0 .net "a", 31 0, v0x615c81e3ac20_0;  alias, 1 drivers
v0x615c81e10360_0 .net "arg_vld", 0 0, v0x615c81e3ae10_0;  alias, 1 drivers
v0x615c81e10420_0 .net "b", 31 0, v0x615c81e3af00_0;  alias, 1 drivers
v0x615c81e104e0_0 .net "c", 31 0, v0x615c81e3aff0_0;  alias, 1 drivers
v0x615c81e105c0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e106d0_0 .var "isqrt_x", 31 0;
v0x615c81e107b0_0 .var "isqrt_x_vld", 0 0;
v0x615c81e10870_0 .net "isqrt_y", 15 0, L_0x615c81e811b0;  alias, 1 drivers
v0x615c81e10950_0 .net "isqrt_y_vld", 0 0, L_0x615c81e80ff0;  alias, 1 drivers
v0x615c81e10a10_0 .var "res", 31 0;
v0x615c81e10af0_0 .var "res_vld", 0 0;
v0x615c81e10bb0_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e10e60 .scope module, "i_isqrt" "isqrt" 16 27, 10 6 0, S_0x615c81e0fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_vld";
    .port_info 3 /INPUT 32 "x";
    .port_info 4 /OUTPUT 1 "y_vld";
    .port_info 5 /OUTPUT 16 "y";
P_0x615c81e11010 .param/l "m" 1 10 24, C4<01000000000000000000000000000000>;
P_0x615c81e11050 .param/l "n_pipe_stages" 0 10 8, +C4<00000000000000000000000000010000>;
P_0x615c81e11090 .param/l "n_slices" 1 10 21, +C4<00000000000000000000000000010000>;
P_0x615c81e110d0 .param/l "n_slices_per_stage" 1 10 22, +C4<00000000000000000000000000000001>;
L_0x615c81e80ec0 .functor BUFZ 1, v0x615c81e107b0_0, C4<0>, C4<0>, C4<0>;
L_0x615c81e80f80 .functor BUFZ 32, v0x615c81e106d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e377b0_0 .net *"_ivl_98", 0 0, L_0x615c81e80ec0;  1 drivers
v0x615c81e378b0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e37970_0 .net "ivld", 15 0, L_0x615c81e80970;  1 drivers
v0x615c81e37a40 .array "ix", 15 0;
v0x615c81e37a40_0 .net v0x615c81e37a40 0, 31 0, L_0x615c81e80f80; 1 drivers
v0x615c81e37a40_1 .net v0x615c81e37a40 1, 31 0, L_0x615c81e7e430; 1 drivers
v0x615c81e37a40_2 .net v0x615c81e37a40 2, 31 0, L_0x615c81e7e5b0; 1 drivers
v0x615c81e37a40_3 .net v0x615c81e37a40 3, 31 0, L_0x615c81e7e7e0; 1 drivers
v0x615c81e37a40_4 .net v0x615c81e37a40 4, 31 0, L_0x615c81e7e910; 1 drivers
v0x615c81e37a40_5 .net v0x615c81e37a40 5, 31 0, L_0x615c81e7ebf0; 1 drivers
v0x615c81e37a40_6 .net v0x615c81e37a40 6, 31 0, L_0x615c81e7ee10; 1 drivers
v0x615c81e37a40_7 .net v0x615c81e37a40 7, 31 0, L_0x615c81e7f100; 1 drivers
v0x615c81e37a40_8 .net v0x615c81e37a40 8, 31 0, L_0x615c81e7f320; 1 drivers
v0x615c81e37a40_9 .net v0x615c81e37a40 9, 31 0, L_0x615c81e7f620; 1 drivers
v0x615c81e37a40_10 .net v0x615c81e37a40 10, 31 0, L_0x615c81e7f840; 1 drivers
v0x615c81e37a40_11 .net v0x615c81e37a40 11, 31 0, L_0x615c81e7fb50; 1 drivers
v0x615c81e37a40_12 .net v0x615c81e37a40 12, 31 0, L_0x615c81e7fd70; 1 drivers
v0x615c81e37a40_13 .net v0x615c81e37a40 13, 31 0, L_0x615c81e80090; 1 drivers
v0x615c81e37a40_14 .net v0x615c81e37a40 14, 31 0, L_0x615c81e802b0; 1 drivers
v0x615c81e37a40_15 .net v0x615c81e37a40 15, 31 0, L_0x615c81e807f0; 1 drivers
L_0x7b036298a8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e38000 .array "iy", 15 0;
v0x615c81e38000_0 .net v0x615c81e38000 0, 31 0, L_0x7b036298a8f0; 1 drivers
v0x615c81e38000_1 .net v0x615c81e38000 1, 31 0, L_0x615c81e7e4a0; 1 drivers
v0x615c81e38000_2 .net v0x615c81e38000 2, 31 0, L_0x615c81e7e620; 1 drivers
v0x615c81e38000_3 .net v0x615c81e38000 3, 31 0, L_0x615c81e7e850; 1 drivers
v0x615c81e38000_4 .net v0x615c81e38000 4, 31 0, L_0x615c81e7e9d0; 1 drivers
v0x615c81e38000_5 .net v0x615c81e38000 5, 31 0, L_0x615c81e7ecb0; 1 drivers
v0x615c81e38000_6 .net v0x615c81e38000 6, 31 0, L_0x615c81e7eed0; 1 drivers
v0x615c81e38000_7 .net v0x615c81e38000 7, 31 0, L_0x615c81e7f1c0; 1 drivers
v0x615c81e38000_8 .net v0x615c81e38000 8, 31 0, L_0x615c81e7f3e0; 1 drivers
v0x615c81e38000_9 .net v0x615c81e38000 9, 31 0, L_0x615c81e7f6e0; 1 drivers
v0x615c81e38000_10 .net v0x615c81e38000 10, 31 0, L_0x615c81e7f900; 1 drivers
v0x615c81e38000_11 .net v0x615c81e38000 11, 31 0, L_0x615c81e7fc10; 1 drivers
v0x615c81e38000_12 .net v0x615c81e38000 12, 31 0, L_0x615c81e7fe30; 1 drivers
v0x615c81e38000_13 .net v0x615c81e38000 13, 31 0, L_0x615c81e80150; 1 drivers
v0x615c81e38000_14 .net v0x615c81e38000 14, 31 0, L_0x615c81e80370; 1 drivers
v0x615c81e38000_15 .net v0x615c81e38000 15, 31 0, L_0x615c81e808b0; 1 drivers
v0x615c81e386a0_0 .net "ovld", 15 0, L_0x615c81e633b0;  1 drivers
v0x615c81e38780 .array "ox", 15 0;
v0x615c81e38780_0 .net v0x615c81e38780 0, 31 0, v0x615c81e13230_0; 1 drivers
v0x615c81e38780_1 .net v0x615c81e38780 1, 31 0, v0x615c81e15500_0; 1 drivers
v0x615c81e38780_2 .net v0x615c81e38780 2, 31 0, v0x615c81e177d0_0; 1 drivers
v0x615c81e38780_3 .net v0x615c81e38780 3, 31 0, v0x615c81e19b00_0; 1 drivers
v0x615c81e38780_4 .net v0x615c81e38780 4, 31 0, v0x615c81e1bdb0_0; 1 drivers
v0x615c81e38780_5 .net v0x615c81e38780 5, 31 0, v0x615c81e1e050_0; 1 drivers
v0x615c81e38780_6 .net v0x615c81e38780 6, 31 0, v0x615c81e202f0_0; 1 drivers
v0x615c81e38780_7 .net v0x615c81e38780 7, 31 0, v0x615c81e226a0_0; 1 drivers
v0x615c81e38780_8 .net v0x615c81e38780 8, 31 0, v0x615c81e24970_0; 1 drivers
v0x615c81e38780_9 .net v0x615c81e38780 9, 31 0, v0x615c81e26c10_0; 1 drivers
v0x615c81e38780_10 .net v0x615c81e38780 10, 31 0, v0x615c81e28eb0_0; 1 drivers
v0x615c81e38780_11 .net v0x615c81e38780 11, 31 0, v0x615c81e2b150_0; 1 drivers
v0x615c81e38780_12 .net v0x615c81e38780 12, 31 0, v0x615c81e2d3f0_0; 1 drivers
v0x615c81e38780_13 .net v0x615c81e38780 13, 31 0, v0x615c81e2f690_0; 1 drivers
v0x615c81e38780_14 .net v0x615c81e38780 14, 31 0, v0x615c81e31930_0; 1 drivers
v0x615c81e38780_15 .net v0x615c81e38780 15, 31 0, v0x615c81e33bd0_0; 1 drivers
v0x615c81e388d0 .array "oy", 15 0;
v0x615c81e388d0_0 .net v0x615c81e388d0 0, 31 0, v0x615c81e13310_0; 1 drivers
v0x615c81e388d0_1 .net v0x615c81e388d0 1, 31 0, v0x615c81e155e0_0; 1 drivers
v0x615c81e388d0_2 .net v0x615c81e388d0 2, 31 0, v0x615c81e178b0_0; 1 drivers
v0x615c81e388d0_3 .net v0x615c81e388d0 3, 31 0, v0x615c81e19be0_0; 1 drivers
v0x615c81e388d0_4 .net v0x615c81e388d0 4, 31 0, v0x615c81e1be90_0; 1 drivers
v0x615c81e388d0_5 .net v0x615c81e388d0 5, 31 0, v0x615c81e1e130_0; 1 drivers
v0x615c81e388d0_6 .net v0x615c81e388d0 6, 31 0, v0x615c81e203d0_0; 1 drivers
v0x615c81e388d0_7 .net v0x615c81e388d0 7, 31 0, v0x615c81e22780_0; 1 drivers
v0x615c81e388d0_8 .net v0x615c81e388d0 8, 31 0, v0x615c81e24a50_0; 1 drivers
v0x615c81e388d0_9 .net v0x615c81e388d0 9, 31 0, v0x615c81e26cf0_0; 1 drivers
v0x615c81e388d0_10 .net v0x615c81e388d0 10, 31 0, v0x615c81e28f90_0; 1 drivers
v0x615c81e388d0_11 .net v0x615c81e388d0 11, 31 0, v0x615c81e2b230_0; 1 drivers
v0x615c81e388d0_12 .net v0x615c81e388d0 12, 31 0, v0x615c81e2d4d0_0; 1 drivers
v0x615c81e388d0_13 .net v0x615c81e388d0 13, 31 0, v0x615c81e2f770_0; 1 drivers
v0x615c81e388d0_14 .net v0x615c81e388d0 14, 31 0, v0x615c81e31a10_0; 1 drivers
v0x615c81e388d0_15 .net v0x615c81e388d0 15, 31 0, v0x615c81e33cb0_0; 1 drivers
v0x615c81e38a00_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
v0x615c81e38b30_0 .net "x", 31 0, v0x615c81e106d0_0;  alias, 1 drivers
v0x615c81e38bd0_0 .net "x_vld", 0 0, v0x615c81e107b0_0;  alias, 1 drivers
v0x615c81e38ca0_0 .net "y", 15 0, L_0x615c81e811b0;  alias, 1 drivers
v0x615c81e38d70_0 .net "y_vld", 0 0, L_0x615c81e80ff0;  alias, 1 drivers
L_0x615c81e74380 .part L_0x615c81e80970, 0, 1;
L_0x615c81e74d40 .part L_0x615c81e80970, 1, 1;
L_0x615c81e75750 .part L_0x615c81e80970, 2, 1;
L_0x615c81e76110 .part L_0x615c81e80970, 3, 1;
L_0x615c81e76b10 .part L_0x615c81e80970, 4, 1;
L_0x615c81e774d0 .part L_0x615c81e80970, 5, 1;
L_0x615c81e77ed0 .part L_0x615c81e80970, 6, 1;
L_0x615c81e78890 .part L_0x615c81e80970, 7, 1;
L_0x615c81e791d0 .part L_0x615c81e80970, 8, 1;
L_0x615c81e79b90 .part L_0x615c81e80970, 9, 1;
L_0x615c81e7a500 .part L_0x615c81e80970, 10, 1;
L_0x615c81e7aec0 .part L_0x615c81e80970, 11, 1;
L_0x615c81e7b8f0 .part L_0x615c81e80970, 12, 1;
L_0x615c81e7c2b0 .part L_0x615c81e80970, 13, 1;
L_0x615c81e7cc80 .part L_0x615c81e80970, 14, 1;
L_0x615c81e63070 .part L_0x615c81e80970, 15, 1;
LS_0x615c81e633b0_0_0 .concat8 [ 1 1 1 1], v0x615c81e13190_0, v0x615c81e15460_0, v0x615c81e17730_0, v0x615c81e19a60_0;
LS_0x615c81e633b0_0_4 .concat8 [ 1 1 1 1], v0x615c81e1bd10_0, v0x615c81e1dfb0_0, v0x615c81e20250_0, v0x615c81e22600_0;
LS_0x615c81e633b0_0_8 .concat8 [ 1 1 1 1], v0x615c81e248d0_0, v0x615c81e26b70_0, v0x615c81e28e10_0, v0x615c81e2b0b0_0;
LS_0x615c81e633b0_0_12 .concat8 [ 1 1 1 1], v0x615c81e2d350_0, v0x615c81e2f5f0_0, v0x615c81e31890_0, v0x615c81e33b30_0;
L_0x615c81e633b0 .concat8 [ 4 4 4 4], LS_0x615c81e633b0_0_0, LS_0x615c81e633b0_0_4, LS_0x615c81e633b0_0_8, LS_0x615c81e633b0_0_12;
L_0x615c81e7e2f0 .part L_0x615c81e633b0, 0, 1;
L_0x615c81e7e510 .part L_0x615c81e633b0, 1, 1;
L_0x615c81e7e690 .part L_0x615c81e633b0, 2, 1;
L_0x615c81e7e390 .part L_0x615c81e633b0, 3, 1;
L_0x615c81e7ea90 .part L_0x615c81e633b0, 4, 1;
L_0x615c81e7ed70 .part L_0x615c81e633b0, 5, 1;
L_0x615c81e7ef90 .part L_0x615c81e633b0, 6, 1;
L_0x615c81e7f280 .part L_0x615c81e633b0, 7, 1;
L_0x615c81e7f4a0 .part L_0x615c81e633b0, 8, 1;
L_0x615c81e7f7a0 .part L_0x615c81e633b0, 9, 1;
L_0x615c81e7f9c0 .part L_0x615c81e633b0, 10, 1;
L_0x615c81e7fcd0 .part L_0x615c81e633b0, 11, 1;
L_0x615c81e7fef0 .part L_0x615c81e633b0, 12, 1;
L_0x615c81e80210 .part L_0x615c81e633b0, 13, 1;
L_0x615c81e80430 .part L_0x615c81e633b0, 14, 1;
LS_0x615c81e80970_0_0 .concat8 [ 1 1 1 1], L_0x615c81e80ec0, L_0x615c81e7e2f0, L_0x615c81e7e510, L_0x615c81e7e690;
LS_0x615c81e80970_0_4 .concat8 [ 1 1 1 1], L_0x615c81e7e390, L_0x615c81e7ea90, L_0x615c81e7ed70, L_0x615c81e7ef90;
LS_0x615c81e80970_0_8 .concat8 [ 1 1 1 1], L_0x615c81e7f280, L_0x615c81e7f4a0, L_0x615c81e7f7a0, L_0x615c81e7f9c0;
LS_0x615c81e80970_0_12 .concat8 [ 1 1 1 1], L_0x615c81e7fcd0, L_0x615c81e7fef0, L_0x615c81e80210, L_0x615c81e80430;
L_0x615c81e80970 .concat8 [ 4 4 4 4], LS_0x615c81e80970_0_0, LS_0x615c81e80970_0_4, LS_0x615c81e80970_0_8, LS_0x615c81e80970_0_12;
L_0x615c81e80ff0 .part L_0x615c81e633b0, 15, 1;
L_0x615c81e811b0 .part v0x615c81e33cb0_0, 0, 16;
S_0x615c81e11420 .scope generate, "u[0]" "u[0]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e11620 .param/l "i" 0 10 41, +C4<00>;
S_0x615c81e11700 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e11420;
 .timescale 0 0;
S_0x615c81e118e0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e11700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e11ae0 .param/l "m" 0 12 3, C4<01000000000000000000000000000000>;
v0x615c81e12cf0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e12db0_0 .net "cox", 31 0, L_0x615c81e73db0;  1 drivers
v0x615c81e12e80_0 .net "coy", 31 0, L_0x615c81e73cb0;  1 drivers
v0x615c81e12f80_0 .net "ivld", 0 0, L_0x615c81e74380;  1 drivers
v0x615c81e13020_0 .net "ix", 31 0, L_0x615c81e80f80;  alias, 1 drivers
v0x615c81e130c0_0 .net "iy", 31 0, L_0x7b036298a8f0;  alias, 1 drivers
v0x615c81e13190_0 .var "ovld", 0 0;
v0x615c81e13230_0 .var "ox", 31 0;
v0x615c81e13310_0 .var "oy", 31 0;
v0x615c81e13480_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e11cd0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e118e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e11ed0 .param/l "m" 0 11 3, C4<01000000000000000000000000000000>;
L_0x7b03629896f0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e73a60 .functor OR 32, L_0x7b036298a8f0, L_0x7b03629896f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e73cb0 .functor OR 32, L_0x615c81e74020, L_0x615c81e74110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e11fd0_0 .net/2u *"_ivl_0", 31 0, L_0x7b03629896f0;  1 drivers
v0x615c81e120d0_0 .net *"_ivl_10", 31 0, L_0x615c81e74020;  1 drivers
v0x615c81e121b0_0 .net *"_ivl_12", 30 0, L_0x615c81e73ef0;  1 drivers
L_0x7b0362989738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e122a0_0 .net *"_ivl_14", 0 0, L_0x7b0362989738;  1 drivers
L_0x7b0362989780 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e12380_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989780;  1 drivers
L_0x7b03629897c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e124b0_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629897c8;  1 drivers
v0x615c81e12590_0 .net *"_ivl_20", 31 0, L_0x615c81e74110;  1 drivers
v0x615c81e12670_0 .net *"_ivl_6", 31 0, L_0x615c81e73c10;  1 drivers
v0x615c81e12750_0 .net "b", 31 0, L_0x615c81e73a60;  1 drivers
v0x615c81e12830_0 .net "ix", 31 0, L_0x615c81e80f80;  alias, 1 drivers
v0x615c81e12910_0 .net "iy", 31 0, L_0x7b036298a8f0;  alias, 1 drivers
v0x615c81e129f0_0 .net "ox", 31 0, L_0x615c81e73db0;  alias, 1 drivers
v0x615c81e12ad0_0 .net "oy", 31 0, L_0x615c81e73cb0;  alias, 1 drivers
v0x615c81e12bb0_0 .net "x_ge_b", 0 0, L_0x615c81e73b20;  1 drivers
L_0x615c81e73b20 .cmp/ge 32, L_0x615c81e80f80, L_0x615c81e73a60;
L_0x615c81e73c10 .arith/sub 32, L_0x615c81e80f80, L_0x615c81e73a60;
L_0x615c81e73db0 .functor MUXZ 32, L_0x615c81e80f80, L_0x615c81e73c10, L_0x615c81e73b20, C4<>;
L_0x615c81e73ef0 .part L_0x7b036298a8f0, 1, 31;
L_0x615c81e74020 .concat [ 31 1 0 0], L_0x615c81e73ef0, L_0x7b0362989738;
L_0x615c81e74110 .functor MUXZ 32, L_0x7b03629897c8, L_0x7b0362989780, L_0x615c81e73b20, C4<>;
S_0x615c81e13630 .scope generate, "u[1]" "u[1]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e13800 .param/l "i" 0 10 41, +C4<01>;
S_0x615c81e138c0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e13630;
 .timescale 0 0;
S_0x615c81e13aa0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e138c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e13ca0 .param/l "m" 0 12 3, C4<00010000000000000000000000000000>;
v0x615c81e14fb0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e15070_0 .net "cox", 31 0, L_0x615c81e74770;  1 drivers
v0x615c81e15130_0 .net "coy", 31 0, L_0x615c81e74670;  1 drivers
v0x615c81e15200_0 .net "ivld", 0 0, L_0x615c81e74d40;  1 drivers
v0x615c81e152a0_0 .net "ix", 31 0, L_0x615c81e7e430;  alias, 1 drivers
v0x615c81e15390_0 .net "iy", 31 0, L_0x615c81e7e4a0;  alias, 1 drivers
v0x615c81e15460_0 .var "ovld", 0 0;
v0x615c81e15500_0 .var "ox", 31 0;
v0x615c81e155e0_0 .var "oy", 31 0;
v0x615c81e15750_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e13f20 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e13aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e14120 .param/l "m" 0 11 3, C4<00010000000000000000000000000000>;
L_0x7b0362989810 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e74420 .functor OR 32, L_0x615c81e7e4a0, L_0x7b0362989810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e74670 .functor OR 32, L_0x615c81e749e0, L_0x615c81e74ad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e14290_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989810;  1 drivers
v0x615c81e14390_0 .net *"_ivl_10", 31 0, L_0x615c81e749e0;  1 drivers
v0x615c81e14470_0 .net *"_ivl_12", 30 0, L_0x615c81e748b0;  1 drivers
L_0x7b0362989858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e14560_0 .net *"_ivl_14", 0 0, L_0x7b0362989858;  1 drivers
L_0x7b03629898a0 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e14640_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629898a0;  1 drivers
L_0x7b03629898e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e14770_0 .net/2u *"_ivl_18", 31 0, L_0x7b03629898e8;  1 drivers
v0x615c81e14850_0 .net *"_ivl_20", 31 0, L_0x615c81e74ad0;  1 drivers
v0x615c81e14930_0 .net *"_ivl_6", 31 0, L_0x615c81e745d0;  1 drivers
v0x615c81e14a10_0 .net "b", 31 0, L_0x615c81e74420;  1 drivers
v0x615c81e14af0_0 .net "ix", 31 0, L_0x615c81e7e430;  alias, 1 drivers
v0x615c81e14bd0_0 .net "iy", 31 0, L_0x615c81e7e4a0;  alias, 1 drivers
v0x615c81e14cb0_0 .net "ox", 31 0, L_0x615c81e74770;  alias, 1 drivers
v0x615c81e14d90_0 .net "oy", 31 0, L_0x615c81e74670;  alias, 1 drivers
v0x615c81e14e70_0 .net "x_ge_b", 0 0, L_0x615c81e744e0;  1 drivers
L_0x615c81e744e0 .cmp/ge 32, L_0x615c81e7e430, L_0x615c81e74420;
L_0x615c81e745d0 .arith/sub 32, L_0x615c81e7e430, L_0x615c81e74420;
L_0x615c81e74770 .functor MUXZ 32, L_0x615c81e7e430, L_0x615c81e745d0, L_0x615c81e744e0, C4<>;
L_0x615c81e748b0 .part L_0x615c81e7e4a0, 1, 31;
L_0x615c81e749e0 .concat [ 31 1 0 0], L_0x615c81e748b0, L_0x7b0362989858;
L_0x615c81e74ad0 .functor MUXZ 32, L_0x7b03629898e8, L_0x7b03629898a0, L_0x615c81e744e0, C4<>;
S_0x615c81e15940 .scope generate, "u[2]" "u[2]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e15af0 .param/l "i" 0 10 41, +C4<010>;
S_0x615c81e15bb0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e15940;
 .timescale 0 0;
S_0x615c81e15d90 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e15bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e15f90 .param/l "m" 0 12 3, C4<00000100000000000000000000000000>;
v0x615c81e172a0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e17360_0 .net "cox", 31 0, L_0x615c81e75180;  1 drivers
v0x615c81e17420_0 .net "coy", 31 0, L_0x615c81e75080;  1 drivers
v0x615c81e17520_0 .net "ivld", 0 0, L_0x615c81e75750;  1 drivers
v0x615c81e175c0_0 .net "ix", 31 0, L_0x615c81e7e5b0;  alias, 1 drivers
v0x615c81e17660_0 .net "iy", 31 0, L_0x615c81e7e620;  alias, 1 drivers
v0x615c81e17730_0 .var "ovld", 0 0;
v0x615c81e177d0_0 .var "ox", 31 0;
v0x615c81e178b0_0 .var "oy", 31 0;
v0x615c81e17a20_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e16210 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e15d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e16410 .param/l "m" 0 11 3, C4<00000100000000000000000000000000>;
L_0x7b0362989930 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e74e30 .functor OR 32, L_0x615c81e7e620, L_0x7b0362989930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e75080 .functor OR 32, L_0x615c81e753f0, L_0x615c81e754e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e16580_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989930;  1 drivers
v0x615c81e16680_0 .net *"_ivl_10", 31 0, L_0x615c81e753f0;  1 drivers
v0x615c81e16760_0 .net *"_ivl_12", 30 0, L_0x615c81e752c0;  1 drivers
L_0x7b0362989978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e16850_0 .net *"_ivl_14", 0 0, L_0x7b0362989978;  1 drivers
L_0x7b03629899c0 .functor BUFT 1, C4<00000100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e16930_0 .net/2u *"_ivl_16", 31 0, L_0x7b03629899c0;  1 drivers
L_0x7b0362989a08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e16a60_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989a08;  1 drivers
v0x615c81e16b40_0 .net *"_ivl_20", 31 0, L_0x615c81e754e0;  1 drivers
v0x615c81e16c20_0 .net *"_ivl_6", 31 0, L_0x615c81e74fe0;  1 drivers
v0x615c81e16d00_0 .net "b", 31 0, L_0x615c81e74e30;  1 drivers
v0x615c81e16de0_0 .net "ix", 31 0, L_0x615c81e7e5b0;  alias, 1 drivers
v0x615c81e16ec0_0 .net "iy", 31 0, L_0x615c81e7e620;  alias, 1 drivers
v0x615c81e16fa0_0 .net "ox", 31 0, L_0x615c81e75180;  alias, 1 drivers
v0x615c81e17080_0 .net "oy", 31 0, L_0x615c81e75080;  alias, 1 drivers
v0x615c81e17160_0 .net "x_ge_b", 0 0, L_0x615c81e74ef0;  1 drivers
L_0x615c81e74ef0 .cmp/ge 32, L_0x615c81e7e5b0, L_0x615c81e74e30;
L_0x615c81e74fe0 .arith/sub 32, L_0x615c81e7e5b0, L_0x615c81e74e30;
L_0x615c81e75180 .functor MUXZ 32, L_0x615c81e7e5b0, L_0x615c81e74fe0, L_0x615c81e74ef0, C4<>;
L_0x615c81e752c0 .part L_0x615c81e7e620, 1, 31;
L_0x615c81e753f0 .concat [ 31 1 0 0], L_0x615c81e752c0, L_0x7b0362989978;
L_0x615c81e754e0 .functor MUXZ 32, L_0x7b0362989a08, L_0x7b03629899c0, L_0x615c81e74ef0, C4<>;
S_0x615c81e17bc0 .scope generate, "u[3]" "u[3]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e17d70 .param/l "i" 0 10 41, +C4<011>;
S_0x615c81e17e50 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e17bc0;
 .timescale 0 0;
S_0x615c81e18030 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e17e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e18230 .param/l "m" 0 12 3, C4<00000001000000000000000000000000>;
v0x615c81e19540_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e19690_0 .net "cox", 31 0, L_0x615c81e75b40;  1 drivers
v0x615c81e19750_0 .net "coy", 31 0, L_0x615c81e75a40;  1 drivers
v0x615c81e19850_0 .net "ivld", 0 0, L_0x615c81e76110;  1 drivers
v0x615c81e198f0_0 .net "ix", 31 0, L_0x615c81e7e7e0;  alias, 1 drivers
v0x615c81e19990_0 .net "iy", 31 0, L_0x615c81e7e850;  alias, 1 drivers
v0x615c81e19a60_0 .var "ovld", 0 0;
v0x615c81e19b00_0 .var "ox", 31 0;
v0x615c81e19be0_0 .var "oy", 31 0;
v0x615c81e19d50_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e184b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e18030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e186b0 .param/l "m" 0 11 3, C4<00000001000000000000000000000000>;
L_0x7b0362989a50 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e757f0 .functor OR 32, L_0x615c81e7e850, L_0x7b0362989a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e75a40 .functor OR 32, L_0x615c81e75db0, L_0x615c81e75ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e18820_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989a50;  1 drivers
v0x615c81e18920_0 .net *"_ivl_10", 31 0, L_0x615c81e75db0;  1 drivers
v0x615c81e18a00_0 .net *"_ivl_12", 30 0, L_0x615c81e75c80;  1 drivers
L_0x7b0362989a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e18af0_0 .net *"_ivl_14", 0 0, L_0x7b0362989a98;  1 drivers
L_0x7b0362989ae0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e18bd0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989ae0;  1 drivers
L_0x7b0362989b28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e18d00_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989b28;  1 drivers
v0x615c81e18de0_0 .net *"_ivl_20", 31 0, L_0x615c81e75ea0;  1 drivers
v0x615c81e18ec0_0 .net *"_ivl_6", 31 0, L_0x615c81e759a0;  1 drivers
v0x615c81e18fa0_0 .net "b", 31 0, L_0x615c81e757f0;  1 drivers
v0x615c81e19080_0 .net "ix", 31 0, L_0x615c81e7e7e0;  alias, 1 drivers
v0x615c81e19160_0 .net "iy", 31 0, L_0x615c81e7e850;  alias, 1 drivers
v0x615c81e19240_0 .net "ox", 31 0, L_0x615c81e75b40;  alias, 1 drivers
v0x615c81e19320_0 .net "oy", 31 0, L_0x615c81e75a40;  alias, 1 drivers
v0x615c81e19400_0 .net "x_ge_b", 0 0, L_0x615c81e758b0;  1 drivers
L_0x615c81e758b0 .cmp/ge 32, L_0x615c81e7e7e0, L_0x615c81e757f0;
L_0x615c81e759a0 .arith/sub 32, L_0x615c81e7e7e0, L_0x615c81e757f0;
L_0x615c81e75b40 .functor MUXZ 32, L_0x615c81e7e7e0, L_0x615c81e759a0, L_0x615c81e758b0, C4<>;
L_0x615c81e75c80 .part L_0x615c81e7e850, 1, 31;
L_0x615c81e75db0 .concat [ 31 1 0 0], L_0x615c81e75c80, L_0x7b0362989a98;
L_0x615c81e75ea0 .functor MUXZ 32, L_0x7b0362989b28, L_0x7b0362989ae0, L_0x615c81e758b0, C4<>;
S_0x615c81e19f80 .scope generate, "u[4]" "u[4]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e18c70 .param/l "i" 0 10 41, +C4<0100>;
S_0x615c81e1a1c0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e19f80;
 .timescale 0 0;
S_0x615c81e1a3a0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e1a1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e1a5a0 .param/l "m" 0 12 3, C4<00000000010000000000000000000000>;
v0x615c81e1b880_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e1b940_0 .net "cox", 31 0, L_0x615c81e76540;  1 drivers
v0x615c81e1ba00_0 .net "coy", 31 0, L_0x615c81e76440;  1 drivers
v0x615c81e1bb00_0 .net "ivld", 0 0, L_0x615c81e76b10;  1 drivers
v0x615c81e1bba0_0 .net "ix", 31 0, L_0x615c81e7e910;  alias, 1 drivers
v0x615c81e1bc40_0 .net "iy", 31 0, L_0x615c81e7e9d0;  alias, 1 drivers
v0x615c81e1bd10_0 .var "ovld", 0 0;
v0x615c81e1bdb0_0 .var "ox", 31 0;
v0x615c81e1be90_0 .var "oy", 31 0;
v0x615c81e1c000_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e1a7f0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e1a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e1a9f0 .param/l "m" 0 11 3, C4<00000000010000000000000000000000>;
L_0x7b0362989b70 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e76240 .functor OR 32, L_0x615c81e7e9d0, L_0x7b0362989b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e76440 .functor OR 32, L_0x615c81e767b0, L_0x615c81e768a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e1ab60_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989b70;  1 drivers
v0x615c81e1ac60_0 .net *"_ivl_10", 31 0, L_0x615c81e767b0;  1 drivers
v0x615c81e1ad40_0 .net *"_ivl_12", 30 0, L_0x615c81e76680;  1 drivers
L_0x7b0362989bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e1ae30_0 .net *"_ivl_14", 0 0, L_0x7b0362989bb8;  1 drivers
L_0x7b0362989c00 .functor BUFT 1, C4<00000000010000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1af10_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989c00;  1 drivers
L_0x7b0362989c48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1b040_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989c48;  1 drivers
v0x615c81e1b120_0 .net *"_ivl_20", 31 0, L_0x615c81e768a0;  1 drivers
v0x615c81e1b200_0 .net *"_ivl_6", 31 0, L_0x615c81e763a0;  1 drivers
v0x615c81e1b2e0_0 .net "b", 31 0, L_0x615c81e76240;  1 drivers
v0x615c81e1b3c0_0 .net "ix", 31 0, L_0x615c81e7e910;  alias, 1 drivers
v0x615c81e1b4a0_0 .net "iy", 31 0, L_0x615c81e7e9d0;  alias, 1 drivers
v0x615c81e1b580_0 .net "ox", 31 0, L_0x615c81e76540;  alias, 1 drivers
v0x615c81e1b660_0 .net "oy", 31 0, L_0x615c81e76440;  alias, 1 drivers
v0x615c81e1b740_0 .net "x_ge_b", 0 0, L_0x615c81e762b0;  1 drivers
L_0x615c81e762b0 .cmp/ge 32, L_0x615c81e7e910, L_0x615c81e76240;
L_0x615c81e763a0 .arith/sub 32, L_0x615c81e7e910, L_0x615c81e76240;
L_0x615c81e76540 .functor MUXZ 32, L_0x615c81e7e910, L_0x615c81e763a0, L_0x615c81e762b0, C4<>;
L_0x615c81e76680 .part L_0x615c81e7e9d0, 1, 31;
L_0x615c81e767b0 .concat [ 31 1 0 0], L_0x615c81e76680, L_0x7b0362989bb8;
L_0x615c81e768a0 .functor MUXZ 32, L_0x7b0362989c48, L_0x7b0362989c00, L_0x615c81e762b0, C4<>;
S_0x615c81e1c1a0 .scope generate, "u[5]" "u[5]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e1c350 .param/l "i" 0 10 41, +C4<0101>;
S_0x615c81e1c430 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e1c1a0;
 .timescale 0 0;
S_0x615c81e1c610 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e1c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e1c810 .param/l "m" 0 12 3, C4<00000000000100000000000000000000>;
v0x615c81e1db20_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e1dbe0_0 .net "cox", 31 0, L_0x615c81e76f00;  1 drivers
v0x615c81e1dca0_0 .net "coy", 31 0, L_0x615c81e76e00;  1 drivers
v0x615c81e1dda0_0 .net "ivld", 0 0, L_0x615c81e774d0;  1 drivers
v0x615c81e1de40_0 .net "ix", 31 0, L_0x615c81e7ebf0;  alias, 1 drivers
v0x615c81e1dee0_0 .net "iy", 31 0, L_0x615c81e7ecb0;  alias, 1 drivers
v0x615c81e1dfb0_0 .var "ovld", 0 0;
v0x615c81e1e050_0 .var "ox", 31 0;
v0x615c81e1e130_0 .var "oy", 31 0;
v0x615c81e1e2a0_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e1ca90 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e1c610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e1cc90 .param/l "m" 0 11 3, C4<00000000000100000000000000000000>;
L_0x7b0362989c90 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e76bb0 .functor OR 32, L_0x615c81e7ecb0, L_0x7b0362989c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e76e00 .functor OR 32, L_0x615c81e77170, L_0x615c81e77260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e1ce00_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989c90;  1 drivers
v0x615c81e1cf00_0 .net *"_ivl_10", 31 0, L_0x615c81e77170;  1 drivers
v0x615c81e1cfe0_0 .net *"_ivl_12", 30 0, L_0x615c81e77040;  1 drivers
L_0x7b0362989cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e1d0d0_0 .net *"_ivl_14", 0 0, L_0x7b0362989cd8;  1 drivers
L_0x7b0362989d20 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1d1b0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989d20;  1 drivers
L_0x7b0362989d68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1d2e0_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989d68;  1 drivers
v0x615c81e1d3c0_0 .net *"_ivl_20", 31 0, L_0x615c81e77260;  1 drivers
v0x615c81e1d4a0_0 .net *"_ivl_6", 31 0, L_0x615c81e76d60;  1 drivers
v0x615c81e1d580_0 .net "b", 31 0, L_0x615c81e76bb0;  1 drivers
v0x615c81e1d660_0 .net "ix", 31 0, L_0x615c81e7ebf0;  alias, 1 drivers
v0x615c81e1d740_0 .net "iy", 31 0, L_0x615c81e7ecb0;  alias, 1 drivers
v0x615c81e1d820_0 .net "ox", 31 0, L_0x615c81e76f00;  alias, 1 drivers
v0x615c81e1d900_0 .net "oy", 31 0, L_0x615c81e76e00;  alias, 1 drivers
v0x615c81e1d9e0_0 .net "x_ge_b", 0 0, L_0x615c81e76c70;  1 drivers
L_0x615c81e76c70 .cmp/ge 32, L_0x615c81e7ebf0, L_0x615c81e76bb0;
L_0x615c81e76d60 .arith/sub 32, L_0x615c81e7ebf0, L_0x615c81e76bb0;
L_0x615c81e76f00 .functor MUXZ 32, L_0x615c81e7ebf0, L_0x615c81e76d60, L_0x615c81e76c70, C4<>;
L_0x615c81e77040 .part L_0x615c81e7ecb0, 1, 31;
L_0x615c81e77170 .concat [ 31 1 0 0], L_0x615c81e77040, L_0x7b0362989cd8;
L_0x615c81e77260 .functor MUXZ 32, L_0x7b0362989d68, L_0x7b0362989d20, L_0x615c81e76c70, C4<>;
S_0x615c81e1e440 .scope generate, "u[6]" "u[6]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e1e5f0 .param/l "i" 0 10 41, +C4<0110>;
S_0x615c81e1e6d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e1e440;
 .timescale 0 0;
S_0x615c81e1e8b0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e1e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e1eab0 .param/l "m" 0 12 3, C4<00000000000001000000000000000000>;
v0x615c81e1fdc0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e1fe80_0 .net "cox", 31 0, L_0x615c81e77900;  1 drivers
v0x615c81e1ff40_0 .net "coy", 31 0, L_0x615c81e77800;  1 drivers
v0x615c81e20040_0 .net "ivld", 0 0, L_0x615c81e77ed0;  1 drivers
v0x615c81e200e0_0 .net "ix", 31 0, L_0x615c81e7ee10;  alias, 1 drivers
v0x615c81e20180_0 .net "iy", 31 0, L_0x615c81e7eed0;  alias, 1 drivers
v0x615c81e20250_0 .var "ovld", 0 0;
v0x615c81e202f0_0 .var "ox", 31 0;
v0x615c81e203d0_0 .var "oy", 31 0;
v0x615c81e20540_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e1ed30 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e1e8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e1ef30 .param/l "m" 0 11 3, C4<00000000000001000000000000000000>;
L_0x7b0362989db0 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e775b0 .functor OR 32, L_0x615c81e7eed0, L_0x7b0362989db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e77800 .functor OR 32, L_0x615c81e77b70, L_0x615c81e77c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e1f0a0_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989db0;  1 drivers
v0x615c81e1f1a0_0 .net *"_ivl_10", 31 0, L_0x615c81e77b70;  1 drivers
v0x615c81e1f280_0 .net *"_ivl_12", 30 0, L_0x615c81e77a40;  1 drivers
L_0x7b0362989df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e1f370_0 .net *"_ivl_14", 0 0, L_0x7b0362989df8;  1 drivers
L_0x7b0362989e40 .functor BUFT 1, C4<00000000000001000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1f450_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989e40;  1 drivers
L_0x7b0362989e88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e1f580_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989e88;  1 drivers
v0x615c81e1f660_0 .net *"_ivl_20", 31 0, L_0x615c81e77c60;  1 drivers
v0x615c81e1f740_0 .net *"_ivl_6", 31 0, L_0x615c81e77760;  1 drivers
v0x615c81e1f820_0 .net "b", 31 0, L_0x615c81e775b0;  1 drivers
v0x615c81e1f900_0 .net "ix", 31 0, L_0x615c81e7ee10;  alias, 1 drivers
v0x615c81e1f9e0_0 .net "iy", 31 0, L_0x615c81e7eed0;  alias, 1 drivers
v0x615c81e1fac0_0 .net "ox", 31 0, L_0x615c81e77900;  alias, 1 drivers
v0x615c81e1fba0_0 .net "oy", 31 0, L_0x615c81e77800;  alias, 1 drivers
v0x615c81e1fc80_0 .net "x_ge_b", 0 0, L_0x615c81e77670;  1 drivers
L_0x615c81e77670 .cmp/ge 32, L_0x615c81e7ee10, L_0x615c81e775b0;
L_0x615c81e77760 .arith/sub 32, L_0x615c81e7ee10, L_0x615c81e775b0;
L_0x615c81e77900 .functor MUXZ 32, L_0x615c81e7ee10, L_0x615c81e77760, L_0x615c81e77670, C4<>;
L_0x615c81e77a40 .part L_0x615c81e7eed0, 1, 31;
L_0x615c81e77b70 .concat [ 31 1 0 0], L_0x615c81e77a40, L_0x7b0362989df8;
L_0x615c81e77c60 .functor MUXZ 32, L_0x7b0362989e88, L_0x7b0362989e40, L_0x615c81e77670, C4<>;
S_0x615c81e206e0 .scope generate, "u[7]" "u[7]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e20890 .param/l "i" 0 10 41, +C4<0111>;
S_0x615c81e20970 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e206e0;
 .timescale 0 0;
S_0x615c81e20b50 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e20970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e20d50 .param/l "m" 0 12 3, C4<00000000000000010000000000000000>;
v0x615c81e22060_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e22230_0 .net "cox", 31 0, L_0x615c81e782c0;  1 drivers
v0x615c81e222f0_0 .net "coy", 31 0, L_0x615c81e781c0;  1 drivers
v0x615c81e223f0_0 .net "ivld", 0 0, L_0x615c81e78890;  1 drivers
v0x615c81e22490_0 .net "ix", 31 0, L_0x615c81e7f100;  alias, 1 drivers
v0x615c81e22530_0 .net "iy", 31 0, L_0x615c81e7f1c0;  alias, 1 drivers
v0x615c81e22600_0 .var "ovld", 0 0;
v0x615c81e226a0_0 .var "ox", 31 0;
v0x615c81e22780_0 .var "oy", 31 0;
v0x615c81e22860_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e20fd0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e20b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e211d0 .param/l "m" 0 11 3, C4<00000000000000010000000000000000>;
L_0x7b0362989ed0 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e77f70 .functor OR 32, L_0x615c81e7f1c0, L_0x7b0362989ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e781c0 .functor OR 32, L_0x615c81e78530, L_0x615c81e78620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e21340_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989ed0;  1 drivers
v0x615c81e21440_0 .net *"_ivl_10", 31 0, L_0x615c81e78530;  1 drivers
v0x615c81e21520_0 .net *"_ivl_12", 30 0, L_0x615c81e78400;  1 drivers
L_0x7b0362989f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e21610_0 .net *"_ivl_14", 0 0, L_0x7b0362989f18;  1 drivers
L_0x7b0362989f60 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e216f0_0 .net/2u *"_ivl_16", 31 0, L_0x7b0362989f60;  1 drivers
L_0x7b0362989fa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e21820_0 .net/2u *"_ivl_18", 31 0, L_0x7b0362989fa8;  1 drivers
v0x615c81e21900_0 .net *"_ivl_20", 31 0, L_0x615c81e78620;  1 drivers
v0x615c81e219e0_0 .net *"_ivl_6", 31 0, L_0x615c81e78120;  1 drivers
v0x615c81e21ac0_0 .net "b", 31 0, L_0x615c81e77f70;  1 drivers
v0x615c81e21ba0_0 .net "ix", 31 0, L_0x615c81e7f100;  alias, 1 drivers
v0x615c81e21c80_0 .net "iy", 31 0, L_0x615c81e7f1c0;  alias, 1 drivers
v0x615c81e21d60_0 .net "ox", 31 0, L_0x615c81e782c0;  alias, 1 drivers
v0x615c81e21e40_0 .net "oy", 31 0, L_0x615c81e781c0;  alias, 1 drivers
v0x615c81e21f20_0 .net "x_ge_b", 0 0, L_0x615c81e78030;  1 drivers
L_0x615c81e78030 .cmp/ge 32, L_0x615c81e7f100, L_0x615c81e77f70;
L_0x615c81e78120 .arith/sub 32, L_0x615c81e7f100, L_0x615c81e77f70;
L_0x615c81e782c0 .functor MUXZ 32, L_0x615c81e7f100, L_0x615c81e78120, L_0x615c81e78030, C4<>;
L_0x615c81e78400 .part L_0x615c81e7f1c0, 1, 31;
L_0x615c81e78530 .concat [ 31 1 0 0], L_0x615c81e78400, L_0x7b0362989f18;
L_0x615c81e78620 .functor MUXZ 32, L_0x7b0362989fa8, L_0x7b0362989f60, L_0x615c81e78030, C4<>;
S_0x615c81e22b10 .scope generate, "u[8]" "u[8]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e146e0 .param/l "i" 0 10 41, +C4<01000>;
S_0x615c81e22d50 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e22b10;
 .timescale 0 0;
S_0x615c81e22f30 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e22d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e23130 .param/l "m" 0 12 3, C4<00000000000000000100000000000000>;
v0x615c81e24440_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e24500_0 .net "cox", 31 0, L_0x615c81e78c40;  1 drivers
v0x615c81e245c0_0 .net "coy", 31 0, L_0x615c81e78bd0;  1 drivers
v0x615c81e246c0_0 .net "ivld", 0 0, L_0x615c81e791d0;  1 drivers
v0x615c81e24760_0 .net "ix", 31 0, L_0x615c81e7f320;  alias, 1 drivers
v0x615c81e24800_0 .net "iy", 31 0, L_0x615c81e7f3e0;  alias, 1 drivers
v0x615c81e248d0_0 .var "ovld", 0 0;
v0x615c81e24970_0 .var "ox", 31 0;
v0x615c81e24a50_0 .var "oy", 31 0;
v0x615c81e24bc0_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e233b0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e22f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e235b0 .param/l "m" 0 11 3, C4<00000000000000000100000000000000>;
L_0x7b0362989ff0 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e78980 .functor OR 32, L_0x615c81e7f3e0, L_0x7b0362989ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e78bd0 .functor OR 32, L_0x615c81e78eb0, L_0x615c81e78fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e23720_0 .net/2u *"_ivl_0", 31 0, L_0x7b0362989ff0;  1 drivers
v0x615c81e23820_0 .net *"_ivl_10", 31 0, L_0x615c81e78eb0;  1 drivers
v0x615c81e23900_0 .net *"_ivl_12", 30 0, L_0x615c81e78d80;  1 drivers
L_0x7b036298a038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e239f0_0 .net *"_ivl_14", 0 0, L_0x7b036298a038;  1 drivers
L_0x7b036298a080 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e23ad0_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a080;  1 drivers
L_0x7b036298a0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e23c00_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a0c8;  1 drivers
v0x615c81e23ce0_0 .net *"_ivl_20", 31 0, L_0x615c81e78fa0;  1 drivers
v0x615c81e23dc0_0 .net *"_ivl_6", 31 0, L_0x615c81e78b30;  1 drivers
v0x615c81e23ea0_0 .net "b", 31 0, L_0x615c81e78980;  1 drivers
v0x615c81e23f80_0 .net "ix", 31 0, L_0x615c81e7f320;  alias, 1 drivers
v0x615c81e24060_0 .net "iy", 31 0, L_0x615c81e7f3e0;  alias, 1 drivers
v0x615c81e24140_0 .net "ox", 31 0, L_0x615c81e78c40;  alias, 1 drivers
v0x615c81e24220_0 .net "oy", 31 0, L_0x615c81e78bd0;  alias, 1 drivers
v0x615c81e24300_0 .net "x_ge_b", 0 0, L_0x615c81e78a40;  1 drivers
L_0x615c81e78a40 .cmp/ge 32, L_0x615c81e7f320, L_0x615c81e78980;
L_0x615c81e78b30 .arith/sub 32, L_0x615c81e7f320, L_0x615c81e78980;
L_0x615c81e78c40 .functor MUXZ 32, L_0x615c81e7f320, L_0x615c81e78b30, L_0x615c81e78a40, C4<>;
L_0x615c81e78d80 .part L_0x615c81e7f3e0, 1, 31;
L_0x615c81e78eb0 .concat [ 31 1 0 0], L_0x615c81e78d80, L_0x7b036298a038;
L_0x615c81e78fa0 .functor MUXZ 32, L_0x7b036298a0c8, L_0x7b036298a080, L_0x615c81e78a40, C4<>;
S_0x615c81e24d60 .scope generate, "u[9]" "u[9]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e24f10 .param/l "i" 0 10 41, +C4<01001>;
S_0x615c81e24ff0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e24d60;
 .timescale 0 0;
S_0x615c81e251d0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e24ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e253d0 .param/l "m" 0 12 3, C4<00000000000000000001000000000000>;
v0x615c81e266e0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e267a0_0 .net "cox", 31 0, L_0x615c81e795c0;  1 drivers
v0x615c81e26860_0 .net "coy", 31 0, L_0x615c81e794c0;  1 drivers
v0x615c81e26960_0 .net "ivld", 0 0, L_0x615c81e79b90;  1 drivers
v0x615c81e26a00_0 .net "ix", 31 0, L_0x615c81e7f620;  alias, 1 drivers
v0x615c81e26aa0_0 .net "iy", 31 0, L_0x615c81e7f6e0;  alias, 1 drivers
v0x615c81e26b70_0 .var "ovld", 0 0;
v0x615c81e26c10_0 .var "ox", 31 0;
v0x615c81e26cf0_0 .var "oy", 31 0;
v0x615c81e26e60_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e25650 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e251d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e25850 .param/l "m" 0 11 3, C4<00000000000000000001000000000000>;
L_0x7b036298a110 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e79270 .functor OR 32, L_0x615c81e7f6e0, L_0x7b036298a110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e794c0 .functor OR 32, L_0x615c81e79830, L_0x615c81e79920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e259c0_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a110;  1 drivers
v0x615c81e25ac0_0 .net *"_ivl_10", 31 0, L_0x615c81e79830;  1 drivers
v0x615c81e25ba0_0 .net *"_ivl_12", 30 0, L_0x615c81e79700;  1 drivers
L_0x7b036298a158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e25c90_0 .net *"_ivl_14", 0 0, L_0x7b036298a158;  1 drivers
L_0x7b036298a1a0 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e25d70_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a1a0;  1 drivers
L_0x7b036298a1e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e25ea0_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a1e8;  1 drivers
v0x615c81e25f80_0 .net *"_ivl_20", 31 0, L_0x615c81e79920;  1 drivers
v0x615c81e26060_0 .net *"_ivl_6", 31 0, L_0x615c81e79420;  1 drivers
v0x615c81e26140_0 .net "b", 31 0, L_0x615c81e79270;  1 drivers
v0x615c81e26220_0 .net "ix", 31 0, L_0x615c81e7f620;  alias, 1 drivers
v0x615c81e26300_0 .net "iy", 31 0, L_0x615c81e7f6e0;  alias, 1 drivers
v0x615c81e263e0_0 .net "ox", 31 0, L_0x615c81e795c0;  alias, 1 drivers
v0x615c81e264c0_0 .net "oy", 31 0, L_0x615c81e794c0;  alias, 1 drivers
v0x615c81e265a0_0 .net "x_ge_b", 0 0, L_0x615c81e79330;  1 drivers
L_0x615c81e79330 .cmp/ge 32, L_0x615c81e7f620, L_0x615c81e79270;
L_0x615c81e79420 .arith/sub 32, L_0x615c81e7f620, L_0x615c81e79270;
L_0x615c81e795c0 .functor MUXZ 32, L_0x615c81e7f620, L_0x615c81e79420, L_0x615c81e79330, C4<>;
L_0x615c81e79700 .part L_0x615c81e7f6e0, 1, 31;
L_0x615c81e79830 .concat [ 31 1 0 0], L_0x615c81e79700, L_0x7b036298a158;
L_0x615c81e79920 .functor MUXZ 32, L_0x7b036298a1e8, L_0x7b036298a1a0, L_0x615c81e79330, C4<>;
S_0x615c81e27000 .scope generate, "u[10]" "u[10]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e271b0 .param/l "i" 0 10 41, +C4<01010>;
S_0x615c81e27290 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e27000;
 .timescale 0 0;
S_0x615c81e27470 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e27290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e27670 .param/l "m" 0 12 3, C4<00000000000000000000010000000000>;
v0x615c81e28980_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e28a40_0 .net "cox", 31 0, L_0x615c81e79f30;  1 drivers
v0x615c81e28b00_0 .net "coy", 31 0, L_0x615c81e79e30;  1 drivers
v0x615c81e28c00_0 .net "ivld", 0 0, L_0x615c81e7a500;  1 drivers
v0x615c81e28ca0_0 .net "ix", 31 0, L_0x615c81e7f840;  alias, 1 drivers
v0x615c81e28d40_0 .net "iy", 31 0, L_0x615c81e7f900;  alias, 1 drivers
v0x615c81e28e10_0 .var "ovld", 0 0;
v0x615c81e28eb0_0 .var "ox", 31 0;
v0x615c81e28f90_0 .var "oy", 31 0;
v0x615c81e29100_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e278f0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e27470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e27af0 .param/l "m" 0 11 3, C4<00000000000000000000010000000000>;
L_0x7b036298a230 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e79c30 .functor OR 32, L_0x615c81e7f900, L_0x7b036298a230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e79e30 .functor OR 32, L_0x615c81e7a1a0, L_0x615c81e7a290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e27c60_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a230;  1 drivers
v0x615c81e27d60_0 .net *"_ivl_10", 31 0, L_0x615c81e7a1a0;  1 drivers
v0x615c81e27e40_0 .net *"_ivl_12", 30 0, L_0x615c81e7a070;  1 drivers
L_0x7b036298a278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e27f30_0 .net *"_ivl_14", 0 0, L_0x7b036298a278;  1 drivers
L_0x7b036298a2c0 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e28010_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a2c0;  1 drivers
L_0x7b036298a308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e28140_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a308;  1 drivers
v0x615c81e28220_0 .net *"_ivl_20", 31 0, L_0x615c81e7a290;  1 drivers
v0x615c81e28300_0 .net *"_ivl_6", 31 0, L_0x615c81e79d90;  1 drivers
v0x615c81e283e0_0 .net "b", 31 0, L_0x615c81e79c30;  1 drivers
v0x615c81e284c0_0 .net "ix", 31 0, L_0x615c81e7f840;  alias, 1 drivers
v0x615c81e285a0_0 .net "iy", 31 0, L_0x615c81e7f900;  alias, 1 drivers
v0x615c81e28680_0 .net "ox", 31 0, L_0x615c81e79f30;  alias, 1 drivers
v0x615c81e28760_0 .net "oy", 31 0, L_0x615c81e79e30;  alias, 1 drivers
v0x615c81e28840_0 .net "x_ge_b", 0 0, L_0x615c81e79ca0;  1 drivers
L_0x615c81e79ca0 .cmp/ge 32, L_0x615c81e7f840, L_0x615c81e79c30;
L_0x615c81e79d90 .arith/sub 32, L_0x615c81e7f840, L_0x615c81e79c30;
L_0x615c81e79f30 .functor MUXZ 32, L_0x615c81e7f840, L_0x615c81e79d90, L_0x615c81e79ca0, C4<>;
L_0x615c81e7a070 .part L_0x615c81e7f900, 1, 31;
L_0x615c81e7a1a0 .concat [ 31 1 0 0], L_0x615c81e7a070, L_0x7b036298a278;
L_0x615c81e7a290 .functor MUXZ 32, L_0x7b036298a308, L_0x7b036298a2c0, L_0x615c81e79ca0, C4<>;
S_0x615c81e292a0 .scope generate, "u[11]" "u[11]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e29450 .param/l "i" 0 10 41, +C4<01011>;
S_0x615c81e29530 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e292a0;
 .timescale 0 0;
S_0x615c81e29710 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e29530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e29910 .param/l "m" 0 12 3, C4<00000000000000000000000100000000>;
v0x615c81e2ac20_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e2ace0_0 .net "cox", 31 0, L_0x615c81e7a8f0;  1 drivers
v0x615c81e2ada0_0 .net "coy", 31 0, L_0x615c81e7a7f0;  1 drivers
v0x615c81e2aea0_0 .net "ivld", 0 0, L_0x615c81e7aec0;  1 drivers
v0x615c81e2af40_0 .net "ix", 31 0, L_0x615c81e7fb50;  alias, 1 drivers
v0x615c81e2afe0_0 .net "iy", 31 0, L_0x615c81e7fc10;  alias, 1 drivers
v0x615c81e2b0b0_0 .var "ovld", 0 0;
v0x615c81e2b150_0 .var "ox", 31 0;
v0x615c81e2b230_0 .var "oy", 31 0;
v0x615c81e2b3a0_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e29b90 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e29710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e29d90 .param/l "m" 0 11 3, C4<00000000000000000000000100000000>;
L_0x7b036298a350 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e7a5a0 .functor OR 32, L_0x615c81e7fc10, L_0x7b036298a350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7a7f0 .functor OR 32, L_0x615c81e7ab60, L_0x615c81e7ac50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e29f00_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a350;  1 drivers
v0x615c81e2a000_0 .net *"_ivl_10", 31 0, L_0x615c81e7ab60;  1 drivers
v0x615c81e2a0e0_0 .net *"_ivl_12", 30 0, L_0x615c81e7aa30;  1 drivers
L_0x7b036298a398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e2a1d0_0 .net *"_ivl_14", 0 0, L_0x7b036298a398;  1 drivers
L_0x7b036298a3e0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2a2b0_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a3e0;  1 drivers
L_0x7b036298a428 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2a3e0_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a428;  1 drivers
v0x615c81e2a4c0_0 .net *"_ivl_20", 31 0, L_0x615c81e7ac50;  1 drivers
v0x615c81e2a5a0_0 .net *"_ivl_6", 31 0, L_0x615c81e7a750;  1 drivers
v0x615c81e2a680_0 .net "b", 31 0, L_0x615c81e7a5a0;  1 drivers
v0x615c81e2a760_0 .net "ix", 31 0, L_0x615c81e7fb50;  alias, 1 drivers
v0x615c81e2a840_0 .net "iy", 31 0, L_0x615c81e7fc10;  alias, 1 drivers
v0x615c81e2a920_0 .net "ox", 31 0, L_0x615c81e7a8f0;  alias, 1 drivers
v0x615c81e2aa00_0 .net "oy", 31 0, L_0x615c81e7a7f0;  alias, 1 drivers
v0x615c81e2aae0_0 .net "x_ge_b", 0 0, L_0x615c81e7a660;  1 drivers
L_0x615c81e7a660 .cmp/ge 32, L_0x615c81e7fb50, L_0x615c81e7a5a0;
L_0x615c81e7a750 .arith/sub 32, L_0x615c81e7fb50, L_0x615c81e7a5a0;
L_0x615c81e7a8f0 .functor MUXZ 32, L_0x615c81e7fb50, L_0x615c81e7a750, L_0x615c81e7a660, C4<>;
L_0x615c81e7aa30 .part L_0x615c81e7fc10, 1, 31;
L_0x615c81e7ab60 .concat [ 31 1 0 0], L_0x615c81e7aa30, L_0x7b036298a398;
L_0x615c81e7ac50 .functor MUXZ 32, L_0x7b036298a428, L_0x7b036298a3e0, L_0x615c81e7a660, C4<>;
S_0x615c81e2b540 .scope generate, "u[12]" "u[12]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e2b6f0 .param/l "i" 0 10 41, +C4<01100>;
S_0x615c81e2b7d0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e2b540;
 .timescale 0 0;
S_0x615c81e2b9b0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e2b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e2bbb0 .param/l "m" 0 12 3, C4<00000000000000000000000001000000>;
v0x615c81e2cec0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e2cf80_0 .net "cox", 31 0, L_0x615c81e7b320;  1 drivers
v0x615c81e2d040_0 .net "coy", 31 0, L_0x615c81e7b220;  1 drivers
v0x615c81e2d140_0 .net "ivld", 0 0, L_0x615c81e7b8f0;  1 drivers
v0x615c81e2d1e0_0 .net "ix", 31 0, L_0x615c81e7fd70;  alias, 1 drivers
v0x615c81e2d280_0 .net "iy", 31 0, L_0x615c81e7fe30;  alias, 1 drivers
v0x615c81e2d350_0 .var "ovld", 0 0;
v0x615c81e2d3f0_0 .var "ox", 31 0;
v0x615c81e2d4d0_0 .var "oy", 31 0;
v0x615c81e2d640_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e2be30 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e2b9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e2c030 .param/l "m" 0 11 3, C4<00000000000000000000000001000000>;
L_0x7b036298a470 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e7afd0 .functor OR 32, L_0x615c81e7fe30, L_0x7b036298a470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7b220 .functor OR 32, L_0x615c81e7b590, L_0x615c81e7b680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e2c1a0_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a470;  1 drivers
v0x615c81e2c2a0_0 .net *"_ivl_10", 31 0, L_0x615c81e7b590;  1 drivers
v0x615c81e2c380_0 .net *"_ivl_12", 30 0, L_0x615c81e7b460;  1 drivers
L_0x7b036298a4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e2c470_0 .net *"_ivl_14", 0 0, L_0x7b036298a4b8;  1 drivers
L_0x7b036298a500 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2c550_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a500;  1 drivers
L_0x7b036298a548 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2c680_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a548;  1 drivers
v0x615c81e2c760_0 .net *"_ivl_20", 31 0, L_0x615c81e7b680;  1 drivers
v0x615c81e2c840_0 .net *"_ivl_6", 31 0, L_0x615c81e7b180;  1 drivers
v0x615c81e2c920_0 .net "b", 31 0, L_0x615c81e7afd0;  1 drivers
v0x615c81e2ca00_0 .net "ix", 31 0, L_0x615c81e7fd70;  alias, 1 drivers
v0x615c81e2cae0_0 .net "iy", 31 0, L_0x615c81e7fe30;  alias, 1 drivers
v0x615c81e2cbc0_0 .net "ox", 31 0, L_0x615c81e7b320;  alias, 1 drivers
v0x615c81e2cca0_0 .net "oy", 31 0, L_0x615c81e7b220;  alias, 1 drivers
v0x615c81e2cd80_0 .net "x_ge_b", 0 0, L_0x615c81e7b090;  1 drivers
L_0x615c81e7b090 .cmp/ge 32, L_0x615c81e7fd70, L_0x615c81e7afd0;
L_0x615c81e7b180 .arith/sub 32, L_0x615c81e7fd70, L_0x615c81e7afd0;
L_0x615c81e7b320 .functor MUXZ 32, L_0x615c81e7fd70, L_0x615c81e7b180, L_0x615c81e7b090, C4<>;
L_0x615c81e7b460 .part L_0x615c81e7fe30, 1, 31;
L_0x615c81e7b590 .concat [ 31 1 0 0], L_0x615c81e7b460, L_0x7b036298a4b8;
L_0x615c81e7b680 .functor MUXZ 32, L_0x7b036298a548, L_0x7b036298a500, L_0x615c81e7b090, C4<>;
S_0x615c81e2d7e0 .scope generate, "u[13]" "u[13]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e2d990 .param/l "i" 0 10 41, +C4<01101>;
S_0x615c81e2da70 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e2d7e0;
 .timescale 0 0;
S_0x615c81e2dc50 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e2da70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e2de50 .param/l "m" 0 12 3, C4<00000000000000000000000000010000>;
v0x615c81e2f160_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e2f220_0 .net "cox", 31 0, L_0x615c81e7bce0;  1 drivers
v0x615c81e2f2e0_0 .net "coy", 31 0, L_0x615c81e7bbe0;  1 drivers
v0x615c81e2f3e0_0 .net "ivld", 0 0, L_0x615c81e7c2b0;  1 drivers
v0x615c81e2f480_0 .net "ix", 31 0, L_0x615c81e80090;  alias, 1 drivers
v0x615c81e2f520_0 .net "iy", 31 0, L_0x615c81e80150;  alias, 1 drivers
v0x615c81e2f5f0_0 .var "ovld", 0 0;
v0x615c81e2f690_0 .var "ox", 31 0;
v0x615c81e2f770_0 .var "oy", 31 0;
v0x615c81e2f8e0_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e2e0d0 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e2dc50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e2e2d0 .param/l "m" 0 11 3, C4<00000000000000000000000000010000>;
L_0x7b036298a590 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
L_0x615c81e7b990 .functor OR 32, L_0x615c81e80150, L_0x7b036298a590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7bbe0 .functor OR 32, L_0x615c81e7bf50, L_0x615c81e7c040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e2e440_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a590;  1 drivers
v0x615c81e2e540_0 .net *"_ivl_10", 31 0, L_0x615c81e7bf50;  1 drivers
v0x615c81e2e620_0 .net *"_ivl_12", 30 0, L_0x615c81e7be20;  1 drivers
L_0x7b036298a5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e2e710_0 .net *"_ivl_14", 0 0, L_0x7b036298a5d8;  1 drivers
L_0x7b036298a620 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2e7f0_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a620;  1 drivers
L_0x7b036298a668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e2e920_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a668;  1 drivers
v0x615c81e2ea00_0 .net *"_ivl_20", 31 0, L_0x615c81e7c040;  1 drivers
v0x615c81e2eae0_0 .net *"_ivl_6", 31 0, L_0x615c81e7bb40;  1 drivers
v0x615c81e2ebc0_0 .net "b", 31 0, L_0x615c81e7b990;  1 drivers
v0x615c81e2eca0_0 .net "ix", 31 0, L_0x615c81e80090;  alias, 1 drivers
v0x615c81e2ed80_0 .net "iy", 31 0, L_0x615c81e80150;  alias, 1 drivers
v0x615c81e2ee60_0 .net "ox", 31 0, L_0x615c81e7bce0;  alias, 1 drivers
v0x615c81e2ef40_0 .net "oy", 31 0, L_0x615c81e7bbe0;  alias, 1 drivers
v0x615c81e2f020_0 .net "x_ge_b", 0 0, L_0x615c81e7ba50;  1 drivers
L_0x615c81e7ba50 .cmp/ge 32, L_0x615c81e80090, L_0x615c81e7b990;
L_0x615c81e7bb40 .arith/sub 32, L_0x615c81e80090, L_0x615c81e7b990;
L_0x615c81e7bce0 .functor MUXZ 32, L_0x615c81e80090, L_0x615c81e7bb40, L_0x615c81e7ba50, C4<>;
L_0x615c81e7be20 .part L_0x615c81e80150, 1, 31;
L_0x615c81e7bf50 .concat [ 31 1 0 0], L_0x615c81e7be20, L_0x7b036298a5d8;
L_0x615c81e7c040 .functor MUXZ 32, L_0x7b036298a668, L_0x7b036298a620, L_0x615c81e7ba50, C4<>;
S_0x615c81e2fa80 .scope generate, "u[14]" "u[14]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e2fc30 .param/l "i" 0 10 41, +C4<01110>;
S_0x615c81e2fd10 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e2fa80;
 .timescale 0 0;
S_0x615c81e2fef0 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e2fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e300f0 .param/l "m" 0 12 3, C4<00000000000000000000000000000100>;
v0x615c81e31400_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e314c0_0 .net "cox", 31 0, L_0x615c81e7c6b0;  1 drivers
v0x615c81e31580_0 .net "coy", 31 0, L_0x615c81e7c5b0;  1 drivers
v0x615c81e31680_0 .net "ivld", 0 0, L_0x615c81e7cc80;  1 drivers
v0x615c81e31720_0 .net "ix", 31 0, L_0x615c81e802b0;  alias, 1 drivers
v0x615c81e317c0_0 .net "iy", 31 0, L_0x615c81e80370;  alias, 1 drivers
v0x615c81e31890_0 .var "ovld", 0 0;
v0x615c81e31930_0 .var "ox", 31 0;
v0x615c81e31a10_0 .var "oy", 31 0;
v0x615c81e31b80_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e30370 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e2fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e30570 .param/l "m" 0 11 3, C4<00000000000000000000000000000100>;
L_0x7b036298a6b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
L_0x615c81e7af60 .functor OR 32, L_0x615c81e80370, L_0x7b036298a6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7c5b0 .functor OR 32, L_0x615c81e7c920, L_0x615c81e7ca10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e306e0_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a6b0;  1 drivers
v0x615c81e307e0_0 .net *"_ivl_10", 31 0, L_0x615c81e7c920;  1 drivers
v0x615c81e308c0_0 .net *"_ivl_12", 30 0, L_0x615c81e7c7f0;  1 drivers
L_0x7b036298a6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e309b0_0 .net *"_ivl_14", 0 0, L_0x7b036298a6f8;  1 drivers
L_0x7b036298a740 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x615c81e30a90_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a740;  1 drivers
L_0x7b036298a788 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e30bc0_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a788;  1 drivers
v0x615c81e30ca0_0 .net *"_ivl_20", 31 0, L_0x615c81e7ca10;  1 drivers
v0x615c81e30d80_0 .net *"_ivl_6", 31 0, L_0x615c81e7c510;  1 drivers
v0x615c81e30e60_0 .net "b", 31 0, L_0x615c81e7af60;  1 drivers
v0x615c81e30f40_0 .net "ix", 31 0, L_0x615c81e802b0;  alias, 1 drivers
v0x615c81e31020_0 .net "iy", 31 0, L_0x615c81e80370;  alias, 1 drivers
v0x615c81e31100_0 .net "ox", 31 0, L_0x615c81e7c6b0;  alias, 1 drivers
v0x615c81e311e0_0 .net "oy", 31 0, L_0x615c81e7c5b0;  alias, 1 drivers
v0x615c81e312c0_0 .net "x_ge_b", 0 0, L_0x615c81e7c420;  1 drivers
L_0x615c81e7c420 .cmp/ge 32, L_0x615c81e802b0, L_0x615c81e7af60;
L_0x615c81e7c510 .arith/sub 32, L_0x615c81e802b0, L_0x615c81e7af60;
L_0x615c81e7c6b0 .functor MUXZ 32, L_0x615c81e802b0, L_0x615c81e7c510, L_0x615c81e7c420, C4<>;
L_0x615c81e7c7f0 .part L_0x615c81e80370, 1, 31;
L_0x615c81e7c920 .concat [ 31 1 0 0], L_0x615c81e7c7f0, L_0x7b036298a6f8;
L_0x615c81e7ca10 .functor MUXZ 32, L_0x7b036298a788, L_0x7b036298a740, L_0x615c81e7c420, C4<>;
S_0x615c81e31d20 .scope generate, "u[15]" "u[15]" 10 41, 10 41 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e31ed0 .param/l "i" 0 10 41, +C4<01111>;
S_0x615c81e31fb0 .scope generate, "slice_reg_gen" "slice_reg_gen" 10 43, 10 43 0, S_0x615c81e31d20;
 .timescale 0 0;
S_0x615c81e32190 .scope module, "inst" "isqrt_slice_reg" 10 57, 12 1 0, S_0x615c81e31fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ivld";
    .port_info 3 /INPUT 32 "ix";
    .port_info 4 /INPUT 32 "iy";
    .port_info 5 /OUTPUT 1 "ovld";
    .port_info 6 /OUTPUT 32 "ox";
    .port_info 7 /OUTPUT 32 "oy";
P_0x615c81e32390 .param/l "m" 0 12 3, C4<00000000000000000000000000000001>;
v0x615c81e336a0_0 .net "clk", 0 0, v0x615c81e3b150_0;  alias, 1 drivers
v0x615c81e33760_0 .net "cox", 31 0, L_0x615c81e7d070;  1 drivers
v0x615c81e33820_0 .net "coy", 31 0, L_0x615c81e7cf70;  1 drivers
v0x615c81e33920_0 .net "ivld", 0 0, L_0x615c81e63070;  1 drivers
v0x615c81e339c0_0 .net "ix", 31 0, L_0x615c81e807f0;  alias, 1 drivers
v0x615c81e33a60_0 .net "iy", 31 0, L_0x615c81e808b0;  alias, 1 drivers
v0x615c81e33b30_0 .var "ovld", 0 0;
v0x615c81e33bd0_0 .var "ox", 31 0;
v0x615c81e33cb0_0 .var "oy", 31 0;
v0x615c81e33e20_0 .net "rst", 0 0, v0x615c81e3b910_0;  alias, 1 drivers
S_0x615c81e32610 .scope module, "inst" "isqrt_slice_comb" 12 20, 11 1 0, S_0x615c81e32190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ix";
    .port_info 1 /INPUT 32 "iy";
    .port_info 2 /OUTPUT 32 "ox";
    .port_info 3 /OUTPUT 32 "oy";
P_0x615c81e32810 .param/l "m" 0 11 3, C4<00000000000000000000000000000001>;
L_0x7b036298a7d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_0x615c81e7cd20 .functor OR 32, L_0x615c81e808b0, L_0x7b036298a7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7cf70 .functor OR 32, L_0x615c81e62d10, L_0x615c81e62e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e32980_0 .net/2u *"_ivl_0", 31 0, L_0x7b036298a7d0;  1 drivers
v0x615c81e32a80_0 .net *"_ivl_10", 31 0, L_0x615c81e62d10;  1 drivers
v0x615c81e32b60_0 .net *"_ivl_12", 30 0, L_0x615c81e7d1b0;  1 drivers
L_0x7b036298a818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x615c81e32c50_0 .net *"_ivl_14", 0 0, L_0x7b036298a818;  1 drivers
L_0x7b036298a860 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x615c81e32d30_0 .net/2u *"_ivl_16", 31 0, L_0x7b036298a860;  1 drivers
L_0x7b036298a8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x615c81e32e60_0 .net/2u *"_ivl_18", 31 0, L_0x7b036298a8a8;  1 drivers
v0x615c81e32f40_0 .net *"_ivl_20", 31 0, L_0x615c81e62e00;  1 drivers
v0x615c81e33020_0 .net *"_ivl_6", 31 0, L_0x615c81e7ced0;  1 drivers
v0x615c81e33100_0 .net "b", 31 0, L_0x615c81e7cd20;  1 drivers
v0x615c81e331e0_0 .net "ix", 31 0, L_0x615c81e807f0;  alias, 1 drivers
v0x615c81e332c0_0 .net "iy", 31 0, L_0x615c81e808b0;  alias, 1 drivers
v0x615c81e333a0_0 .net "ox", 31 0, L_0x615c81e7d070;  alias, 1 drivers
v0x615c81e33480_0 .net "oy", 31 0, L_0x615c81e7cf70;  alias, 1 drivers
v0x615c81e33560_0 .net "x_ge_b", 0 0, L_0x615c81e7cde0;  1 drivers
L_0x615c81e7cde0 .cmp/ge 32, L_0x615c81e807f0, L_0x615c81e7cd20;
L_0x615c81e7ced0 .arith/sub 32, L_0x615c81e807f0, L_0x615c81e7cd20;
L_0x615c81e7d070 .functor MUXZ 32, L_0x615c81e807f0, L_0x615c81e7ced0, L_0x615c81e7cde0, C4<>;
L_0x615c81e7d1b0 .part L_0x615c81e808b0, 1, 31;
L_0x615c81e62d10 .concat [ 31 1 0 0], L_0x615c81e7d1b0, L_0x7b036298a818;
L_0x615c81e62e00 .functor MUXZ 32, L_0x7b036298a8a8, L_0x7b036298a860, L_0x615c81e7cde0, C4<>;
S_0x615c81e33fc0 .scope generate, "v[1]" "v[1]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e34170 .param/l "i" 0 10 73, +C4<01>;
L_0x615c81e7e430 .functor BUFZ 32, v0x615c81e13230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7e4a0 .functor BUFZ 32, v0x615c81e13310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e34250_0 .net *"_ivl_0", 0 0, L_0x615c81e7e2f0;  1 drivers
S_0x615c81e34330 .scope generate, "v[2]" "v[2]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e34530 .param/l "i" 0 10 73, +C4<010>;
L_0x615c81e7e5b0 .functor BUFZ 32, v0x615c81e15500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7e620 .functor BUFZ 32, v0x615c81e155e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e34610_0 .net *"_ivl_0", 0 0, L_0x615c81e7e510;  1 drivers
S_0x615c81e346f0 .scope generate, "v[3]" "v[3]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e348f0 .param/l "i" 0 10 73, +C4<011>;
L_0x615c81e7e7e0 .functor BUFZ 32, v0x615c81e177d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7e850 .functor BUFZ 32, v0x615c81e178b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e349d0_0 .net *"_ivl_0", 0 0, L_0x615c81e7e690;  1 drivers
S_0x615c81e34ab0 .scope generate, "v[4]" "v[4]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e34cb0 .param/l "i" 0 10 73, +C4<0100>;
L_0x615c81e7e910 .functor BUFZ 32, v0x615c81e19b00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7e9d0 .functor BUFZ 32, v0x615c81e19be0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e34d90_0 .net *"_ivl_0", 0 0, L_0x615c81e7e390;  1 drivers
S_0x615c81e34e70 .scope generate, "v[5]" "v[5]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e35070 .param/l "i" 0 10 73, +C4<0101>;
L_0x615c81e7ebf0 .functor BUFZ 32, v0x615c81e1bdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7ecb0 .functor BUFZ 32, v0x615c81e1be90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e35150_0 .net *"_ivl_0", 0 0, L_0x615c81e7ea90;  1 drivers
S_0x615c81e35230 .scope generate, "v[6]" "v[6]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e35430 .param/l "i" 0 10 73, +C4<0110>;
L_0x615c81e7ee10 .functor BUFZ 32, v0x615c81e1e050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7eed0 .functor BUFZ 32, v0x615c81e1e130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e35510_0 .net *"_ivl_0", 0 0, L_0x615c81e7ed70;  1 drivers
S_0x615c81e355f0 .scope generate, "v[7]" "v[7]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e357f0 .param/l "i" 0 10 73, +C4<0111>;
L_0x615c81e7f100 .functor BUFZ 32, v0x615c81e202f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7f1c0 .functor BUFZ 32, v0x615c81e203d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e358d0_0 .net *"_ivl_0", 0 0, L_0x615c81e7ef90;  1 drivers
S_0x615c81e359b0 .scope generate, "v[8]" "v[8]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e35bb0 .param/l "i" 0 10 73, +C4<01000>;
L_0x615c81e7f320 .functor BUFZ 32, v0x615c81e226a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7f3e0 .functor BUFZ 32, v0x615c81e22780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e35c90_0 .net *"_ivl_0", 0 0, L_0x615c81e7f280;  1 drivers
S_0x615c81e35d70 .scope generate, "v[9]" "v[9]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e35f70 .param/l "i" 0 10 73, +C4<01001>;
L_0x615c81e7f620 .functor BUFZ 32, v0x615c81e24970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7f6e0 .functor BUFZ 32, v0x615c81e24a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e36050_0 .net *"_ivl_0", 0 0, L_0x615c81e7f4a0;  1 drivers
S_0x615c81e36130 .scope generate, "v[10]" "v[10]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e36330 .param/l "i" 0 10 73, +C4<01010>;
L_0x615c81e7f840 .functor BUFZ 32, v0x615c81e26c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7f900 .functor BUFZ 32, v0x615c81e26cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e36410_0 .net *"_ivl_0", 0 0, L_0x615c81e7f7a0;  1 drivers
S_0x615c81e364f0 .scope generate, "v[11]" "v[11]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e366f0 .param/l "i" 0 10 73, +C4<01011>;
L_0x615c81e7fb50 .functor BUFZ 32, v0x615c81e28eb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7fc10 .functor BUFZ 32, v0x615c81e28f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e367d0_0 .net *"_ivl_0", 0 0, L_0x615c81e7f9c0;  1 drivers
S_0x615c81e368b0 .scope generate, "v[12]" "v[12]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e36ab0 .param/l "i" 0 10 73, +C4<01100>;
L_0x615c81e7fd70 .functor BUFZ 32, v0x615c81e2b150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e7fe30 .functor BUFZ 32, v0x615c81e2b230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e36b90_0 .net *"_ivl_0", 0 0, L_0x615c81e7fcd0;  1 drivers
S_0x615c81e36c70 .scope generate, "v[13]" "v[13]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e36e70 .param/l "i" 0 10 73, +C4<01101>;
L_0x615c81e80090 .functor BUFZ 32, v0x615c81e2d3f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e80150 .functor BUFZ 32, v0x615c81e2d4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e36f50_0 .net *"_ivl_0", 0 0, L_0x615c81e7fef0;  1 drivers
S_0x615c81e37030 .scope generate, "v[14]" "v[14]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e37230 .param/l "i" 0 10 73, +C4<01110>;
L_0x615c81e802b0 .functor BUFZ 32, v0x615c81e2f690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e80370 .functor BUFZ 32, v0x615c81e2f770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e37310_0 .net *"_ivl_0", 0 0, L_0x615c81e80210;  1 drivers
S_0x615c81e373f0 .scope generate, "v[15]" "v[15]" 10 73, 10 73 0, S_0x615c81e10e60;
 .timescale 0 0;
P_0x615c81e375f0 .param/l "i" 0 10 73, +C4<01111>;
L_0x615c81e807f0 .functor BUFZ 32, v0x615c81e31930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x615c81e808b0 .functor BUFZ 32, v0x615c81e31a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x615c81e376d0_0 .net *"_ivl_0", 0 0, L_0x615c81e80430;  1 drivers
S_0x615c81e398c0 .scope function.vec4.s16, "isqrt_fn" "isqrt_fn" 13 7, 13 7 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e39a50_0 .var "b", 31 0;
; Variable isqrt_fn is vec4 return value of scope S_0x615c81e398c0
v0x615c81e39b90_0 .var "m", 31 0;
v0x615c81e39c30_0 .var "tx", 31 0;
v0x615c81e39cd0_0 .var "ty", 31 0;
v0x615c81e39dc0_0 .var "x", 31 0;
TD_tb.formula_2_tb.isqrt_fn ;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0x615c81e39b90_0, 0, 32;
    %load/vec4 v0x615c81e39dc0_0;
    %store/vec4 v0x615c81e39c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e39cd0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
T_19.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.55, 5;
    %jmp/1 T_19.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x615c81e39cd0_0;
    %load/vec4 v0x615c81e39b90_0;
    %or;
    %store/vec4 v0x615c81e39a50_0, 0, 32;
    %load/vec4 v0x615c81e39cd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81e39cd0_0, 0, 32;
    %load/vec4 v0x615c81e39a50_0;
    %load/vec4 v0x615c81e39c30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_19.56, 5;
    %load/vec4 v0x615c81e39c30_0;
    %load/vec4 v0x615c81e39a50_0;
    %sub;
    %store/vec4 v0x615c81e39c30_0, 0, 32;
    %load/vec4 v0x615c81e39cd0_0;
    %load/vec4 v0x615c81e39b90_0;
    %or;
    %store/vec4 v0x615c81e39cd0_0, 0, 32;
T_19.56 ;
    %load/vec4 v0x615c81e39b90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x615c81e39b90_0, 0, 32;
    %jmp T_19.54;
T_19.55 ;
    %pop/vec4 1;
    %load/vec4 v0x615c81e39cd0_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to isqrt_fn (store_vec4_to_lval)
    %disable S_0x615c81e398c0;
    %end;
S_0x615c81e39e60 .scope task, "make_gap_between_tests" "make_gap_between_tests" 5 168, 5 168 0, S_0x615c81e0df10;
 .timescale 0 0;
TD_tb.formula_2_tb.make_gap_between_tests ;
    %pushi/vec4 116, 0, 32;
T_20.58 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.59, 5;
    %jmp/1 T_20.59, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81cf7860;
    %jmp T_20.58;
T_20.59 ;
    %pop/vec4 1;
    %end;
S_0x615c81e3a040 .scope function.vec2.u32, "randomize_gap" "randomize_gap" 5 126, 5 126 0, S_0x615c81e0df10;
 .timescale 0 0;
v0x615c81e3a220_0 .var/2s "gap_class", 31 0;
; Variable randomize_gap is bool return value of scope S_0x615c81e3a040
TD_tb.formula_2_tb.randomize_gap ;
    %vpi_func 5 130 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000001100100 {0 0 0};
    %cast2;
    %store/vec4 v0x615c81e3a220_0, 0, 32;
    %load/vec4 v0x615c81e3a220_0;
    %cmpi/s 60, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.60, 5;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e3a040;
    %jmp T_21.61;
T_21.60 ;
    %load/vec4 v0x615c81e3a220_0;
    %cmpi/s 95, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.62, 5;
    %vpi_func 5 135 "$urandom_range" 32, 32'sb00000000000000000000000000000001, 32'sb00000000000000000000000000000011 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e3a040;
    %jmp T_21.63;
T_21.62 ;
    %vpi_func 5 137 "$urandom_range" 32, 32'sb00000000000000000000000000000100, 32'sb00000000000000000000000000010010 {0 0 0};
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to randomize_gap (store_vec4_to_lval)
    %disable S_0x615c81e3a040;
T_21.63 ;
T_21.61 ;
    %end;
S_0x615c81e3a360 .scope task, "reset" "reset" 5 102, 5 102 0, S_0x615c81e0df10;
 .timescale 0 0;
TD_tb.formula_2_tb.reset ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x615c81e3b910_0, 0;
    %pushi/vec4 3, 0, 32;
T_22.64 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.65, 5;
    %jmp/1 T_22.65, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81cf7860;
    %jmp T_22.64;
T_22.65 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x615c81e3b910_0, 0;
    %pushi/vec4 3, 0, 32;
T_22.66 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.67, 5;
    %jmp/1 T_22.67, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81cf7860;
    %jmp T_22.66;
T_22.67 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e3b910_0, 0;
    %end;
S_0x615c81e3a5d0 .scope task, "run" "run" 5 180, 5 180 0, S_0x615c81e0df10;
 .timescale 0 0;
TD_tb.formula_2_tb.run ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e3b9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e3b1f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call/w 5 201 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call/w 5 202 "$display", "Running %m" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e3ae10_0, 0;
    %fork TD_tb.formula_2_tb.reset, S_0x615c81e3a360;
    %join;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x615c81e3ac20_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x615c81e3af00_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x615c81e3aff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81e0ec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0eb10_0, 0, 32;
    %fork TD_tb.formula_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81e0e8f0;
    %join;
    %fork TD_tb.formula_2_tb.make_gap_between_tests, S_0x615c81e39e60;
    %join;
    %fork t_5, S_0x615c81e3a760;
    %jmp t_4;
    .scope S_0x615c81e3a760;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e3a940_0, 0, 32;
T_23.68 ;
    %load/vec4 v0x615c81e3a940_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_23.69, 5;
    %load/vec4 v0x615c81e3a940_0;
    %assign/vec4 v0x615c81e3ac20_0, 0;
    %load/vec4 v0x615c81e3a940_0;
    %assign/vec4 v0x615c81e3af00_0, 0;
    %load/vec4 v0x615c81e3a940_0;
    %assign/vec4 v0x615c81e3aff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x615c81e0ec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0eb10_0, 0, 32;
    %fork TD_tb.formula_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81e0e8f0;
    %join;
    %load/vec4 v0x615c81e3a940_0;
    %muli 3, 0, 32;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x615c81e3a940_0, 0, 32;
    %jmp T_23.68;
T_23.69 ;
    %end;
    .scope S_0x615c81e3a5d0;
t_4 %join;
    %fork TD_tb.formula_2_tb.make_gap_between_tests, S_0x615c81e39e60;
    %join;
    %pushi/vec4 100, 0, 32;
T_23.70 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_23.71, 5;
    %jmp/1 T_23.71, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 5 256 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e3ac20_0, 0;
    %vpi_func 5 257 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e3af00_0, 0;
    %vpi_func 5 258 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x615c81e3aff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e0ec10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0eb10_0, 0, 32;
    %fork TD_tb.formula_2_tb.drive_arg_vld_and_wait_res_vld_if_necessary, S_0x615c81e0e8f0;
    %join;
    %jmp T_23.70;
T_23.71 ;
    %pop/vec4 1;
    %fork TD_tb.formula_2_tb.make_gap_between_tests, S_0x615c81e39e60;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e3b1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e3b9b0_0, 0, 1;
    %end;
S_0x615c81e3a760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 221, 5 221 0, S_0x615c81e3a5d0;
 .timescale 0 0;
v0x615c81e3a940_0 .var/2s "i", 31 0;
S_0x615c81e3aa20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 236, 5 236 0, S_0x615c81e3a5d0;
 .timescale 0 0;
    .scope S_0x615c81d9aa20;
T_24 ;
Ewait_0 .event/or E_0x615c81a9a230, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x615c81c54490_0;
    %store/vec4 v0x615c81c8c720_0, 0, 3;
    %load/vec4 v0x615c81c54490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x615c81c201f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x615c81c8c720_0, 0, 3;
T_24.5 ;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x615c81c89110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x615c81c8c720_0, 0, 3;
T_24.7 ;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x615c81c89110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x615c81c8c720_0, 0, 3;
T_24.9 ;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x615c81c89110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x615c81c8c720_0, 0, 3;
T_24.11 ;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x615c81d9aa20;
T_25 ;
    %wait E_0x615c81ac3af0;
    %load/vec4 v0x615c81c66340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x615c81c54490_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x615c81c8c720_0;
    %assign/vec4 v0x615c81c54490_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x615c81d9aa20;
T_26 ;
Ewait_1 .event/or E_0x615c81a9a230, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81c1bcb0_0, 0, 1;
    %load/vec4 v0x615c81c54490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0x615c81c201f0_0;
    %store/vec4 v0x615c81c1bcb0_0, 0, 1;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0x615c81c89110_0;
    %store/vec4 v0x615c81c1bcb0_0, 0, 1;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x615c81c89110_0;
    %store/vec4 v0x615c81c1bcb0_0, 0, 1;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x615c81d9aa20;
T_27 ;
Ewait_2 .event/or E_0x615c81ac6610, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x615c81c1a2a0_0, 0, 32;
    %load/vec4 v0x615c81c54490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %jmp T_27.3;
T_27.0 ;
    %load/vec4 v0x615c81c1fa00_0;
    %store/vec4 v0x615c81c1a2a0_0, 0, 32;
    %jmp T_27.3;
T_27.1 ;
    %load/vec4 v0x615c81c36150_0;
    %store/vec4 v0x615c81c1a2a0_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x615c81c3ea10_0;
    %store/vec4 v0x615c81c1a2a0_0, 0, 32;
    %jmp T_27.3;
T_27.3 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x615c81d9aa20;
T_28 ;
    %wait E_0x615c81ac3af0;
    %load/vec4 v0x615c81c66340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c7f6d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x615c81c54490_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615c81c89110_0;
    %and;
    %assign/vec4 v0x615c81c7f6d0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x615c81d9aa20;
T_29 ;
    %wait E_0x615c81ac3af0;
    %load/vec4 v0x615c81c54490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x615c81c8cd00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x615c81c89110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x615c81c8cd00_0;
    %load/vec4 v0x615c81c306d0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x615c81c8cd00_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x615c81d7c0c0;
T_30 ;
Ewait_3 .event/or E_0x615c81de3810, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x615c81cd8760_0;
    %store/vec4 v0x615c81cfa4e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81cd35d0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x615c81cafae0_0, 0, 32;
    %load/vec4 v0x615c81cd8760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x615c81cc92b0_0;
    %store/vec4 v0x615c81cafae0_0, 0, 32;
    %load/vec4 v0x615c81cc4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81cd35d0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x615c81cfa4e0_0, 0, 3;
T_30.5 ;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x615c81cbef90_0;
    %store/vec4 v0x615c81cafae0_0, 0, 32;
    %load/vec4 v0x615c81cffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81cd35d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x615c81cfa4e0_0, 0, 3;
T_30.7 ;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x615c81cb9e00_0;
    %store/vec4 v0x615c81cafae0_0, 0, 32;
    %load/vec4 v0x615c81cffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81cd35d0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x615c81cfa4e0_0, 0, 3;
T_30.9 ;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x615c81cffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x615c81cfa4e0_0, 0, 3;
T_30.11 ;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x615c81d7c0c0;
T_31 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81cdd8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x615c81cd8760_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x615c81cfa4e0_0;
    %assign/vec4 v0x615c81cd8760_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x615c81d7c0c0;
T_32 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81cdd8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81ce2a80_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x615c81cd8760_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615c81cffc20_0;
    %and;
    %assign/vec4 v0x615c81ce2a80_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x615c81d7c0c0;
T_33 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81cd8760_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x615c81cfa9d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x615c81cffc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x615c81cfa9d0_0;
    %load/vec4 v0x615c81cff730_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x615c81cfa9d0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x615c81d19950;
T_34 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81c30bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c9b990_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x615c81caae40_0;
    %assign/vec4 v0x615c81c9b990_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x615c81d19950;
T_35 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81caae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x615c81cb5160_0;
    %assign/vec4 v0x615c81c96850_0, 0;
    %load/vec4 v0x615c81caffd0_0;
    %assign/vec4 v0x615c81c54980_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x615c81cc9d00;
T_36 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81d4b370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d49050_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x615c81cf6470_0;
    %assign/vec4 v0x615c81d49050_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x615c81cc9d00;
T_37 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81cf6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x615c81cf54b0_0;
    %assign/vec4 v0x615c81d49a90_0, 0;
    %load/vec4 v0x615c81cf5b10_0;
    %assign/vec4 v0x615c81d4a0f0_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x615c81da52d0;
T_38 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81dc20f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81dc3410_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x615c81dc47d0_0;
    %assign/vec4 v0x615c81dc3410_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x615c81da52d0;
T_39 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81dc47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x615c81dc5b90_0;
    %assign/vec4 v0x615c81dc34b0_0, 0;
    %load/vec4 v0x615c81dc54a0_0;
    %assign/vec4 v0x615c81dc2d20_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x615c81d95e20;
T_40 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81d47ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d6e690_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x615c81d72d40_0;
    %assign/vec4 v0x615c81d6e690_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x615c81d95e20;
T_41 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81d72d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x615c81d77b60_0;
    %assign/vec4 v0x615c81d6e730_0, 0;
    %load/vec4 v0x615c81d737d0_0;
    %assign/vec4 v0x615c81d05a50_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x615c81da4d40;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81d29c90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d33cc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81d25590_0, 0, 1;
    %end;
    .thread T_42, $init;
    .scope S_0x615c81da4d40;
T_43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81d33fb0_0, 0, 1;
T_43.0 ;
    %delay 5, 0;
    %load/vec4 v0x615c81d34050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.1, 8;
    %load/vec4 v0x615c81d33fb0_0;
    %inv;
    %store/vec4 v0x615c81d33fb0_0, 0, 1;
T_43.1 ;
    %jmp T_43.0;
    %end;
    .thread T_43;
    .scope S_0x615c81da4d40;
T_44 ;
    %vpi_call/w 5 117 "$sformat", v0x615c81d29d30_0, "%s homework %0d formula %0d pipe %0d distributor %0d impl %0d", "testbenches/formula_tb.sv", P_0x615c81dbf760, P_0x615c81dbf6e0, P_0x615c81dbf820, P_0x615c81dbf6a0, P_0x615c81dbf7a0 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x615c81da4d40;
T_45 ;
    %wait E_0x615c81de2820;
    %vpi_call/w 5 286 "$write", "%s time %7d cycle %5d", v0x615c81d29d30_0, $time, v0x615c81d33cc0_0 {0 0 0};
    %load/vec4 v0x615c81d33cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x615c81d33cc0_0, 0;
    %load/vec4 v0x615c81d2a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_call/w 5 290 "$write", " rst" {0 0 0};
    %jmp T_45.1;
T_45.0 ;
    %vpi_call/w 5 292 "$write", "    " {0 0 0};
T_45.1 ;
    %load/vec4 v0x615c81d38e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %vpi_call/w 5 295 "$write", " arg %d %d %d", v0x615c81d39140_0, v0x615c81d34a40_0, v0x615c81d34ae0_0 {0 0 0};
    %jmp T_45.3;
T_45.2 ;
    %vpi_call/w 5 297 "$write", "                                     " {0 0 0};
T_45.3 ;
    %load/vec4 v0x615c81d2a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %vpi_call/w 5 300 "$write", " res %d", v0x615c81d2ee20_0 {0 0 0};
T_45.4 ;
    %vpi_call/w 5 302 "$display" {0 0 0};
    %jmp T_45;
    .thread T_45;
    .scope S_0x615c81da4d40;
T_46 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81d2a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x615c81d2f940_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81d25590_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x615c81d25590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x615c81d38e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %vpi_call/w 5 333 "$error" {0 0 0};
    %jmp T_46.9;
T_46.6 ;
    %load/vec4 v0x615c81d39140_0;
    %load/vec4 v0x615c81d34a40_0;
    %load/vec4 v0x615c81d34ae0_0;
    %store/vec4 v0x615c81c96360_0, 0, 32;
    %store/vec4 v0x615c81c9b4a0_0, 0, 32;
    %store/vec4 v0x615c81ca0630_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.formula_1_fn, S_0x615c81db41f0;
    %store/vec4 v0x615c81d2ebd0_0, 0, 32;
    %jmp T_46.9;
T_46.7 ;
    %load/vec4 v0x615c81d39140_0;
    %load/vec4 v0x615c81d34a40_0;
    %load/vec4 v0x615c81d34ae0_0;
    %store/vec4 v0x615c81caa950_0, 0, 32;
    %store/vec4 v0x615c81c92a60_0, 0, 32;
    %store/vec4 v0x615c81c91c70_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_1_tb.formula_2_fn, S_0x615c81db9380;
    %store/vec4 v0x615c81d2ebd0_0, 0, 32;
    %jmp T_46.9;
T_46.9 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %load/vec4 v0x615c81d2ebd0_0;
    %store/qb/v v0x615c81d2f940_0, 4, 32;
T_46.4 ;
    %load/vec4 v0x615c81d2a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.10, 8;
    %vpi_func 5 341 "$size" 32, v0x615c81d2f940_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.12, 4;
    %vpi_call/w 5 343 "$display", "FAIL %s: unexpected result %0d", v0x615c81d29d30_0, v0x615c81d2ee20_0 {0 0 0};
    %vpi_call/w 5 346 "$finish" {0 0 0};
    %jmp T_46.13;
T_46.12 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x615c81d2f940_0;
    %store/vec4 v0x615c81d2ebd0_0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x615c81d2f940_0;
    %load/vec4 v0x615c81d2ee20_0;
    %load/vec4 v0x615c81d2ebd0_0;
    %cmp/ne;
    %jmp/0xz  T_46.14, 6;
    %vpi_call/w 5 360 "$display", "FAIL %s: res mismatch. Expected %0d, actual %0d", v0x615c81d29d30_0, v0x615c81d2ebd0_0, v0x615c81d2ee20_0 {0 0 0};
    %vpi_call/w 5 363 "$finish" {0 0 0};
T_46.14 ;
T_46.13 ;
T_46.10 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x615c81da4d40;
T_47 ;
    %vpi_func 5 376 "$size" 32, v0x615c81d2f940_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x615c81d29c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %vpi_call/w 5 379 "$display", "PASS %s", v0x615c81d29d30_0 {0 0 0};
    %jmp T_47.3;
T_47.2 ;
    %vpi_call/w 5 381 "$display", "FAIL %s: did not run or run was not completed", v0x615c81d29d30_0 {0 0 0};
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %vpi_func 5 387 "$size" 32, v0x615c81d2f940_0 {0 0 0};
    %vpi_call/w 5 386 "$write", "FAIL %s: data is left sitting in the model queue (%d left):", v0x615c81d29d30_0, S<0,vec4,u32> {1 0 0};
    %fork t_7, S_0x615c81da9ed0;
    %jmp t_6;
    .scope S_0x615c81da9ed0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81c425e0_0, 0, 32;
T_47.4 ;
    %load/vec4 v0x615c81c425e0_0;
    %vpi_func 5 389 "$size" 32, v0x615c81d2f940_0 {0 0 0};
    %cmp/u;
    %jmp/0xz T_47.5, 5;
    %vpi_func 5 390 "$size" 32, v0x615c81d2f940_0 {0 0 0};
    %load/vec4 v0x615c81c425e0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x615c81d2f940_0;
    %vpi_call/w 5 390 "$write", " %h", S<0,vec4,u32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x615c81c425e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x615c81c425e0_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
    %end;
    .scope S_0x615c81da4d40;
t_6 %join;
    %vpi_call/w 5 392 "$display" {0 0 0};
T_47.1 ;
    %end;
    .thread T_47, $final;
    .scope S_0x615c81da4d40;
T_48 ;
    %wait E_0x615c81de2820;
    %load/vec4 v0x615c81d2a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81d33d60_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81d391e0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81d2eb30_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x615c81d33d60_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81d33d60_0, 0;
    %load/vec4 v0x615c81d38e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x615c81d391e0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81d391e0_0, 0;
T_48.2 ;
    %load/vec4 v0x615c81d2a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %load/vec4 v0x615c81d2eb30_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81d2eb30_0, 0;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x615c81da4d40;
T_49 ;
    %vpi_call/w 5 422 "$display", "\012\012number of transfers : arg %0d res %0d per %0d cycles", v0x615c81d391e0_0, v0x615c81d2eb30_0, v0x615c81d33d60_0 {0 0 0};
    %end;
    .thread T_49, $final;
    .scope S_0x615c81da4d40;
T_50 ;
    %pushi/vec4 100000, 0, 32;
T_50.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_50.1, 5;
    %jmp/1 T_50.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81de2820;
    %jmp T_50.0;
T_50.1 ;
    %pop/vec4 1;
    %vpi_call/w 5 431 "$display", "FAIL %s: timeout!", v0x615c81d29d30_0 {0 0 0};
    %vpi_call/w 5 432 "$finish" {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x615c81cb0ac0;
T_51 ;
Ewait_4 .event/or E_0x615c81d104e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x615c81cdeb20_0;
    %store/vec4 v0x615c81cf7760_0, 0, 3;
    %load/vec4 v0x615c81cdeb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %jmp T_51.3;
T_51.0 ;
    %load/vec4 v0x615c81d0bdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x615c81cf7760_0, 0, 3;
T_51.4 ;
    %jmp T_51.3;
T_51.1 ;
    %load/vec4 v0x615c81d01010_0;
    %load/vec4 v0x615c81cfbb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x615c81cf7760_0, 0, 3;
T_51.6 ;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x615c81d01010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x615c81cf7760_0, 0, 3;
T_51.8 ;
    %jmp T_51.3;
T_51.3 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x615c81cb0ac0;
T_52 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cdea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x615c81cdeb20_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x615c81cf7760_0;
    %assign/vec4 v0x615c81cdeb20_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x615c81cb0ac0;
T_53 ;
Ewait_5 .event/or E_0x615c81d1fa70, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81d05eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81cfc910_0, 0, 1;
    %load/vec4 v0x615c81cdeb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %jmp T_53.2;
T_53.0 ;
    %load/vec4 v0x615c81d0bdc0_0;
    %store/vec4 v0x615c81d05eb0_0, 0, 1;
    %load/vec4 v0x615c81d0bdc0_0;
    %store/vec4 v0x615c81cfc910_0, 0, 1;
    %jmp T_53.2;
T_53.1 ;
    %load/vec4 v0x615c81d01010_0;
    %store/vec4 v0x615c81d05eb0_0, 0, 1;
    %jmp T_53.2;
T_53.2 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x615c81cb0ac0;
T_54 ;
Ewait_6 .event/or E_0x615c81de2c70, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x615c81d061a0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x615c81d00d20_0, 0, 32;
    %load/vec4 v0x615c81cdeb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %jmp T_54.2;
T_54.0 ;
    %load/vec4 v0x615c81d101d0_0;
    %store/vec4 v0x615c81d061a0_0, 0, 32;
    %load/vec4 v0x615c81d0b330_0;
    %store/vec4 v0x615c81d00d20_0, 0, 32;
    %jmp T_54.2;
T_54.1 ;
    %load/vec4 v0x615c81d0b040_0;
    %store/vec4 v0x615c81d061a0_0, 0, 32;
    %jmp T_54.2;
T_54.2 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x615c81cb0ac0;
T_55 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cdea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81ce3c10_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x615c81cdeb20_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615c81d01010_0;
    %and;
    %assign/vec4 v0x615c81ce3c10_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x615c81cb0ac0;
T_56 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cdeb20_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_56.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x615c81ca17c0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x615c81cdeb20_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615c81d01010_0;
    %and;
    %load/vec4 v0x615c81cfbb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x615c81ca17c0_0;
    %load/vec4 v0x615c81d01aa0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x615c81cfbe80_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x615c81ca17c0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x615c81cdeb20_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x615c81d01010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %load/vec4 v0x615c81ca17c0_0;
    %load/vec4 v0x615c81d01aa0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x615c81ca17c0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x615c81c4b9a0;
T_57 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cedfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cef360_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x615c81cf0720_0;
    %assign/vec4 v0x615c81cef360_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x615c81c4b9a0;
T_58 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cf0720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x615c81cf1ae0_0;
    %assign/vec4 v0x615c81cef400_0, 0;
    %load/vec4 v0x615c81cf0e10_0;
    %assign/vec4 v0x615c81cee690_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x615c81c39af0;
T_59 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cd4eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cd9d50_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x615c81cdaad0_0;
    %assign/vec4 v0x615c81cd9d50_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x615c81c39af0;
T_60 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cdaad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x615c81cdf1d0_0;
    %assign/vec4 v0x615c81cd9df0_0, 0;
    %load/vec4 v0x615c81cdeee0_0;
    %assign/vec4 v0x615c81cd5940_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x615c81c35690;
T_61 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cac230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cb10d0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x615c81cb1e50_0;
    %assign/vec4 v0x615c81cb10d0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x615c81c35690;
T_62 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cb1e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x615c81cb6550_0;
    %assign/vec4 v0x615c81cb1170_0, 0;
    %load/vec4 v0x615c81cb6260_0;
    %assign/vec4 v0x615c81caccc0_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x615c81dadd70;
T_63 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c76990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c77d50_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x615c81c79110_0;
    %assign/vec4 v0x615c81c77d50_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x615c81dadd70;
T_64 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c79110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x615c81c31950_0;
    %assign/vec4 v0x615c81c77df0_0, 0;
    %load/vec4 v0x615c81c79800_0;
    %assign/vec4 v0x615c81c77080_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x615c81d99730;
T_65 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c63520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c69230_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x615c81c6a4b0_0;
    %assign/vec4 v0x615c81c69230_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x615c81d99730;
T_66 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c6a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x615c81c6b7d0_0;
    %assign/vec4 v0x615c81c692d0_0, 0;
    %load/vec4 v0x615c81c6aba0_0;
    %assign/vec4 v0x615c81c68830_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x615c81d850f0;
T_67 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c3b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c3f7c0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x615c81c43ec0_0;
    %assign/vec4 v0x615c81c3f7c0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x615c81d850f0;
T_68 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c43ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x615c81c47a50_0;
    %assign/vec4 v0x615c81c3f860_0, 0;
    %load/vec4 v0x615c81c448c0_0;
    %assign/vec4 v0x615c81c3e460_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x615c81d70b00;
T_69 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dac240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81db13d0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x615c81db6560_0;
    %assign/vec4 v0x615c81db13d0_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x615c81d70b00;
T_70 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81db6560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x615c81dbb790_0;
    %assign/vec4 v0x615c81db1470_0, 0;
    %load/vec4 v0x615c81dba810_0;
    %assign/vec4 v0x615c81db04f0_0, 0;
T_70.0 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x615c81d36fc0;
T_71 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d6efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d74110_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x615c81d792a0_0;
    %assign/vec4 v0x615c81d74110_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x615c81d36fc0;
T_72 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d792a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x615c81d827a0_0;
    %assign/vec4 v0x615c81d741b0_0, 0;
    %load/vec4 v0x615c81d7d550_0;
    %assign/vec4 v0x615c81d73340_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x615c81d22980;
T_73 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d1bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d1ff70_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x615c81d25100_0;
    %assign/vec4 v0x615c81d1ff70_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x615c81d22980;
T_74 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d25100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x615c81d2a350_0;
    %assign/vec4 v0x615c81d20010_0, 0;
    %load/vec4 v0x615c81d25fe0_0;
    %assign/vec4 v0x615c81d1bcc0_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x615c81d0e340;
T_75 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cda700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cdb520_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x615c81ce0750_0;
    %assign/vec4 v0x615c81cdb520_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x615c81d0e340;
T_76 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81ce0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x615c81cf74b0_0;
    %assign/vec4 v0x615c81cdb5c0_0, 0;
    %load/vec4 v0x615c81ce06b0_0;
    %assign/vec4 v0x615c81cda640_0, 0;
T_76.0 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x615c81cf9c40;
T_77 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81ca76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cac830_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x615c81cb1a60_0;
    %assign/vec4 v0x615c81cac830_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x615c81cf9c40;
T_78 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cb1a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x615c81cb2960_0;
    %assign/vec4 v0x615c81cac8d0_0, 0;
    %load/vec4 v0x615c81cb19c0_0;
    %assign/vec4 v0x615c81ca8580_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x615c81cd2d30;
T_79 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c4cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c4dbd0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x615c81c520c0_0;
    %assign/vec4 v0x615c81c4dbd0_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x615c81cd2d30;
T_80 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c520c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x615c81c57280_0;
    %assign/vec4 v0x615c81c4dc70_0, 0;
    %load/vec4 v0x615c81c562e0_0;
    %assign/vec4 v0x615c81c4ccf0_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x615c81cbe6f0;
T_81 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81db9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d7c340_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x615c81c259b0_0;
    %assign/vec4 v0x615c81d7c340_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x615c81cbe6f0;
T_82 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c259b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x615c81c29eb0_0;
    %assign/vec4 v0x615c81d7c3e0_0, 0;
    %load/vec4 v0x615c81c28f30_0;
    %assign/vec4 v0x615c81dbe790_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x615c81caa0b0;
T_83 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d29080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81d333a0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x615c81d00400_0;
    %assign/vec4 v0x615c81d333a0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x615c81caa0b0;
T_84 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81d00400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x615c81d428f0_0;
    %assign/vec4 v0x615c81d33440_0, 0;
    %load/vec4 v0x615c81d3d6c0_0;
    %assign/vec4 v0x615c81d2e210_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x615c81c95ac0;
T_85 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cb59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81cbaad0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x615c81cc4e90_0;
    %assign/vec4 v0x615c81cbaad0_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x615c81c95ac0;
T_86 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81cc4e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x615c81cca040_0;
    %assign/vec4 v0x615c81cbab70_0, 0;
    %load/vec4 v0x615c81cc4df0_0;
    %assign/vec4 v0x615c81cb5940_0, 0;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x615c81c58cf0;
T_87 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c35050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81c393f0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x615c81c41e40_0;
    %assign/vec4 v0x615c81c393f0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x615c81c58cf0;
T_88 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81c41e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x615c81c46f00_0;
    %assign/vec4 v0x615c81c39490_0, 0;
    %load/vec4 v0x615c81c41d40_0;
    %assign/vec4 v0x615c81c34f90_0, 0;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x615c81b022c0;
T_89 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de4ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81de47e0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x615c81de45d0_0;
    %assign/vec4 v0x615c81de47e0_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x615c81b022c0;
T_90 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x615c81de4410_0;
    %assign/vec4 v0x615c81de4880_0, 0;
    %load/vec4 v0x615c81de44d0_0;
    %assign/vec4 v0x615c81de4960_0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x615c81de50e0;
T_91 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de6d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81de6a80_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x615c81de6870_0;
    %assign/vec4 v0x615c81de6a80_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x615c81de50e0;
T_92 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de6870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x615c81de66b0_0;
    %assign/vec4 v0x615c81de6b20_0, 0;
    %load/vec4 v0x615c81de6770_0;
    %assign/vec4 v0x615c81de6c00_0, 0;
T_92.0 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x615c81de7390;
T_93 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de9020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81de8d30_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x615c81de8b20_0;
    %assign/vec4 v0x615c81de8d30_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x615c81de7390;
T_94 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81de8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0x615c81de8960_0;
    %assign/vec4 v0x615c81de8dd0_0, 0;
    %load/vec4 v0x615c81de8a20_0;
    %assign/vec4 v0x615c81de8eb0_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x615c81de9630;
T_95 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81deb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81deafd0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x615c81deadc0_0;
    %assign/vec4 v0x615c81deafd0_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x615c81de9630;
T_96 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81deadc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x615c81deac00_0;
    %assign/vec4 v0x615c81deb070_0, 0;
    %load/vec4 v0x615c81deacc0_0;
    %assign/vec4 v0x615c81deb150_0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x615c81deb920;
T_97 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81ded580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81ded290_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x615c81ded080_0;
    %assign/vec4 v0x615c81ded290_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x615c81deb920;
T_98 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81ded080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x615c81decec0_0;
    %assign/vec4 v0x615c81ded330_0, 0;
    %load/vec4 v0x615c81decf80_0;
    %assign/vec4 v0x615c81ded410_0, 0;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x615c81dedb90;
T_99 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81def820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81def530_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x615c81def320_0;
    %assign/vec4 v0x615c81def530_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x615c81dedb90;
T_100 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81def320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x615c81def160_0;
    %assign/vec4 v0x615c81def5d0_0, 0;
    %load/vec4 v0x615c81def220_0;
    %assign/vec4 v0x615c81def6b0_0, 0;
T_100.0 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x615c81defe30;
T_101 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81df17d0_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x615c81df15c0_0;
    %assign/vec4 v0x615c81df17d0_0, 0;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x615c81defe30;
T_102 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x615c81df1400_0;
    %assign/vec4 v0x615c81df1870_0, 0;
    %load/vec4 v0x615c81df14c0_0;
    %assign/vec4 v0x615c81df1950_0, 0;
T_102.0 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x615c81df20d0;
T_103 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df3d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81df3a70_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x615c81df3860_0;
    %assign/vec4 v0x615c81df3a70_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x615c81df20d0;
T_104 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df3860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x615c81df36a0_0;
    %assign/vec4 v0x615c81df3b10_0, 0;
    %load/vec4 v0x615c81df3760_0;
    %assign/vec4 v0x615c81df3bf0_0, 0;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x615c81df43b0;
T_105 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df6040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81df5d50_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x615c81df5b40_0;
    %assign/vec4 v0x615c81df5d50_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x615c81df43b0;
T_106 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x615c81df5980_0;
    %assign/vec4 v0x615c81df5df0_0, 0;
    %load/vec4 v0x615c81df5a40_0;
    %assign/vec4 v0x615c81df5ed0_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x615c81df6650;
T_107 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df82e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81df7ff0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x615c81df7de0_0;
    %assign/vec4 v0x615c81df7ff0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x615c81df6650;
T_108 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81df7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x615c81df7c20_0;
    %assign/vec4 v0x615c81df8090_0, 0;
    %load/vec4 v0x615c81df7ce0_0;
    %assign/vec4 v0x615c81df8170_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x615c81df88f0;
T_109 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfa580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81dfa290_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x615c81dfa080_0;
    %assign/vec4 v0x615c81dfa290_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x615c81df88f0;
T_110 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfa080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x615c81df9ec0_0;
    %assign/vec4 v0x615c81dfa330_0, 0;
    %load/vec4 v0x615c81df9f80_0;
    %assign/vec4 v0x615c81dfa410_0, 0;
T_110.0 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x615c81dfab90;
T_111 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfc820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81dfc530_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x615c81dfc320_0;
    %assign/vec4 v0x615c81dfc530_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x615c81dfab90;
T_112 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfc320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %load/vec4 v0x615c81dfc160_0;
    %assign/vec4 v0x615c81dfc5d0_0, 0;
    %load/vec4 v0x615c81dfc220_0;
    %assign/vec4 v0x615c81dfc6b0_0, 0;
T_112.0 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x615c81dfce30;
T_113 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81dfe7d0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x615c81dfe5c0_0;
    %assign/vec4 v0x615c81dfe7d0_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x615c81dfce30;
T_114 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81dfe5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %load/vec4 v0x615c81dfe400_0;
    %assign/vec4 v0x615c81dfe870_0, 0;
    %load/vec4 v0x615c81dfe4c0_0;
    %assign/vec4 v0x615c81dfe950_0, 0;
T_114.0 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x615c81dff0d0;
T_115 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e00d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e00a70_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x615c81e00860_0;
    %assign/vec4 v0x615c81e00a70_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x615c81dff0d0;
T_116 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e00860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %load/vec4 v0x615c81e006a0_0;
    %assign/vec4 v0x615c81e00b10_0, 0;
    %load/vec4 v0x615c81e00760_0;
    %assign/vec4 v0x615c81e00bf0_0, 0;
T_116.0 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x615c81e01370;
T_117 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e03410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e03120_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x615c81e02f10_0;
    %assign/vec4 v0x615c81e03120_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x615c81e01370;
T_118 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e02f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x615c81e02d50_0;
    %assign/vec4 v0x615c81e031c0_0, 0;
    %load/vec4 v0x615c81e02e10_0;
    %assign/vec4 v0x615c81e032a0_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x615c81e03e30;
T_119 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e05ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e057d0_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x615c81e055c0_0;
    %assign/vec4 v0x615c81e057d0_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x615c81e03e30;
T_120 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e055c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x615c81e05400_0;
    %assign/vec4 v0x615c81e05870_0, 0;
    %load/vec4 v0x615c81e054c0_0;
    %assign/vec4 v0x615c81e05950_0, 0;
T_120.0 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x615c81cd9740;
T_121 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e0dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0d4c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e0de50_0, 0, 1;
    %end;
    .thread T_121, $init;
    .scope S_0x615c81cd9740;
T_122 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e0d360_0, 0, 1;
T_122.0 ;
    %delay 5, 0;
    %load/vec4 v0x615c81e0d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.1, 8;
    %load/vec4 v0x615c81e0d360_0;
    %inv;
    %store/vec4 v0x615c81e0d360_0, 0, 1;
T_122.1 ;
    %jmp T_122.0;
    %end;
    .thread T_122;
    .scope S_0x615c81cd9740;
T_123 ;
    %vpi_call/w 5 117 "$sformat", v0x615c81e0dc80_0, "%s homework %0d formula %0d pipe %0d distributor %0d impl %0d", "testbenches/formula_tb.sv", P_0x615c81d48be0, P_0x615c81d48b60, P_0x615c81d48ca0, P_0x615c81d48b20, P_0x615c81d48c20 {0 0 0};
    %end;
    .thread T_123;
    .scope S_0x615c81cd9740;
T_124 ;
    %wait E_0x615c81d511a0;
    %vpi_call/w 5 286 "$write", "%s time %7d cycle %5d", v0x615c81e0dc80_0, $time, v0x615c81e0d4c0_0 {0 0 0};
    %load/vec4 v0x615c81e0d4c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x615c81e0d4c0_0, 0;
    %load/vec4 v0x615c81e0db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %vpi_call/w 5 290 "$write", " rst" {0 0 0};
    %jmp T_124.1;
T_124.0 ;
    %vpi_call/w 5 292 "$write", "    " {0 0 0};
T_124.1 ;
    %load/vec4 v0x615c81e0d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %vpi_call/w 5 295 "$write", " arg %d %d %d", v0x615c81e0ce30_0, v0x615c81e0d110_0, v0x615c81e0d200_0 {0 0 0};
    %jmp T_124.3;
T_124.2 ;
    %vpi_call/w 5 297 "$write", "                                     " {0 0 0};
T_124.3 ;
    %load/vec4 v0x615c81e0da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %vpi_call/w 5 300 "$write", " res %d", v0x615c81e0d7b0_0 {0 0 0};
T_124.4 ;
    %vpi_call/w 5 302 "$display" {0 0 0};
    %jmp T_124;
    .thread T_124;
    .scope S_0x615c81cd9740;
T_125 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e0db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x615c81e0d710_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e0de50_0, 0, 1;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x615c81e0de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x615c81e0d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %vpi_call/w 5 333 "$error" {0 0 0};
    %jmp T_125.9;
T_125.6 ;
    %load/vec4 v0x615c81e0ce30_0;
    %load/vec4 v0x615c81e0d110_0;
    %load/vec4 v0x615c81e0d200_0;
    %store/vec4 v0x615c81d1a7e0_0, 0, 32;
    %store/vec4 v0x615c81d1b270_0, 0, 32;
    %store/vec4 v0x615c81d1f680_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.formula_1_fn, S_0x615c81c67320;
    %store/vec4 v0x615c81e0d950_0, 0, 32;
    %jmp T_125.9;
T_125.7 ;
    %load/vec4 v0x615c81e0ce30_0;
    %load/vec4 v0x615c81e0d110_0;
    %load/vec4 v0x615c81e0d200_0;
    %store/vec4 v0x615c81d15360_0, 0, 32;
    %store/vec4 v0x615c81d15650_0, 0, 32;
    %store/vec4 v0x615c81d160e0_0, 0, 32;
    %callf/vec4 TD_tb.formula_1_impl_2_tb.formula_2_fn, S_0x615c81c9c480;
    %store/vec4 v0x615c81e0d950_0, 0, 32;
    %jmp T_125.9;
T_125.9 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %load/vec4 v0x615c81e0d950_0;
    %store/qb/v v0x615c81e0d710_0, 4, 32;
T_125.4 ;
    %load/vec4 v0x615c81e0da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.10, 8;
    %vpi_func 5 341 "$size" 32, v0x615c81e0d710_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_125.12, 4;
    %vpi_call/w 5 343 "$display", "FAIL %s: unexpected result %0d", v0x615c81e0dc80_0, v0x615c81e0d7b0_0 {0 0 0};
    %vpi_call/w 5 346 "$finish" {0 0 0};
    %jmp T_125.13;
T_125.12 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x615c81e0d710_0;
    %store/vec4 v0x615c81e0d950_0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x615c81e0d710_0;
    %load/vec4 v0x615c81e0d7b0_0;
    %load/vec4 v0x615c81e0d950_0;
    %cmp/ne;
    %jmp/0xz  T_125.14, 6;
    %vpi_call/w 5 360 "$display", "FAIL %s: res mismatch. Expected %0d, actual %0d", v0x615c81e0dc80_0, v0x615c81e0d950_0, v0x615c81e0d7b0_0 {0 0 0};
    %vpi_call/w 5 363 "$finish" {0 0 0};
T_125.14 ;
T_125.13 ;
T_125.10 ;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x615c81cd9740;
T_126 ;
    %vpi_func 5 376 "$size" 32, v0x615c81e0d710_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_126.0, 4;
    %load/vec4 v0x615c81e0dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %vpi_call/w 5 379 "$display", "PASS %s", v0x615c81e0dc80_0 {0 0 0};
    %jmp T_126.3;
T_126.2 ;
    %vpi_call/w 5 381 "$display", "FAIL %s: did not run or run was not completed", v0x615c81e0dc80_0 {0 0 0};
T_126.3 ;
    %jmp T_126.1;
T_126.0 ;
    %vpi_func 5 387 "$size" 32, v0x615c81e0d710_0 {0 0 0};
    %vpi_call/w 5 386 "$write", "FAIL %s: data is left sitting in the model queue (%d left):", v0x615c81e0dc80_0, S<0,vec4,u32> {1 0 0};
    %fork t_9, S_0x615c81cb5c50;
    %jmp t_8;
    .scope S_0x615c81cb5c50;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81d248b0_0, 0, 32;
T_126.4 ;
    %load/vec4 v0x615c81d248b0_0;
    %vpi_func 5 389 "$size" 32, v0x615c81e0d710_0 {0 0 0};
    %cmp/u;
    %jmp/0xz T_126.5, 5;
    %vpi_func 5 390 "$size" 32, v0x615c81e0d710_0 {0 0 0};
    %load/vec4 v0x615c81d248b0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x615c81e0d710_0;
    %vpi_call/w 5 390 "$write", " %h", S<0,vec4,u32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x615c81d248b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x615c81d248b0_0, 0, 32;
    %jmp T_126.4;
T_126.5 ;
    %end;
    .scope S_0x615c81cd9740;
t_8 %join;
    %vpi_call/w 5 392 "$display" {0 0 0};
T_126.1 ;
    %end;
    .thread T_126, $final;
    .scope S_0x615c81cd9740;
T_127 ;
    %wait E_0x615c81d511a0;
    %load/vec4 v0x615c81e0db20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e0d5a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e0cf40_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e0d870_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x615c81e0d5a0_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e0d5a0_0, 0;
    %load/vec4 v0x615c81e0d020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.2, 8;
    %load/vec4 v0x615c81e0cf40_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e0cf40_0, 0;
T_127.2 ;
    %load/vec4 v0x615c81e0da30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.4, 8;
    %load/vec4 v0x615c81e0d870_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e0d870_0, 0;
T_127.4 ;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x615c81cd9740;
T_128 ;
    %vpi_call/w 5 422 "$display", "\012\012number of transfers : arg %0d res %0d per %0d cycles", v0x615c81e0cf40_0, v0x615c81e0d870_0, v0x615c81e0d5a0_0 {0 0 0};
    %end;
    .thread T_128, $final;
    .scope S_0x615c81cd9740;
T_129 ;
    %pushi/vec4 100000, 0, 32;
T_129.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_129.1, 5;
    %jmp/1 T_129.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81d511a0;
    %jmp T_129.0;
T_129.1 ;
    %pop/vec4 1;
    %vpi_call/w 5 431 "$display", "FAIL %s: timeout!", v0x615c81e0dc80_0 {0 0 0};
    %vpi_call/w 5 432 "$finish" {0 0 0};
    %end;
    .thread T_129;
    .scope S_0x615c81e118e0;
T_130 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e13480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e13190_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x615c81e12f80_0;
    %assign/vec4 v0x615c81e13190_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x615c81e118e0;
T_131 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e12f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %load/vec4 v0x615c81e12db0_0;
    %assign/vec4 v0x615c81e13230_0, 0;
    %load/vec4 v0x615c81e12e80_0;
    %assign/vec4 v0x615c81e13310_0, 0;
T_131.0 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x615c81e13aa0;
T_132 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e15750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e15460_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x615c81e15200_0;
    %assign/vec4 v0x615c81e15460_0, 0;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x615c81e13aa0;
T_133 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e15200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v0x615c81e15070_0;
    %assign/vec4 v0x615c81e15500_0, 0;
    %load/vec4 v0x615c81e15130_0;
    %assign/vec4 v0x615c81e155e0_0, 0;
T_133.0 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x615c81e15d90;
T_134 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e17a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e17730_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x615c81e17520_0;
    %assign/vec4 v0x615c81e17730_0, 0;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x615c81e15d90;
T_135 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e17520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %load/vec4 v0x615c81e17360_0;
    %assign/vec4 v0x615c81e177d0_0, 0;
    %load/vec4 v0x615c81e17420_0;
    %assign/vec4 v0x615c81e178b0_0, 0;
T_135.0 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x615c81e18030;
T_136 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e19d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e19a60_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x615c81e19850_0;
    %assign/vec4 v0x615c81e19a60_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x615c81e18030;
T_137 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e19850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x615c81e19690_0;
    %assign/vec4 v0x615c81e19b00_0, 0;
    %load/vec4 v0x615c81e19750_0;
    %assign/vec4 v0x615c81e19be0_0, 0;
T_137.0 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x615c81e1a3a0;
T_138 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e1c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e1bd10_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x615c81e1bb00_0;
    %assign/vec4 v0x615c81e1bd10_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x615c81e1a3a0;
T_139 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %load/vec4 v0x615c81e1b940_0;
    %assign/vec4 v0x615c81e1bdb0_0, 0;
    %load/vec4 v0x615c81e1ba00_0;
    %assign/vec4 v0x615c81e1be90_0, 0;
T_139.0 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x615c81e1c610;
T_140 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e1e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e1dfb0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x615c81e1dda0_0;
    %assign/vec4 v0x615c81e1dfb0_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x615c81e1c610;
T_141 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e1dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %load/vec4 v0x615c81e1dbe0_0;
    %assign/vec4 v0x615c81e1e050_0, 0;
    %load/vec4 v0x615c81e1dca0_0;
    %assign/vec4 v0x615c81e1e130_0, 0;
T_141.0 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x615c81e1e8b0;
T_142 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e20540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e20250_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x615c81e20040_0;
    %assign/vec4 v0x615c81e20250_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x615c81e1e8b0;
T_143 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e20040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %load/vec4 v0x615c81e1fe80_0;
    %assign/vec4 v0x615c81e202f0_0, 0;
    %load/vec4 v0x615c81e1ff40_0;
    %assign/vec4 v0x615c81e203d0_0, 0;
T_143.0 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x615c81e20b50;
T_144 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e22860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e22600_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x615c81e223f0_0;
    %assign/vec4 v0x615c81e22600_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x615c81e20b50;
T_145 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e223f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %load/vec4 v0x615c81e22230_0;
    %assign/vec4 v0x615c81e226a0_0, 0;
    %load/vec4 v0x615c81e222f0_0;
    %assign/vec4 v0x615c81e22780_0, 0;
T_145.0 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x615c81e22f30;
T_146 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e24bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e248d0_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x615c81e246c0_0;
    %assign/vec4 v0x615c81e248d0_0, 0;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x615c81e22f30;
T_147 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e246c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x615c81e24500_0;
    %assign/vec4 v0x615c81e24970_0, 0;
    %load/vec4 v0x615c81e245c0_0;
    %assign/vec4 v0x615c81e24a50_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x615c81e251d0;
T_148 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e26e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e26b70_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x615c81e26960_0;
    %assign/vec4 v0x615c81e26b70_0, 0;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x615c81e251d0;
T_149 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e26960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x615c81e267a0_0;
    %assign/vec4 v0x615c81e26c10_0, 0;
    %load/vec4 v0x615c81e26860_0;
    %assign/vec4 v0x615c81e26cf0_0, 0;
T_149.0 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x615c81e27470;
T_150 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e29100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e28e10_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x615c81e28c00_0;
    %assign/vec4 v0x615c81e28e10_0, 0;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x615c81e27470;
T_151 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e28c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %load/vec4 v0x615c81e28a40_0;
    %assign/vec4 v0x615c81e28eb0_0, 0;
    %load/vec4 v0x615c81e28b00_0;
    %assign/vec4 v0x615c81e28f90_0, 0;
T_151.0 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x615c81e29710;
T_152 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e2b0b0_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x615c81e2aea0_0;
    %assign/vec4 v0x615c81e2b0b0_0, 0;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x615c81e29710;
T_153 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x615c81e2ace0_0;
    %assign/vec4 v0x615c81e2b150_0, 0;
    %load/vec4 v0x615c81e2ada0_0;
    %assign/vec4 v0x615c81e2b230_0, 0;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x615c81e2b9b0;
T_154 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e2d350_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x615c81e2d140_0;
    %assign/vec4 v0x615c81e2d350_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x615c81e2b9b0;
T_155 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %load/vec4 v0x615c81e2cf80_0;
    %assign/vec4 v0x615c81e2d3f0_0, 0;
    %load/vec4 v0x615c81e2d040_0;
    %assign/vec4 v0x615c81e2d4d0_0, 0;
T_155.0 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x615c81e2dc50;
T_156 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e2f5f0_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x615c81e2f3e0_0;
    %assign/vec4 v0x615c81e2f5f0_0, 0;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x615c81e2dc50;
T_157 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e2f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %load/vec4 v0x615c81e2f220_0;
    %assign/vec4 v0x615c81e2f690_0, 0;
    %load/vec4 v0x615c81e2f2e0_0;
    %assign/vec4 v0x615c81e2f770_0, 0;
T_157.0 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x615c81e2fef0;
T_158 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e31b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e31890_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x615c81e31680_0;
    %assign/vec4 v0x615c81e31890_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x615c81e2fef0;
T_159 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e31680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %load/vec4 v0x615c81e314c0_0;
    %assign/vec4 v0x615c81e31930_0, 0;
    %load/vec4 v0x615c81e31580_0;
    %assign/vec4 v0x615c81e31a10_0, 0;
T_159.0 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x615c81e32190;
T_160 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e33e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x615c81e33b30_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x615c81e33920_0;
    %assign/vec4 v0x615c81e33b30_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x615c81e32190;
T_161 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e33920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %load/vec4 v0x615c81e33760_0;
    %assign/vec4 v0x615c81e33bd0_0, 0;
    %load/vec4 v0x615c81e33820_0;
    %assign/vec4 v0x615c81e33cb0_0, 0;
T_161.0 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x615c81e0df10;
T_162 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e3b9b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e3b2b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x615c81e3bb30_0, 0, 1;
    %end;
    .thread T_162, $init;
    .scope S_0x615c81e0df10;
T_163 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e3b150_0, 0, 1;
T_163.0 ;
    %delay 5, 0;
    %load/vec4 v0x615c81e3b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.1, 8;
    %load/vec4 v0x615c81e3b150_0;
    %inv;
    %store/vec4 v0x615c81e3b150_0, 0, 1;
T_163.1 ;
    %jmp T_163.0;
    %end;
    .thread T_163;
    .scope S_0x615c81e0df10;
T_164 ;
    %vpi_call/w 5 117 "$sformat", v0x615c81e3ba70_0, "%s homework %0d formula %0d pipe %0d distributor %0d impl %0d", "testbenches/formula_tb.sv", P_0x615c81e0e1f0, P_0x615c81e0e170, P_0x615c81e0e2b0, P_0x615c81e0e130, P_0x615c81e0e230 {0 0 0};
    %end;
    .thread T_164;
    .scope S_0x615c81e0df10;
T_165 ;
    %wait E_0x615c81cf7860;
    %vpi_call/w 5 286 "$write", "%s time %7d cycle %5d", v0x615c81e3ba70_0, $time, v0x615c81e3b2b0_0 {0 0 0};
    %load/vec4 v0x615c81e3b2b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x615c81e3b2b0_0, 0;
    %load/vec4 v0x615c81e3b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %vpi_call/w 5 290 "$write", " rst" {0 0 0};
    %jmp T_165.1;
T_165.0 ;
    %vpi_call/w 5 292 "$write", "    " {0 0 0};
T_165.1 ;
    %load/vec4 v0x615c81e3ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %vpi_call/w 5 295 "$write", " arg %d %d %d", v0x615c81e3ac20_0, v0x615c81e3af00_0, v0x615c81e3aff0_0 {0 0 0};
    %jmp T_165.3;
T_165.2 ;
    %vpi_call/w 5 297 "$write", "                                     " {0 0 0};
T_165.3 ;
    %load/vec4 v0x615c81e3b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.4, 8;
    %vpi_call/w 5 300 "$write", " res %d", v0x615c81e3b5a0_0 {0 0 0};
T_165.4 ;
    %vpi_call/w 5 302 "$display" {0 0 0};
    %jmp T_165;
    .thread T_165;
    .scope S_0x615c81e0df10;
T_166 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e3b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %ix/load 4, 0, 0;
    %null;
    %store/obj v0x615c81e3b500_0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x615c81e3bb30_0, 0, 1;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x615c81e3bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.2, 8;
    %load/vec4 v0x615c81e3ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.4, 8;
    %pushi/vec4 2, 0, 32;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_166.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_166.7, 6;
    %vpi_call/w 5 333 "$error" {0 0 0};
    %jmp T_166.9;
T_166.6 ;
    %load/vec4 v0x615c81e3ac20_0;
    %load/vec4 v0x615c81e3af00_0;
    %load/vec4 v0x615c81e3aff0_0;
    %store/vec4 v0x615c81e0f070_0, 0, 32;
    %store/vec4 v0x615c81e0ef90_0, 0, 32;
    %store/vec4 v0x615c81e0eeb0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.formula_1_fn, S_0x615c81e0ecd0;
    %store/vec4 v0x615c81e3b740_0, 0, 32;
    %jmp T_166.9;
T_166.7 ;
    %load/vec4 v0x615c81e3ac20_0;
    %load/vec4 v0x615c81e3af00_0;
    %load/vec4 v0x615c81e3aff0_0;
    %store/vec4 v0x615c81e0f5d0_0, 0, 32;
    %store/vec4 v0x615c81e0f4f0_0, 0, 32;
    %store/vec4 v0x615c81e0f3f0_0, 0, 32;
    %callf/vec4 TD_tb.formula_2_tb.formula_2_fn, S_0x615c81e0f210;
    %store/vec4 v0x615c81e3b740_0, 0, 32;
    %jmp T_166.9;
T_166.9 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %load/vec4 v0x615c81e3b740_0;
    %store/qb/v v0x615c81e3b500_0, 4, 32;
T_166.4 ;
    %load/vec4 v0x615c81e3b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.10, 8;
    %vpi_func 5 341 "$size" 32, v0x615c81e3b500_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_166.12, 4;
    %vpi_call/w 5 343 "$display", "FAIL %s: unexpected result %0d", v0x615c81e3ba70_0, v0x615c81e3b5a0_0 {0 0 0};
    %vpi_call/w 5 346 "$finish" {0 0 0};
    %jmp T_166.13;
T_166.12 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x615c81e3b500_0;
    %store/vec4 v0x615c81e3b740_0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x615c81e3b500_0;
    %load/vec4 v0x615c81e3b5a0_0;
    %load/vec4 v0x615c81e3b740_0;
    %cmp/ne;
    %jmp/0xz  T_166.14, 6;
    %vpi_call/w 5 360 "$display", "FAIL %s: res mismatch. Expected %0d, actual %0d", v0x615c81e3ba70_0, v0x615c81e3b740_0, v0x615c81e3b5a0_0 {0 0 0};
    %vpi_call/w 5 363 "$finish" {0 0 0};
T_166.14 ;
T_166.13 ;
T_166.10 ;
T_166.2 ;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x615c81e0df10;
T_167 ;
    %vpi_func 5 376 "$size" 32, v0x615c81e3b500_0 {0 0 0};
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_167.0, 4;
    %load/vec4 v0x615c81e3b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %vpi_call/w 5 379 "$display", "PASS %s", v0x615c81e3ba70_0 {0 0 0};
    %jmp T_167.3;
T_167.2 ;
    %vpi_call/w 5 381 "$display", "FAIL %s: did not run or run was not completed", v0x615c81e3ba70_0 {0 0 0};
T_167.3 ;
    %jmp T_167.1;
T_167.0 ;
    %vpi_func 5 387 "$size" 32, v0x615c81e3b500_0 {0 0 0};
    %vpi_call/w 5 386 "$write", "FAIL %s: data is left sitting in the model queue (%d left):", v0x615c81e3ba70_0, S<0,vec4,u32> {1 0 0};
    %fork t_11, S_0x615c81e0e610;
    %jmp t_10;
    .scope S_0x615c81e0e610;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x615c81e0e7f0_0, 0, 32;
T_167.4 ;
    %load/vec4 v0x615c81e0e7f0_0;
    %vpi_func 5 389 "$size" 32, v0x615c81e3b500_0 {0 0 0};
    %cmp/u;
    %jmp/0xz T_167.5, 5;
    %vpi_func 5 390 "$size" 32, v0x615c81e3b500_0 {0 0 0};
    %load/vec4 v0x615c81e0e7f0_0;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %load/dar/vec4 v0x615c81e3b500_0;
    %vpi_call/w 5 390 "$write", " %h", S<0,vec4,u32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x615c81e0e7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x615c81e0e7f0_0, 0, 32;
    %jmp T_167.4;
T_167.5 ;
    %end;
    .scope S_0x615c81e0df10;
t_10 %join;
    %vpi_call/w 5 392 "$display" {0 0 0};
T_167.1 ;
    %end;
    .thread T_167, $final;
    .scope S_0x615c81e0df10;
T_168 ;
    %wait E_0x615c81cf7860;
    %load/vec4 v0x615c81e3b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e3b390_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e3ad30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x615c81e3b660_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x615c81e3b390_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e3b390_0, 0;
    %load/vec4 v0x615c81e3ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x615c81e3ad30_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e3ad30_0, 0;
T_168.2 ;
    %load/vec4 v0x615c81e3b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.4, 8;
    %load/vec4 v0x615c81e3b660_0;
    %addi 1, 0, 33;
    %assign/vec4 v0x615c81e3b660_0, 0;
T_168.4 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x615c81e0df10;
T_169 ;
    %vpi_call/w 5 422 "$display", "\012\012number of transfers : arg %0d res %0d per %0d cycles", v0x615c81e3ad30_0, v0x615c81e3b660_0, v0x615c81e3b390_0 {0 0 0};
    %end;
    .thread T_169, $final;
    .scope S_0x615c81e0df10;
T_170 ;
    %pushi/vec4 100000, 0, 32;
T_170.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_170.1, 5;
    %jmp/1 T_170.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x615c81cf7860;
    %jmp T_170.0;
T_170.1 ;
    %pop/vec4 1;
    %vpi_call/w 5 431 "$display", "FAIL %s: timeout!", v0x615c81e3ba70_0 {0 0 0};
    %vpi_call/w 5 432 "$finish" {0 0 0};
    %end;
    .thread T_170;
    .scope S_0x615c81d9fbb0;
T_171 ;
    %vpi_call/w 4 18 "$dumpvars" {0 0 0};
    %fork TD_tb.formula_1_impl_1_tb.run, S_0x615c81cca290;
    %join;
    %fork TD_tb.formula_1_impl_2_tb.run, S_0x615c81e0c750;
    %join;
    %fork TD_tb.formula_2_tb.run, S_0x615c81e3a5d0;
    %join;
    %vpi_call/w 4 25 "$finish" {0 0 0};
    %end;
    .thread T_171;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "-";
    "formula_1_impl_1_fsm_style_2.sv";
    "testbenches/tb.sv";
    "testbenches/formula_tb.sv";
    "./formula_1_fn.svh";
    "./formula_2_fn.svh";
    "formula_1_impl_1_top.sv";
    "formula_1_impl_1_fsm.sv";
    "../../common/isqrt/isqrt.sv";
    "../../common/isqrt/isqrt_slice_comb.sv";
    "../../common/isqrt/isqrt_slice_reg.sv";
    "./testbenches//isqrt_fn.svh";
    "formula_1_impl_2_top.sv";
    "03_04_formula_1_impl_2_fsm.sv";
    "formula_2_top.sv";
    "03_05_formula_2_fsm.sv";
