#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bedc70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1be0d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x1bef030 .functor NOT 1, L_0x1c2e500, C4<0>, C4<0>, C4<0>;
L_0x1c2e2e0 .functor XOR 298, L_0x1c2dff0, L_0x1c2e240, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c2e3f0 .functor XOR 298, L_0x1c2e2e0, L_0x1c2e350, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c2b600_0 .net *"_ivl_10", 297 0, L_0x1c2e2e0;  1 drivers
v0x1c2b700_0 .net *"_ivl_12", 297 0, L_0x1c2e350;  1 drivers
v0x1c2b7e0_0 .net *"_ivl_14", 297 0, L_0x1c2e3f0;  1 drivers
v0x1c2b8a0_0 .net *"_ivl_4", 297 0, L_0x1c2df50;  1 drivers
v0x1c2b980_0 .net *"_ivl_6", 297 0, L_0x1c2dff0;  1 drivers
v0x1c2bab0_0 .net *"_ivl_8", 297 0, L_0x1c2e240;  1 drivers
v0x1c2bb90_0 .var "clk", 0 0;
v0x1c2bc30_0 .net "in", 99 0, v0x1c2a240_0;  1 drivers
v0x1c2bcd0_0 .net "out_any_dut", 99 1, L_0x1c2de60;  1 drivers
v0x1c2be40_0 .net "out_any_ref", 99 1, L_0x1c2cc30;  1 drivers
v0x1c2bf00_0 .net "out_both_dut", 98 0, L_0x1c2d5e0;  1 drivers
v0x1c2bfd0_0 .net "out_both_ref", 98 0, L_0x1c2c820;  1 drivers
v0x1c2c0a0_0 .net "out_different_dut", 99 0, L_0x1c2dcd0;  1 drivers
v0x1c2c170_0 .net "out_different_ref", 99 0, L_0x1c2d190;  1 drivers
v0x1c2c240_0 .var/2u "stats1", 287 0;
v0x1c2c300_0 .var/2u "strobe", 0 0;
v0x1c2c3c0_0 .net "tb_match", 0 0, L_0x1c2e500;  1 drivers
v0x1c2c490_0 .net "tb_mismatch", 0 0, L_0x1bef030;  1 drivers
E_0x1bf3e50/0 .event negedge, v0x1c2a160_0;
E_0x1bf3e50/1 .event posedge, v0x1c2a160_0;
E_0x1bf3e50 .event/or E_0x1bf3e50/0, E_0x1bf3e50/1;
L_0x1c2de60 .part L_0x1c2d750, 0, 99;
L_0x1c2df50 .concat [ 100 99 99 0], L_0x1c2d190, L_0x1c2cc30, L_0x1c2c820;
L_0x1c2dff0 .concat [ 100 99 99 0], L_0x1c2d190, L_0x1c2cc30, L_0x1c2c820;
L_0x1c2e240 .concat [ 100 99 99 0], L_0x1c2dcd0, L_0x1c2de60, L_0x1c2d5e0;
L_0x1c2e350 .concat [ 100 99 99 0], L_0x1c2d190, L_0x1c2cc30, L_0x1c2c820;
L_0x1c2e500 .cmp/eeq 298, L_0x1c2df50, L_0x1c2e3f0;
S_0x1be0aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x1be0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1c2c760 .functor AND 100, v0x1c2a240_0, L_0x1c2c620, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1c2cb70 .functor OR 100, v0x1c2a240_0, L_0x1c2ca30, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c2d190 .functor XOR 100, v0x1c2a240_0, L_0x1c2d050, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1bfab20_0 .net *"_ivl_1", 98 0, L_0x1c2c580;  1 drivers
v0x1c291d0_0 .net *"_ivl_11", 98 0, L_0x1c2c960;  1 drivers
v0x1c292b0_0 .net *"_ivl_12", 99 0, L_0x1c2ca30;  1 drivers
L_0x7f3ace542060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c29370_0 .net *"_ivl_15", 0 0, L_0x7f3ace542060;  1 drivers
v0x1c29450_0 .net *"_ivl_16", 99 0, L_0x1c2cb70;  1 drivers
v0x1c29580_0 .net *"_ivl_2", 99 0, L_0x1c2c620;  1 drivers
v0x1c29660_0 .net *"_ivl_21", 0 0, L_0x1c2cdb0;  1 drivers
v0x1c29740_0 .net *"_ivl_23", 98 0, L_0x1c2cf60;  1 drivers
v0x1c29820_0 .net *"_ivl_24", 99 0, L_0x1c2d050;  1 drivers
L_0x7f3ace542018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1c29990_0 .net *"_ivl_5", 0 0, L_0x7f3ace542018;  1 drivers
v0x1c29a70_0 .net *"_ivl_6", 99 0, L_0x1c2c760;  1 drivers
v0x1c29b50_0 .net "in", 99 0, v0x1c2a240_0;  alias, 1 drivers
v0x1c29c30_0 .net "out_any", 99 1, L_0x1c2cc30;  alias, 1 drivers
v0x1c29d10_0 .net "out_both", 98 0, L_0x1c2c820;  alias, 1 drivers
v0x1c29df0_0 .net "out_different", 99 0, L_0x1c2d190;  alias, 1 drivers
L_0x1c2c580 .part v0x1c2a240_0, 1, 99;
L_0x1c2c620 .concat [ 99 1 0 0], L_0x1c2c580, L_0x7f3ace542018;
L_0x1c2c820 .part L_0x1c2c760, 0, 99;
L_0x1c2c960 .part v0x1c2a240_0, 1, 99;
L_0x1c2ca30 .concat [ 99 1 0 0], L_0x1c2c960, L_0x7f3ace542060;
L_0x1c2cc30 .part L_0x1c2cb70, 0, 99;
L_0x1c2cdb0 .part v0x1c2a240_0, 0, 1;
L_0x1c2cf60 .part v0x1c2a240_0, 1, 99;
L_0x1c2d050 .concat [ 99 1 0 0], L_0x1c2cf60, L_0x1c2cdb0;
S_0x1c29f50 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x1be0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x1c2a160_0 .net "clk", 0 0, v0x1c2bb90_0;  1 drivers
v0x1c2a240_0 .var "in", 99 0;
v0x1c2a300_0 .net "tb_match", 0 0, L_0x1c2e500;  alias, 1 drivers
E_0x1bf39d0 .event posedge, v0x1c2a160_0;
E_0x1bf42e0 .event negedge, v0x1c2a160_0;
S_0x1c2a400 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x1be0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x1c2d520 .functor AND 100, v0x1c2a240_0, L_0x1c2d3e0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1c2d750 .functor OR 100, v0x1c2a240_0, L_0x1c2d3e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1c2d940 .functor XOR 1, L_0x1c2d7c0, L_0x1c2d860, C4<0>, C4<0>;
L_0x1c2db90 .functor XOR 99, L_0x1c2da00, L_0x1c2daa0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x1c2a670_0 .net *"_ivl_1", 98 0, L_0x1c2d2a0;  1 drivers
v0x1c2a730_0 .net *"_ivl_13", 0 0, L_0x1c2d7c0;  1 drivers
v0x1c2a810_0 .net *"_ivl_15", 0 0, L_0x1c2d860;  1 drivers
v0x1c2a900_0 .net *"_ivl_16", 0 0, L_0x1c2d940;  1 drivers
v0x1c2a9e0_0 .net *"_ivl_19", 98 0, L_0x1c2da00;  1 drivers
v0x1c2ab10_0 .net *"_ivl_21", 98 0, L_0x1c2daa0;  1 drivers
v0x1c2abf0_0 .net *"_ivl_22", 98 0, L_0x1c2db90;  1 drivers
v0x1c2acd0_0 .net *"_ivl_3", 0 0, L_0x1c2d340;  1 drivers
v0x1c2adb0_0 .net *"_ivl_6", 99 0, L_0x1c2d520;  1 drivers
v0x1c2af20_0 .net "in", 99 0, v0x1c2a240_0;  alias, 1 drivers
v0x1c2afe0_0 .net "in_shifted", 99 0, L_0x1c2d3e0;  1 drivers
v0x1c2b0c0_0 .net "out_any", 99 0, L_0x1c2d750;  1 drivers
v0x1c2b1a0_0 .net "out_both", 98 0, L_0x1c2d5e0;  alias, 1 drivers
v0x1c2b280_0 .net "out_different", 99 0, L_0x1c2dcd0;  alias, 1 drivers
L_0x1c2d2a0 .part v0x1c2a240_0, 0, 99;
L_0x1c2d340 .part v0x1c2a240_0, 99, 1;
L_0x1c2d3e0 .concat [ 1 99 0 0], L_0x1c2d340, L_0x1c2d2a0;
L_0x1c2d5e0 .part L_0x1c2d520, 0, 99;
L_0x1c2d7c0 .part v0x1c2a240_0, 99, 1;
L_0x1c2d860 .part L_0x1c2d3e0, 99, 1;
L_0x1c2da00 .part v0x1c2a240_0, 0, 99;
L_0x1c2daa0 .part L_0x1c2d3e0, 0, 99;
L_0x1c2dcd0 .concat [ 99 1 0 0], L_0x1c2db90, L_0x1c2d940;
S_0x1c2b3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1be0d00;
 .timescale -12 -12;
E_0x1bdda20 .event anyedge, v0x1c2c300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c2c300_0;
    %nor/r;
    %assign/vec4 v0x1c2c300_0, 0;
    %wait E_0x1bdda20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c29f50;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c2a240_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bf42e0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c2a240_0, 0;
    %wait E_0x1bf39d0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x1c2a240_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1be0d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2c300_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1be0d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c2bb90_0;
    %inv;
    %store/vec4 v0x1c2bb90_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1be0d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c2a160_0, v0x1c2c490_0, v0x1c2bc30_0, v0x1c2bfd0_0, v0x1c2bf00_0, v0x1c2be40_0, v0x1c2bcd0_0, v0x1c2c170_0, v0x1c2c0a0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1be0d00;
T_5 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1be0d00;
T_6 ;
    %wait E_0x1bf3e50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2c240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
    %load/vec4 v0x1c2c3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2c240_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1c2bfd0_0;
    %load/vec4 v0x1c2bfd0_0;
    %load/vec4 v0x1c2bf00_0;
    %xor;
    %load/vec4 v0x1c2bfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x1c2be40_0;
    %load/vec4 v0x1c2be40_0;
    %load/vec4 v0x1c2bcd0_0;
    %xor;
    %load/vec4 v0x1c2be40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x1c2c170_0;
    %load/vec4 v0x1c2c170_0;
    %load/vec4 v0x1c2c0a0_0;
    %xor;
    %load/vec4 v0x1c2c170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x1c2c240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2c240_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/gatesv100/iter4/response0/top_module.sv";
