<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.1.259.1" title="radiant_lab7_jb" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="testbench_aes_core"/>
        <Source name="aes_starter.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="mixcolumns"/>
        </Source>
        <Source name="aes_spi_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_spi"/>
        </Source>
        <Source name="aes_sbox_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_sbox"/>
        </Source>
        <Source name="aes_core_tb.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="testbench_aes_core"/>
        </Source>
        <Source name="source/impl_1/top.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/add_round_key.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/sub_bytes.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/shift_rows.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/key_schedule.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="source/impl_1/impl_1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/impl_1.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="radiant_lab7_jb1.sty"/>
</RadiantProject>
