
---------- Begin Simulation Statistics ----------
final_tick                                 6487208000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806024                       # Number of bytes of host memory used
host_op_rate                                   182816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.81                       # Real time elapsed on the host
host_tick_rate                              155162499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3927224                       # Number of instructions simulated
sim_ops                                       7643389                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006487                       # Number of seconds simulated
sim_ticks                                  6487208000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1855004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              33655                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            216681                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2103169                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             518781                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1855004                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1336223                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2103169                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  151594                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       152391                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5627193                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3297785                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            217406                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     900607                       # Number of branches committed
system.cpu.commit.bw_lim_events                353482                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1496                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5374360                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3927224                       # Number of instructions committed
system.cpu.commit.committedOps                7643389                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5242622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.457933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.365605                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3095526     59.05%     59.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       578706     11.04%     70.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       326966      6.24%     76.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       452507      8.63%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       168897      3.22%     88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       122380      2.33%     90.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        71220      1.36%     91.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        72938      1.39%     93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       353482      6.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5242622                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     152176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                62734                       # Number of function calls committed.
system.cpu.commit.int_insts                   7508678                       # Number of committed integer instructions.
system.cpu.commit.loads                        900022                       # Number of loads committed
system.cpu.commit.membars                         102                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        47627      0.62%      0.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6094220     79.73%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             165      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            26281      0.34%     80.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5002      0.07%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           2272      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           21016      0.27%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           27054      0.35%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          54090      0.71%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           25      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          875293     11.45%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         459203      6.01%     99.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24729      0.32%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6356      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7643389                       # Class of committed instruction
system.cpu.commit.refs                        1365581                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3927224                       # Number of Instructions Simulated
system.cpu.committedOps                       7643389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.651856                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.651856                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1181582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1181582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82958.462606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82958.462606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80075.912496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80075.912496                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1132590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1132590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4064301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4064301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.041463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        48992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         48992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32170                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1347037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1347037000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16822                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       465834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102182.038173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102182.038173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100394.059619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100394.059619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       461302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         461302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    463088997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    463088997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         4532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4532                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    452977997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    452977997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4512                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.264935                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.454545                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               385                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        17812                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          324                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      1647416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1647416                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84586.166897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84586.166897                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84373.066326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84373.066326                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      1593892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1593892                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4527389997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4527389997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032490                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        53524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53524                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        32190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32190                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1800014997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1800014997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        21334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      1647416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1647416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84586.166897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84586.166897                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84373.066326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84373.066326                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      1593892                       # number of overall hits
system.cpu.dcache.overall_hits::total         1593892                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4527389997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4527389997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032490                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        53524                       # number of overall misses
system.cpu.dcache.overall_misses::total         53524                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        32190                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32190                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1800014997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1800014997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        21334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21334                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  20309                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             75.714902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3316165                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.675069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             21333                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3316165                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1007.675069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1615226                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         8404                       # number of writebacks
system.cpu.dcache.writebacks::total              8404                       # number of writebacks
system.cpu.decode.BlockedCycles               1434044                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               15587099                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2128990                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2115515                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 217603                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                203929                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1250633                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         11104                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      617715                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4397                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2103169                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1169879                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3477020                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 88322                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        8317192                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  815                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          114                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          5459                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  435206                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         10                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.324202                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2399008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             670375                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.282091                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6100081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.755450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.513436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3449981     56.56%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   176475      2.89%     59.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    93778      1.54%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   222201      3.64%     64.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   181637      2.98%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   135368      2.22%     69.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116565      1.91%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   117553      1.93%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1606523     26.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6100081                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    277148                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   140470                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1169876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1169876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30787.208308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30787.208308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30039.399612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30039.399612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1081334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1081334                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2725960998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2725960998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        88542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88542                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2337605999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2337605999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066518                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        77818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        77818                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.529412                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          588                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1169876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1169876                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30787.208308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30787.208308                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30039.399612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30039.399612                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1081334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1081334                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2725960998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2725960998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075685                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        88542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88542                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2337605999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2337605999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066518                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066518                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        77818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        77818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1169876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1169876                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30787.208308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30787.208308                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30039.399612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30039.399612                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1081334                       # number of overall hits
system.cpu.icache.overall_hits::total         1081334                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2725960998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2725960998                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075685                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        88542                       # number of overall misses
system.cpu.icache.overall_misses::total         88542                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2337605999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2337605999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066518                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066518                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        77818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        77818                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  77560                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             14.895858                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2417569                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.232031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             77817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2417569                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.232031                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1159151                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        77560                       # number of writebacks
system.cpu.icache.writebacks::total             77560                       # number of writebacks
system.cpu.idleCycles                          387128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               292446                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1155582                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.638855                       # Inst execution rate
system.cpu.iew.exec_refs                      1865666                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617026                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  980510                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1584775                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16728                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             17654                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               820164                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13017270                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1248640                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            492337                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10631595                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4767                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26493                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 217603                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 34092                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           341                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            59218                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          747                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       684753                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       354605                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            329                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       230255                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          62191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12566608                       # num instructions consuming a value
system.cpu.iew.wb_count                      10452474                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.600804                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7550067                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.611244                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10525087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14888465                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8569410                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.605380                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.605380                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            118264      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8834619     79.42%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  281      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 29279      0.26%     80.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5726      0.05%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2424      0.02%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                30395      0.27%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                34121      0.31%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               61611      0.55%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 44      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              31      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1295857     11.65%     93.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              665765      5.98%     99.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           39057      0.35%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6416      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11123932                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  196472                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              390119                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       181223                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             292308                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      179041                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016095                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  159812     89.26%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2262      1.26%     90.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    340      0.19%     90.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    14      0.01%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8970      5.01%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6668      3.72%     99.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               876      0.49%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               96      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10988237                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28187005                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10271251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18099084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12970522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11123932                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               46748                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5373880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             50138                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          45252                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7700240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6100081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.823571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.359295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3129763     51.31%     51.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              522766      8.57%     59.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              498876      8.18%     68.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              445829      7.31%     75.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              387824      6.36%     81.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              415306      6.81%     88.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              367035      6.02%     94.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              225565      3.70%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              107117      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6100081                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.714749                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1170789                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1347                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             46895                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40141                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1584775                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              820164                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4449380                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1278                       # number of misc regfile writes
system.cpu.numCycles                          6487209                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      6487208000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1145481                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9067067                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               55                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 139760                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2267152                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13970                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 12507                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              36774926                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14731809                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16461569                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2157137                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 110181                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 217603                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                292015                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7394502                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            361749                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21739405                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20693                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1591                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    477898                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1551                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     17906889                       # The number of ROB reads
system.cpu.rob.rob_writes                    26914568                       # The number of ROB writes
system.cpu.timesIdled                           31583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    65                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          242                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           242                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        77808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          77808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 113158.714703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113158.714703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93166.098393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93166.098393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          73700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    464856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    464856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.052797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.052797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    382540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    382540000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.052771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.052771                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4106                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          4513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109462.191358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109462.191358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89462.191358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89462.191358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               625                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   625                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    425589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     425589000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.861511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.861511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            3888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3888                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    347829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    347829000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.861511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.861511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         3888                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3888                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        16820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         16820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110483.920076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110483.920076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90484.156437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90484.156437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1161186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1161186000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.624851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.624851                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        10510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10510                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    950898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    950898000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.624792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.624792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10509                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10509                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        76016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76016                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         8404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8404                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         8404                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8404                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            77808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            21333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                99141                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 113158.714703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110208.015002                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110863.017400                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93166.098393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90208.168368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90864.562503                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                73700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6935                       # number of demand (read+write) hits
system.l2.demand_hits::total                    80635                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    464856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1586775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2051631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.052797                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.674917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186663                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14398                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18506                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    382540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1298727000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1681267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.052771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.674870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18503                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           77808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           21333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               99141                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 113158.714703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110208.015002                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110863.017400                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93166.098393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90208.168368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90864.562503                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               73700                       # number of overall hits
system.l2.overall_hits::.cpu.data                6935                       # number of overall hits
system.l2.overall_hits::total                   80635                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    464856000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1586775000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2051631000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.052797                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.674917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186663                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4108                       # number of overall misses
system.l2.overall_misses::.cpu.data             14398                       # number of overall misses
system.l2.overall_misses::total                 18506                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    382540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1298727000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1681267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.052771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.674870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18503                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          15129                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          927                       # Occupied blocks per task id
system.l2.tags.avg_refs                     10.152198                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1582601                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     123.126785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       907.181874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2914.364253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.221480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.711515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     19225                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1582601                       # Number of tag accesses
system.l2.tags.tagsinuse                  3944.672913                       # Cycle average of tags in use
system.l2.tags.total_refs                      195176                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                3166                       # number of writebacks
system.l2.writebacks::total                      3166                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     299399.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                39633.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples      3165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20883.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       182.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    182.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        31.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     40498162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40498162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          40498162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         142034601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             182532763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       31224527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40498162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        142034601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            213757290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       31224527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31224527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         6999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.312759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.483454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.751847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3136     44.81%     44.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2159     30.85%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          664      9.49%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          367      5.24%     90.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          223      3.19%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          107      1.53%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      1.17%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      0.64%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          216      3.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6999                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1180864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1184128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  201152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               202560                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       262720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        262720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         262720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         921408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1184128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       202560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          202560                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41824.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38868.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       262720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       918144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 40498161.921122305095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 141531456.984268099070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    171689250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    559595750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks         3165                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  46655438.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       201152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 31007484.267499975860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 147664462500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               40819                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2983                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3165                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              279                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001904535250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.562162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.314629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    251.801979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           154     83.24%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27     14.59%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      1.62%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   14530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     18502                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18502                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       18502                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 66.86                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    12336                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   92255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    6487095000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               731285000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    385328750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.989189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.958753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               94     50.81%     50.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.08%     51.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     46.49%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                     3165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3165                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                       3165                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.15                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    2252                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            263314350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 23112180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1799344080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            518.429018                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     28125000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     199420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    488581000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1425659750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     399346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3946076250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             19047840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 12265440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       547449600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                61346880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         471428880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        159781980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3363156870                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           5860156750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                6065640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            270033510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 26910660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1490672550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            458.999108                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     13667000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     149500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1998718750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    597041500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     459194750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3269086000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             11619360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 14295765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       229261440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                70393260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        500677320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2977622685                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           5864780750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               10340820                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        51368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        51368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1386688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            45526000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           98669250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18502                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              14614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3165                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11199                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3888                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3888                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       233185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        62977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296162                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9943488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1903168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11846656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6487208000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          368949000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         233456994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64065934                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    203264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.022803                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.149336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 111676     97.72%     97.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2604      2.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114281                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1596                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97872                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1005                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197021                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1006                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           15139                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             94637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        77560                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23868                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4513                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         77818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16820                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
