
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.483907                       # Number of seconds simulated
sim_ticks                                483907070000                       # Number of ticks simulated
final_tick                               12347365921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  26927                       # Simulator instruction rate (inst/s)
host_op_rate                                    48227                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130303232                       # Simulator tick rate (ticks/s)
host_mem_usage                                2214320                       # Number of bytes of host memory used
host_seconds                                  3713.70                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     179102036                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst          16364608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          19807616                       # Number of bytes read from this memory
system.physmem.bytes_read::total             36172224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     16364608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        16364608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2489984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2489984                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             255697                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             309494                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                565191                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           38906                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                38906                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             33817667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             40932686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                74750352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        33817667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           33817667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5145583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5145583                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5145583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            33817667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            40932686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               79895935                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                         569802                       # number of replacements
system.l2.tagsinuse                        845.272872                       # Cycle average of tags in use
system.l2.total_refs                          2822489                       # Total number of references to valid blocks.
system.l2.sampled_refs                         570650                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.946095                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            92.373351                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             302.637440                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             450.262081                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.090208                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.295544                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.439709                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.825462                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               619291                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              1972060                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2591351                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           378162                       # number of Writeback hits
system.l2.Writeback_hits::total                378162                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             202080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                202080                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                619291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2174140                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2793431                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               619291                       # number of overall hits
system.l2.overall_hits::cpu.data              2174140                       # number of overall hits
system.l2.overall_hits::total                 2793431                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             255697                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             284245                       # number of ReadReq misses
system.l2.ReadReq_misses::total                539942                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            25249                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25249                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              255697                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              309494                       # number of demand (read+write) misses
system.l2.demand_misses::total                 565191                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             255697                       # number of overall misses
system.l2.overall_misses::cpu.data             309494                       # number of overall misses
system.l2.overall_misses::total                565191                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  13359852000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  14851458000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     28211310000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1315182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1315182000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   13359852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   16166640000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29526492000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  13359852000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  16166640000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29526492000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           874988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2256305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3131293                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       378162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            378162                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         227329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            227329                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            874988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2483634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3358622                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           874988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2483634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3358622                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.292229                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.125978                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172434                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.111068                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.111068                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.292229                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.124613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168281                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.292229                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.124613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52248.763185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52248.792415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52248.778573                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52088.478752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52088.478752                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52248.763185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52235.713778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52241.617436                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52248.763185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52235.713778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52241.617436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                38906                       # number of writebacks
system.l2.writebacks::total                     38906                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst        255697                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        284245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           539942                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        25249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25249                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         255697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         309494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            565191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        255697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        309494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           565191                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst  10233907500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  11369836000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  21603743500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1010043000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1010043000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  10233907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  12379879000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22613786500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  10233907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  12379879000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22613786500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.292229                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.125978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172434                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.111068                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.111068                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.292229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.124613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.292229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.124613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168281                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40023.572823                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40000.126651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40011.229910                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40003.287259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40003.287259                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40023.572823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40000.384499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40010.875085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40023.572823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40000.384499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40010.875085                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                17399459                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17399459                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1236020                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11108723                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10970249                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.753466                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        967814140                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           34006421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101182439                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    17399459                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10970249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     184990975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2472040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              668397165                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  16190171                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 39737                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          888630581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.203436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.402554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                707851056     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                180779525     20.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            888630581                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017978                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.104547                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                150443862                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             556217894                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 131998519                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              48734283                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1236020                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              180732805                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1236020                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                215508423                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               491895379                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  54163508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             125827250                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              179990759                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               35725021                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           181053826                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             459505366                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        351705318                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         107800048                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             180250902                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   802922                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 125873974                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             34762346                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14574811                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  179102036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 179102036                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     888630581                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.201548                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.401157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           709528545     79.85%     79.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           179102036     20.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       888630581                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            824436      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106840035     59.65%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            22100408     12.34%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34762346     19.41%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14574811      8.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              179102036                       # Type of FU issued
system.cpu.iq.rate                           0.185058                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1171598835                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         141484127                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    141484127                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            75235818                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           37617909                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     37617909                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              140659691                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                37617909                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5554                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1236020                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               141966374                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              23712043                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           179102036                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              34762346                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14574811                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         624450                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       611570                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1236020                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             179102036                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              34762346                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     49337157                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17393916                       # Number of branches executed
system.cpu.iew.exec_stores                   14574811                       # Number of stores executed
system.cpu.iew.exec_rate                     0.185058                       # Inst execution rate
system.cpu.iew.wb_sent                      179102036                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     179102036                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.185058                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts           1236020                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    887394561                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.201829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.401365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    708292525     79.82%     79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    179102036     20.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    887394561                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              179102036                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       49337157                       # Number of memory references committed
system.cpu.commit.loads                      34762346                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   17393916                       # Number of branches committed
system.cpu.commit.fp_insts                   37617909                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 159048275                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             179102036                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    887394561                       # The number of ROB reads
system.cpu.rob.rob_writes                   359440093                       # The number of ROB writes
system.cpu.timesIdled                         3046133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        79183559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     179102036                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               9.678141                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.678141                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.103326                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.103326                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                317145829                       # number of integer regfile reads
system.cpu.int_regfile_writes               147269576                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  56393271                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 32981327                       # number of floating regfile writes
system.cpu.misc_regfile_reads                84589945                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 874765                       # number of replacements
system.cpu.icache.tagsinuse                222.981422                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15315173                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 874988                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  17.503295                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     222.981422                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.871021                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.871021                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15315173                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15315173                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15315173                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15315173                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15315173                       # number of overall hits
system.cpu.icache.overall_hits::total        15315173                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       874998                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        874998                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       874998                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         874998                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       874998                       # number of overall misses
system.cpu.icache.overall_misses::total        874998                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  22180755000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  22180755000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  22180755000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  22180755000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  22180755000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  22180755000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16190171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16190171                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16190171                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16190171                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16190171                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16190171                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.054045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.054045                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.054045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.054045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.054045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.054045                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25349.492227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25349.492227                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 25349.492227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25349.492227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 25349.492227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25349.492227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       874988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       874988                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       874988                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       874988                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       874988                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       874988                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  20430514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20430514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  20430514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20430514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  20430514000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20430514000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.054044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.054044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.054044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054044                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23349.479079                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23349.479079                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23349.479079                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23349.479079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23349.479079                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23349.479079                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2483380                       # number of replacements
system.cpu.dcache.tagsinuse                249.921546                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 46850728                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2483634                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  18.863781                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     249.921546                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.976256                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.976256                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     32503246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32503246                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     14347482                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14347482                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      46850728                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46850728                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46850728                       # number of overall hits
system.cpu.dcache.overall_hits::total        46850728                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2256312                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2256312                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       227329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       227329                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2483641                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2483641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2483641                       # number of overall misses
system.cpu.dcache.overall_misses::total       2483641                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  41345302000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41345302000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4017973500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4017973500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  45363275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45363275500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  45363275500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45363275500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     34759558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34759558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     14574811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14574811                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49334369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49334369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49334369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49334369                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.064912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.064912                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015597                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015597                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050343                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050343                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050343                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18324.284053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18324.284053                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17674.707143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17674.707143                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18264.827928                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18264.827928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 18264.827928                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18264.827928                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       378162                       # number of writebacks
system.cpu.dcache.writebacks::total            378162                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            7                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2256305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2256305                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       227329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       227329                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2483634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2483634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2483634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2483634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  36832528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36832528500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3563315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3563315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40395844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40395844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40395844000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40395844000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.064912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015597                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050343                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16324.268439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16324.268439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15674.707143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15674.707143                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16264.813576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16264.813576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16264.813576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16264.813576                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
