INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Applying external generics to 'dds_cmplr_v5_0_757016b8a434f5d8'...
Delivering associated files for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Delivering EJava files for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Generating implementation netlist for 'dds_cmplr_v5_0_757016b8a434f5d8'...
INFO:sim - Pre-processing HDL files for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Running synthesis for 'dds_cmplr_v5_0_757016b8a434f5d8'
Running ngcbuild...
Writing VHO instantiation template for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Writing VHDL behavioral simulation model for
'dds_cmplr_v5_0_757016b8a434f5d8'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c535c8db2f51ff4f0/tmp/_cg/dds_cmplr_v5_0_757
016b8a434f5d8
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/c535c8db2f51ff4f0/tmp/_cg/dds_cmplr_v5_0_757
016b8a434f5d8
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dds_cmplr_v5_0_757016b8a434f5d8'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Applying external generics to 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Delivering associated files for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Delivering EJava files for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Generating implementation netlist for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Running synthesis for 'fr_cmplr_v6_3_518400b39fb6cdb9'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_518400b39fb6cdb9'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Applying external generics to 'fr_cmplr_v6_3_d835bd2112f47abf'...
Delivering associated files for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Delivering EJava files for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Generating implementation netlist for 'fr_cmplr_v6_3_d835bd2112f47abf'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Running synthesis for 'fr_cmplr_v6_3_d835bd2112f47abf'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_d835bd2112f47abf'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_d835bd2112f47abf'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
