$date
	Mon Mar 17 18:08:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module profileCi_tb $end
$scope module DUT $end
$var wire 1 ! busIdle $end
$var wire 8 " ciN [7:0] $end
$var wire 1 # clock $end
$var wire 1 $ done $end
$var wire 1 % reset $end
$var wire 1 & stall $end
$var wire 1 ' start $end
$var wire 32 ( valueA [31:0] $end
$var wire 32 ) valueB [31:0] $end
$var parameter 8 * customId $end
$var reg 32 + counter0 [31:0] $end
$var reg 32 , counter1 [31:0] $end
$var reg 32 - counter2 [31:0] $end
$var reg 32 . counter3 [31:0] $end
$var reg 32 / result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 *
$end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
b0 +
bx000011100001 )
bx00 (
1'
x&
1%
0$
0#
b10001 "
x!
$end
#5
1#
#10
0#
#15
1#
#20
0%
0#
#25
b1 +
1#
#30
0#
#35
b10 +
1#
#40
0#
#45
b11 +
1#
#50
0#
#55
b100 +
1#
#60
0#
#65
b101 +
1#
#70
0#
#75
b110 +
1#
#80
0#
#85
b111 +
1#
#90
0#
#95
b1000 +
1#
#100
0#
#105
b1001 +
1#
#110
0#
#115
b1010 +
1#
#120
b1010 /
1$
b1000 "
0#
#125
b1011 /
b1011 +
1#
#130
0#
#135
b1100 /
b1100 +
1#
#140
0#
#145
b1101 /
b1101 +
1#
#150
0#
#155
b1110 /
b1110 +
1#
#160
0#
#165
b1111 /
b1111 +
1#
#170
0#
#175
b10000 /
b10000 +
1#
#180
0#
#185
b10001 /
b10001 +
1#
#190
0#
#195
b10010 /
b10010 +
1#
#200
0#
#205
b10011 /
b10011 +
1#
#210
0#
#215
b10100 /
b10100 +
1#
#220
b0 /
0$
bx111111111111 )
b10001 "
0#
#225
b0 +
1#
#230
0#
#235
1#
#240
1$
1&
bx000011000011 )
bx01 (
b1000 "
0#
#245
b1 /
b1 ,
b1 +
1#
#250
0#
#255
b10 /
b10 ,
b10 +
1#
#260
0#
#265
b11 /
b11 ,
b11 +
1#
#270
0#
#275
b100 /
b100 ,
b100 +
1#
#280
0#
#285
b101 /
b101 ,
b101 +
1#
#290
b0 /
1!
bx000110000111 )
bx10 (
0#
#295
b1 /
b1 -
b110 ,
b0 +
1#
#300
0#
#305
b10 /
b10 -
b111 ,
1#
#310
0#
#315
b11 /
b11 -
b1000 ,
1#
#320
0#
#325
b100 /
b100 -
b1001 ,
1#
#330
0#
#335
b101 /
b101 -
b1010 ,
1#
#340
0#
