
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028867                       # Number of seconds simulated
sim_ticks                                 28867468000                       # Number of ticks simulated
final_tick                                28867468000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79760                       # Simulator instruction rate (inst/s)
host_op_rate                                   140108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              126936496                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678788                       # Number of bytes of host memory used
host_seconds                                   227.42                       # Real time elapsed on the host
sim_insts                                    18138798                       # Number of instructions simulated
sim_ops                                      31862902                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1153088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1221888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68800                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19092                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2383306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39944203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              42327509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2383306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2383306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2383306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39944203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             42327509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1221888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1221888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   28867356000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19092                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    737.004831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   561.758499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.693612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          157      9.48%      9.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          126      7.61%     17.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          108      6.52%     23.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      3.86%     27.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.44%     30.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           65      3.93%     34.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.51%     36.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          270     16.30%     52.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          784     47.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1656                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        68800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1153088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2383305.664355460554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39944202.934597522020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18017                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34675750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    567389250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32256.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31491.88                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    244090000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               602065000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95460000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12784.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31534.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        42.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     42.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17428                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1512013.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6090420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66694740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         132762240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            132021120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              6257760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       571585170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        49472640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6529116540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7497214995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            259.711555                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          28561612750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6131000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27179340500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    128839000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     243500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1253497500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3070155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69622140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         145669680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            140107710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              7683360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       632995260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        52074240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6488917860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7545930945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            261.399127                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          28540039500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9032000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      61620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  27016448250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    135600000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     256603250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1388164500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3292107                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3292107                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8115                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3275408                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1953                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                407                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3275408                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3230534                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            44874                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4432                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1067766                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212567                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2337                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41081                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2049981                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           153                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         28867469                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2078272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       18411849                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3292107                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3232487                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26733559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16350                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           469                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2049924                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2453                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           28820693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.123291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.626455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24148744     83.79%     83.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8487      0.03%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3513      0.01%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7938      0.03%     83.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   709971      2.46%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7325      0.03%     86.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1006469      3.49%     89.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     6602      0.02%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2921644     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28820693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.114042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.637806                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2844894                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21669404                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2410672                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1887548                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8175                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               32292083                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8175                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3257376                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6638783                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2367                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3884051                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15029941                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32253632                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1765                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25365                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    766                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14595832                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            43822998                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              84471231                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         48165403                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15844                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              43334752                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   488246                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                101                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8284092                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1079642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217374                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1022                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              306                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32186236                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 147                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  32086368                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          323480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       461390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            103                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      28820693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.113310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.823281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            19517817     67.72%     67.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1198810      4.16%     71.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1510354      5.24%     77.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1770714      6.14%     83.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2389738      8.29%     91.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1679569      5.83%     97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              684289      2.37%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               63039      0.22%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6363      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28820693                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13260     89.11%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.01%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     89.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     18      0.12%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     89.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.12%     89.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.02%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.01%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     89.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    998      6.71%     96.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   490      3.29%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                49      0.33%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               43      0.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3407      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              28791015     89.73%     89.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1404      0.00%     89.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1212      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 292      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  495      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1035      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1234      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 699      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                347      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1069719      3.33%     93.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213006      6.90%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2031      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            466      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32086368                       # Type of FU issued
system.cpu.iq.rate                           1.111506                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       14881                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000464                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           92997229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32495726                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32048385                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13639                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              14178                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5981                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               32091008                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6834                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2354                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43276                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8792                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8175                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   77721                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6542606                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32186383                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               275                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1079642                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217374                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    853                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6541521                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2262                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10365                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              32068104                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1067691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18264                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3280252                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3243781                       # Number of branches executed
system.cpu.iew.exec_stores                    2212561                       # Number of stores executed
system.cpu.iew.exec_rate                     1.110873                       # Inst execution rate
system.cpu.iew.wb_sent                       32060125                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32054366                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  24761076                       # num instructions producing a value
system.cpu.iew.wb_consumers                  39865448                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.110398                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621116                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          324034                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8145                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     28772529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.107407                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.998517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     19521424     67.85%     67.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2021096      7.02%     74.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       860444      2.99%     77.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2993369     10.40%     88.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1006576      3.50%     91.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1278709      4.44%     96.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2552      0.01%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1222      0.00%     96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1087137      3.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28772529                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18138798                       # Number of instructions committed
system.cpu.commit.committedOps               31862902                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3244948                       # Number of memory references committed
system.cpu.commit.loads                       1036366                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    3230013                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3582                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  31859476                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1324      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         28612150     89.80%     89.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             326      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             487      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             756      0.00%     89.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            542      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           177      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1035556      3.25%     93.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198      6.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          810      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          31862902                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1087137                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     59872328                       # The number of ROB reads
system.cpu.rob.rob_writes                    64422584                       # The number of ROB writes
system.cpu.timesIdled                             661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18138798                       # Number of Instructions Simulated
system.cpu.committedOps                      31862902                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.591476                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.591476                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.628347                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.628347                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 47834224                       # number of integer regfile reads
system.cpu.int_regfile_writes                26597183                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9323                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5118                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  26237251                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16963847                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 9788889                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.426349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3181892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781142                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.073385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.426349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997487                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          563                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7324912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7324912                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       955275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          955275                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1445475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1445475                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2400750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2400750                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2400750                       # number of overall hits
system.cpu.dcache.overall_hits::total         2400750                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       108028                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        108028                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763107                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       871135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         871135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       871135                       # number of overall misses
system.cpu.dcache.overall_misses::total        871135                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2714461000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2714461000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21705293998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21705293998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24419754998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24419754998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24419754998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24419754998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1063303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1063303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3271885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3271885                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3271885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3271885                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.101597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.101597                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345519                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.266249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.266249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.266249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.266249                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25127.383641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25127.383641                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28443.316596                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28443.316596                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28032.113275                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28032.113275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28032.113275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28032.113275                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.165854                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778156                       # number of writebacks
system.cpu.dcache.writebacks::total            778156                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        89988                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        89988                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        89993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        89993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        89993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        89993                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18040                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763102                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781142                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781142                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781142                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    592241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    592241000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20178757998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20178757998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20770998998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20770998998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20770998998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20770998998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.238744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.238744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.238744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.238744                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32829.323725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32829.323725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26443.067897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26443.067897                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26590.554596                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26590.554596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26590.554596                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26590.554596                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780118                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           739.258129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2049576                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1092                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1876.901099                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   739.258129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.721932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.721932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4100940                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4100940                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2048484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2048484                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2048484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2048484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2048484                       # number of overall hits
system.cpu.icache.overall_hits::total         2048484                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1440                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1440                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1440                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1440                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1440                       # number of overall misses
system.cpu.icache.overall_misses::total          1440                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145124997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145124997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    145124997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145124997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145124997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145124997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2049924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2049924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2049924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2049924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2049924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2049924                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000702                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000702                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000702                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000702                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100781.247917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100781.247917                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100781.247917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100781.247917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100781.247917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100781.247917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          266                       # number of writebacks
system.cpu.icache.writebacks::total               266                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          348                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          348                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1092                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1092                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115000998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115000998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115000998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115000998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115000998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115000998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000533                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105312.269231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105312.269231                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105312.269231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105312.269231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105312.269231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105312.269231                       # average overall mshr miss latency
system.cpu.icache.replacements                    266                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17948.524998                       # Cycle average of tags in use
system.l2.tags.total_refs                     1562608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19092                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.846218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       856.530776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     17091.994222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.521606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.547746                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18855                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582642                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12519956                       # Number of tag accesses
system.l2.tags.data_accesses                 12519956                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778156                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              264                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747024                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16101                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763125                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763142                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              763125                       # number of overall hits
system.l2.overall_hits::total                  763142                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16078                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1075                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1939                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18017                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1075                       # number of overall misses
system.l2.overall_misses::.cpu.data             18017                       # number of overall misses
system.l2.overall_misses::total                 19092                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1651709000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1651709000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    111337000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111337000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    199780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    199780000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    111337000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1851489000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1962826000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    111337000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1851489000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1962826000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          264                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781142                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782234                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781142                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782234                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984432                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107483                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023065                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024407                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023065                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024407                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102730.998880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102730.998880                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103569.302326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103569.302326                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103032.490975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103032.490975                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 103569.302326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102763.445635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102808.820448                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103569.302326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102763.445635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102808.820448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16078                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1075                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19092                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1330149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1330149000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     89837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89837000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    161000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    161000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     89837000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1491149000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1580986000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     89837000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1491149000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1580986000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107483                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024407                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024407                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82730.998880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82730.998880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83569.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83569.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83032.490975                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83032.490975                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83569.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82763.445635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82808.820448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83569.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82763.445635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82808.820448                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3014                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16078                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1221888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1221888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1221888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19092                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19092000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100572500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1562618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       780385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28867468000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1962                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1092                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18040                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2342402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2344852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99795072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99881984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782223    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782234                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3119462000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3278997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343426000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
