{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 16:00:14 2024 " "Info: Processing started: Sun Dec 22 16:00:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_computer -c module_computer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off module_computer -c module_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "au.v" "" { Text "E:/electronic circuit design/final/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "con_signal con_signal.v(9) " "Warning (10238): Verilog Module Declaration warning at con_signal.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"con_signal\"" {  } { { "con_signal.v" "" { Text "E:/electronic circuit design/final/con_signal.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file con_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 con_signal " "Info: Found entity 1: con_signal" {  } { { "con_signal.v" "" { Text "E:/electronic circuit design/final/con_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "ins_decode.v" "" { Text "E:/electronic circuit design/final/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.v" "" { Text "E:/electronic circuit design/final/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "E:/electronic circuit design/final/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/final/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/electronic circuit design/final/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "psw.v" "" { Text "E:/electronic circuit design/final/psw.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "reg_group.v" "" { Text "E:/electronic circuit design/final/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "sm.v" "" { Text "E:/electronic circuit design/final/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_computer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file module_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 module_computer " "Info: Found entity 1: module_computer" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_computer " "Info: Elaborating entity \"module_computer\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_signal con_signal:inst12 " "Info: Elaborating entity \"con_signal\" for hierarchy \"con_signal:inst12\"" {  } { { "module_computer.bdf" "inst12" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { -8 1608 1752 312 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst8 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst8\"" {  } { { "module_computer.bdf" "inst8" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { -8 1352 1464 248 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst9 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst9\"" {  } { { "module_computer.bdf" "inst9" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 112 1016 1112 208 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst\"" {  } { { "module_computer.bdf" "inst" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 256 1000 1120 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst3 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst3\"" {  } { { "module_computer.bdf" "inst3" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 264 640 768 392 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 264 640 768 392 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst3 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./module_computer.mif " "Info: Parameter \"LPM_FILE\" = \"./module_computer.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 264 640 768 392 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 232 256 384 360 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 264 640 768 392 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "altram.tdf" "" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 264 640 768 392 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7oa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7oa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7oa1 " "Info: Found entity 1: altsyncram_7oa1" {  } { { "db/altsyncram_7oa1.tdf" "" { Text "E:/electronic circuit design/final/db/altsyncram_7oa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7oa1 LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated " "Info: Elaborating entity \"altsyncram_7oa1\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst2 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst2\"" {  } { { "module_computer.bdf" "inst2" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 144 384 504 272 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux3_1.v(12) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(12): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/final/mux3_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b mux3_1.v(14) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(14): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/final/mux3_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c mux3_1.v(16) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(16): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/final/mux3_1.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a mux3_1.v(18) " "Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(18): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux3_1.v" "" { Text "E:/electronic circuit design/final/mux3_1.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst1 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst1\"" {  } { { "module_computer.bdf" "inst1" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 144 144 264 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst5 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst5\"" {  } { { "module_computer.bdf" "inst5" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 440 424 544 568 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst13 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst13\"" {  } { { "module_computer.bdf" "inst13" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 504 24 144 600 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst6 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst6\"" {  } { { "module_computer.bdf" "inst6" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 408 792 912 536 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst7 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst7\"" {  } { { "module_computer.bdf" "inst7" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 408 1072 1168 504 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[7\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[7\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[6\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[6\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[5\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[5\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[4\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[4\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[3\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[3\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[2\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[2\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[1\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[1\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst18\[0\] lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst18\[0\]\" to the node \"lpm_ram_io:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_7oa1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "module_computer.bdf" "" { Schematic "E:/electronic circuit design/final/module_computer.bdf" { { 696 792 840 728 "inst18" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Info: Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Info: Implemented 192 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 16:00:28 2024 " "Info: Processing ended: Sun Dec 22 16:00:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
