

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_16u_config7_s'
================================================================
* Date:           Wed Feb 21 17:51:09 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.184 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 0.145 us | 0.145 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                              Module                              |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007  |dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s  |        9|        9| 45.000 ns | 45.000 ns |    9|    9|   none  |
        +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     38|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|    124|   29268|  53497|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    291|    -|
|Register         |        -|      -|    1811|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    124|   31079|  53826|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     56|      29|    101|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                   Instance                                   |                              Module                              | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007  |dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s  |        0|    124|  29268|  53497|    0|
    +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                         |                                                                  |        0|    124|  29268|  53497|    0|
    +------------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_1145_p2            |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op298  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op591  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_1139_p2       |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  38|          17|          14|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_996                |   9|          2|    5|         10|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 291|         63|   33|         71|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   5|   0|    5|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                    |   1|   0|    1|          0|
    |data_120_V_10_fu_732                                                                       |  12|   0|   12|          0|
    |data_120_V_11_fu_764                                                                       |  12|   0|   12|          0|
    |data_120_V_12_fu_796                                                                       |  12|   0|   12|          0|
    |data_120_V_13_fu_828                                                                       |  12|   0|   12|          0|
    |data_120_V_14_fu_860                                                                       |  12|   0|   12|          0|
    |data_120_V_15_fu_892                                                                       |  12|   0|   12|          0|
    |data_120_V_1_fu_444                                                                        |  12|   0|   12|          0|
    |data_120_V_2_fu_476                                                                        |  12|   0|   12|          0|
    |data_120_V_3_fu_508                                                                        |  12|   0|   12|          0|
    |data_120_V_4_fu_540                                                                        |  12|   0|   12|          0|
    |data_120_V_5_fu_572                                                                        |  12|   0|   12|          0|
    |data_120_V_6_fu_604                                                                        |  12|   0|   12|          0|
    |data_120_V_7_fu_636                                                                        |  12|   0|   12|          0|
    |data_120_V_8_fu_668                                                                        |  12|   0|   12|          0|
    |data_120_V_9_fu_700                                                                        |  12|   0|   12|          0|
    |data_120_V_fu_412                                                                          |  12|   0|   12|          0|
    |data_121_V_10_fu_736                                                                       |  12|   0|   12|          0|
    |data_121_V_11_fu_768                                                                       |  12|   0|   12|          0|
    |data_121_V_12_fu_800                                                                       |  12|   0|   12|          0|
    |data_121_V_13_fu_832                                                                       |  12|   0|   12|          0|
    |data_121_V_14_fu_864                                                                       |  12|   0|   12|          0|
    |data_121_V_15_fu_896                                                                       |  12|   0|   12|          0|
    |data_121_V_1_fu_448                                                                        |  12|   0|   12|          0|
    |data_121_V_2_fu_480                                                                        |  12|   0|   12|          0|
    |data_121_V_3_fu_512                                                                        |  12|   0|   12|          0|
    |data_121_V_4_fu_544                                                                        |  12|   0|   12|          0|
    |data_121_V_5_fu_576                                                                        |  12|   0|   12|          0|
    |data_121_V_6_fu_608                                                                        |  12|   0|   12|          0|
    |data_121_V_7_fu_640                                                                        |  12|   0|   12|          0|
    |data_121_V_8_fu_672                                                                        |  12|   0|   12|          0|
    |data_121_V_9_fu_704                                                                        |  12|   0|   12|          0|
    |data_121_V_fu_416                                                                          |  12|   0|   12|          0|
    |data_122_V_10_fu_740                                                                       |  12|   0|   12|          0|
    |data_122_V_11_fu_772                                                                       |  12|   0|   12|          0|
    |data_122_V_12_fu_804                                                                       |  12|   0|   12|          0|
    |data_122_V_13_fu_836                                                                       |  12|   0|   12|          0|
    |data_122_V_14_fu_868                                                                       |  12|   0|   12|          0|
    |data_122_V_15_fu_900                                                                       |  12|   0|   12|          0|
    |data_122_V_1_fu_452                                                                        |  12|   0|   12|          0|
    |data_122_V_2_fu_484                                                                        |  12|   0|   12|          0|
    |data_122_V_3_fu_516                                                                        |  12|   0|   12|          0|
    |data_122_V_4_fu_548                                                                        |  12|   0|   12|          0|
    |data_122_V_5_fu_580                                                                        |  12|   0|   12|          0|
    |data_122_V_6_fu_612                                                                        |  12|   0|   12|          0|
    |data_122_V_7_fu_644                                                                        |  12|   0|   12|          0|
    |data_122_V_8_fu_676                                                                        |  12|   0|   12|          0|
    |data_122_V_9_fu_708                                                                        |  12|   0|   12|          0|
    |data_122_V_fu_420                                                                          |  12|   0|   12|          0|
    |data_123_V_10_fu_744                                                                       |  12|   0|   12|          0|
    |data_123_V_11_fu_776                                                                       |  12|   0|   12|          0|
    |data_123_V_12_fu_808                                                                       |  12|   0|   12|          0|
    |data_123_V_13_fu_840                                                                       |  12|   0|   12|          0|
    |data_123_V_14_fu_872                                                                       |  12|   0|   12|          0|
    |data_123_V_15_fu_904                                                                       |  12|   0|   12|          0|
    |data_123_V_1_fu_456                                                                        |  12|   0|   12|          0|
    |data_123_V_2_fu_488                                                                        |  12|   0|   12|          0|
    |data_123_V_3_fu_520                                                                        |  12|   0|   12|          0|
    |data_123_V_4_fu_552                                                                        |  12|   0|   12|          0|
    |data_123_V_5_fu_584                                                                        |  12|   0|   12|          0|
    |data_123_V_6_fu_616                                                                        |  12|   0|   12|          0|
    |data_123_V_7_fu_648                                                                        |  12|   0|   12|          0|
    |data_123_V_8_fu_680                                                                        |  12|   0|   12|          0|
    |data_123_V_9_fu_712                                                                        |  12|   0|   12|          0|
    |data_123_V_fu_424                                                                          |  12|   0|   12|          0|
    |data_124_V_10_fu_748                                                                       |  12|   0|   12|          0|
    |data_124_V_11_fu_780                                                                       |  12|   0|   12|          0|
    |data_124_V_12_fu_812                                                                       |  12|   0|   12|          0|
    |data_124_V_13_fu_844                                                                       |  12|   0|   12|          0|
    |data_124_V_14_fu_876                                                                       |  12|   0|   12|          0|
    |data_124_V_15_fu_908                                                                       |  12|   0|   12|          0|
    |data_124_V_1_fu_460                                                                        |  12|   0|   12|          0|
    |data_124_V_2_fu_492                                                                        |  12|   0|   12|          0|
    |data_124_V_3_fu_524                                                                        |  12|   0|   12|          0|
    |data_124_V_4_fu_556                                                                        |  12|   0|   12|          0|
    |data_124_V_5_fu_588                                                                        |  12|   0|   12|          0|
    |data_124_V_6_fu_620                                                                        |  12|   0|   12|          0|
    |data_124_V_7_fu_652                                                                        |  12|   0|   12|          0|
    |data_124_V_8_fu_684                                                                        |  12|   0|   12|          0|
    |data_124_V_9_fu_716                                                                        |  12|   0|   12|          0|
    |data_124_V_fu_428                                                                          |  12|   0|   12|          0|
    |data_125_V_10_fu_752                                                                       |  12|   0|   12|          0|
    |data_125_V_11_fu_784                                                                       |  12|   0|   12|          0|
    |data_125_V_12_fu_816                                                                       |  12|   0|   12|          0|
    |data_125_V_13_fu_848                                                                       |  12|   0|   12|          0|
    |data_125_V_14_fu_880                                                                       |  12|   0|   12|          0|
    |data_125_V_15_fu_912                                                                       |  12|   0|   12|          0|
    |data_125_V_1_fu_464                                                                        |  12|   0|   12|          0|
    |data_125_V_2_fu_496                                                                        |  12|   0|   12|          0|
    |data_125_V_3_fu_528                                                                        |  12|   0|   12|          0|
    |data_125_V_4_fu_560                                                                        |  12|   0|   12|          0|
    |data_125_V_5_fu_592                                                                        |  12|   0|   12|          0|
    |data_125_V_6_fu_624                                                                        |  12|   0|   12|          0|
    |data_125_V_7_fu_656                                                                        |  12|   0|   12|          0|
    |data_125_V_8_fu_688                                                                        |  12|   0|   12|          0|
    |data_125_V_9_fu_720                                                                        |  12|   0|   12|          0|
    |data_125_V_fu_432                                                                          |  12|   0|   12|          0|
    |data_126_V_10_fu_756                                                                       |  12|   0|   12|          0|
    |data_126_V_11_fu_788                                                                       |  12|   0|   12|          0|
    |data_126_V_12_fu_820                                                                       |  12|   0|   12|          0|
    |data_126_V_13_fu_852                                                                       |  12|   0|   12|          0|
    |data_126_V_14_fu_884                                                                       |  12|   0|   12|          0|
    |data_126_V_15_fu_916                                                                       |  12|   0|   12|          0|
    |data_126_V_1_fu_468                                                                        |  12|   0|   12|          0|
    |data_126_V_2_fu_500                                                                        |  12|   0|   12|          0|
    |data_126_V_3_fu_532                                                                        |  12|   0|   12|          0|
    |data_126_V_4_fu_564                                                                        |  12|   0|   12|          0|
    |data_126_V_5_fu_596                                                                        |  12|   0|   12|          0|
    |data_126_V_6_fu_628                                                                        |  12|   0|   12|          0|
    |data_126_V_7_fu_660                                                                        |  12|   0|   12|          0|
    |data_126_V_8_fu_692                                                                        |  12|   0|   12|          0|
    |data_126_V_9_fu_724                                                                        |  12|   0|   12|          0|
    |data_126_V_fu_436                                                                          |  12|   0|   12|          0|
    |data_127_V_10_fu_760                                                                       |  12|   0|   12|          0|
    |data_127_V_11_fu_792                                                                       |  12|   0|   12|          0|
    |data_127_V_12_fu_824                                                                       |  12|   0|   12|          0|
    |data_127_V_13_fu_856                                                                       |  12|   0|   12|          0|
    |data_127_V_14_fu_888                                                                       |  12|   0|   12|          0|
    |data_127_V_15_fu_920                                                                       |  12|   0|   12|          0|
    |data_127_V_1_fu_472                                                                        |  12|   0|   12|          0|
    |data_127_V_2_fu_504                                                                        |  12|   0|   12|          0|
    |data_127_V_3_fu_536                                                                        |  12|   0|   12|          0|
    |data_127_V_4_fu_568                                                                        |  12|   0|   12|          0|
    |data_127_V_5_fu_600                                                                        |  12|   0|   12|          0|
    |data_127_V_6_fu_632                                                                        |  12|   0|   12|          0|
    |data_127_V_7_fu_664                                                                        |  12|   0|   12|          0|
    |data_127_V_8_fu_696                                                                        |  12|   0|   12|          0|
    |data_127_V_9_fu_728                                                                        |  12|   0|   12|          0|
    |data_127_V_fu_440                                                                          |  12|   0|   12|          0|
    |grp_dense_wrapper_ap_ufixed_12_3_4_0_0_ap_fixed_16_6_5_3_0_config7_s_fu_1007_ap_start_reg  |   1|   0|    1|          0|
    |i_in_0_reg_996                                                                             |   5|   0|    5|          0|
    |start_once_reg                                                                             |   1|   0|    1|          0|
    |tmp_data_0_V_reg_3824                                                                      |  16|   0|   16|          0|
    |tmp_data_10_V_reg_3874                                                                     |  16|   0|   16|          0|
    |tmp_data_11_V_reg_3879                                                                     |  16|   0|   16|          0|
    |tmp_data_12_V_reg_3884                                                                     |  16|   0|   16|          0|
    |tmp_data_13_V_reg_3889                                                                     |  16|   0|   16|          0|
    |tmp_data_14_V_reg_3894                                                                     |  16|   0|   16|          0|
    |tmp_data_15_V_reg_3899                                                                     |  16|   0|   16|          0|
    |tmp_data_1_V_reg_3829                                                                      |  16|   0|   16|          0|
    |tmp_data_2_V_reg_3834                                                                      |  16|   0|   16|          0|
    |tmp_data_3_V_reg_3839                                                                      |  16|   0|   16|          0|
    |tmp_data_4_V_reg_3844                                                                      |  16|   0|   16|          0|
    |tmp_data_5_V_reg_3849                                                                      |  16|   0|   16|          0|
    |tmp_data_6_V_reg_3854                                                                      |  16|   0|   16|          0|
    |tmp_data_7_V_reg_3859                                                                      |  16|   0|   16|          0|
    |tmp_data_8_V_reg_3864                                                                      |  16|   0|   16|          0|
    |tmp_data_9_V_reg_3869                                                                      |  16|   0|   16|          0|
    |trunc_ln356_reg_3180                                                                       |   4|   0|    4|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      |1811|   0| 1811|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,16u>,config7> | return value |
|data_stream_V_data_0_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   12|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_0_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_din       | out |   16|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_10_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_11_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_12_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_13_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_14_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_15_V_din      | out |   16|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

