; Test Project for Pure HDL (FPGA-only) Builds
;
; This tests the platform's ability to build pure FPGA projects
; using the 'hdl' framework with mixed Verilog/VHDL sources.

[platformio]
default_envs = test_fpga

[env:test_fpga]
; Use installed platform (installed globally as 'gowin')
platform = gowin
; After pushing to GitHub, test with: platform = https://github.com/Papilio-Labs/platform-gowin.git

board = papilio_retrocade
framework = hdl

; FPGA configuration
board_build.fpga_project = fpga/test_project.gprj
board_build.fpga_top_module = test_top

; Gowin toolchain path (specify your installation path)
board_build.gowin_path = C:/Gowin/Gowin_V1.9.11.03_Education_x64

; Upload configuration (for hardware testing)
; upload_protocol = pesptool
; upload_port = COM3
