#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Feb 28 11:59:06 2020
# Process ID: 17921
# Current directory: /home/ecelrc/students/cjanecka/EE316L/Lab3
# Command line: vivado
# Log file: /home/ecelrc/students/cjanecka/EE316L/Lab3/vivado.log
# Journal file: /home/ecelrc/students/cjanecka/EE316L/Lab3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab3_BCD-Converter /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter -part xc7k70tfbv676-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2016/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 5996.348 ; gain = 20.328 ; free physical = 88002 ; free virtual = 92509
file mkdir /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1
file mkdir /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new
file mkdir /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd-converter.v w ]
add_files -fileset sim_1 /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd-converter.v
file mkdir /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new/bcd-converter_constrs.xdc
close [ open /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new/bcd-converter_constrs.xdc w ]
add_files -fileset constrs_1 /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new/bcd-converter_constrs.xdc
remove_files  -fileset sim_1 /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd-converter.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd-converter.v
add_files -norecurse /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new/bcd-converter.v
remove_files  -fileset sim_1 /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd-converter.v
remove_files  /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new/bcd-converter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  -fileset constrs_1 /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new/bcd-converter_constrs.xdc
add_files -fileset constrs_1 -norecurse /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/constrs_1/new/bcd_converter_constrs.xdc
add_files -norecurse /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new/bcd_converter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_bcd_converter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.sim/sim_1/behav'
xvlog -m64 --relax -prj tb_bcd_converter_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sources_1/new/bcd_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bcd_converter
INFO: [VRFC 10-2458] undeclared symbol AN, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:31]
INFO: [VRFC 10-2458] undeclared symbol SSD, assumed default net type wire [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:31]
ERROR: [VRFC 10-794] illegal character in binary number [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-794] illegal character in binary number [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1412] syntax error near end [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:39]
ERROR: [VRFC 10-1040] module tb_bcd_converter ignored due to previous errors [/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.srcs/sim_1/new/tb_bcd_converter.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD-Converter/Lab3_BCD-Converter.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
save_project_as Lab3_BCD_Converter /home/ecelrc/students/cjanecka/EE316L/Lab3/Lab3_BCD_Converter -force
save_project_as: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:15 . Memory (MB): peak = 6048.145 ; gain = 0.000 ; free physical = 87800 ; free virtual = 92321
