# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do IQ_mod_demod_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus {D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:43 on Jan 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus" D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod.sv 
# -- Compiling module IQ_mod_demod
# 
# Top level modules:
# 	IQ_mod_demod
# End time: 16:20:43 on Jan 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus {D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:43 on Jan 11,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus" D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod_tb.sv 
# -- Compiling module IQ_mod_demod_tb
# 
# Top level modules:
# 	IQ_mod_demod_tb
# End time: 16:20:43 on Jan 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  IQ_mod_demod_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" IQ_mod_demod_tb 
# Start time: 16:20:43 on Jan 11,2019
# Loading sv_std.std
# Loading work.IQ_mod_demod_tb
# Loading work.IQ_mod_demod
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation starts ...
# Simulation done ...
# ** Note: $stop    : D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod_tb.sv(39)
#    Time: 2000004 us  Iteration: 0  Instance: /IQ_mod_demod_tb
# Break in NamedBeginStat reset_generation_process at D:/HDA/1_sem/SignalProcessingHardware/project/IQ_Mod_Demod/Quartus/IQ_mod_demod_tb.sv line 39
# End time: 16:31:31 on Jan 11,2019, Elapsed time: 0:10:48
# Errors: 0, Warnings: 0
