Timing Analyzer report for Project_7_Segment_Top
Sun Jul 20 20:40:31 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_Clk'
 13. Slow 1200mV 85C Model Hold: 'i_Clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_Clk'
 22. Slow 1200mV 0C Model Hold: 'i_Clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_Clk'
 30. Fast 1200mV 0C Model Hold: 'i_Clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Project_7_Segment_Top                                  ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_Clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 244.44 MHz ; 244.44 MHz      ; i_Clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_Clk ; -3.091 ; -66.558            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_Clk ; 0.454 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_Clk ; -3.000 ; -49.097                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_Clk'                                                                                                                                               ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.091 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.012      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -3.084 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 4.005      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.954 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.875      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.946 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.867      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.939 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.860      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.824 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.745      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.711 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.632      ;
; -2.664 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.584      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.565 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.486      ;
; -2.552 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.472      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.435      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.508 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.428      ;
; -2.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.425      ;
; -2.449 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.370      ;
; -2.431 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.352      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.417 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.338      ;
; -2.407 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.081     ; 3.327      ;
; -2.398 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.319      ;
; -2.398 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.080     ; 3.319      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_Clk'                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; r_Count[3]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; r_Count[1]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; r_Count[2]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; r_Count[0]                                       ; r_Count[0]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 0.785      ;
; 0.546 ; r_Count[2]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.838      ;
; 0.565 ; r_Count[2]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.857      ;
; 0.673 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.965      ;
; 0.676 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.968      ;
; 0.688 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.980      ;
; 0.689 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.981      ;
; 0.692 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.984      ;
; 0.694 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.986      ;
; 0.697 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 0.989      ;
; 0.741 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; r_Count[0]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.043      ;
; 0.752 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.044      ;
; 0.753 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.046      ;
; 0.764 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.056      ;
; 0.770 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.062      ;
; 0.771 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.064      ;
; 0.794 ; r_Count[1]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.086      ;
; 0.804 ; r_Count[0]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.096      ;
; 0.806 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.098      ;
; 0.807 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.099      ;
; 0.808 ; r_Count[0]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.100      ;
; 0.810 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.102      ;
; 0.826 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.118      ;
; 0.833 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.125      ;
; 0.836 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.128      ;
; 0.856 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.148      ;
; 0.877 ; r_Count[3]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.169      ;
; 1.003 ; r_Count[1]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.295      ;
; 1.098 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.103 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.395      ;
; 1.106 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.398      ;
; 1.106 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.398      ;
; 1.107 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.114 ; r_Switch_1                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.406      ;
; 1.114 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.406      ;
; 1.115 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.407      ;
; 1.116 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.123 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.415      ;
; 1.124 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.418      ;
; 1.130 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.422      ;
; 1.132 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.425      ;
; 1.141 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.434      ;
; 1.150 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.442      ;
; 1.167 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.459      ;
; 1.229 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.522      ;
; 1.229 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.522      ;
; 1.231 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.523      ;
; 1.237 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.529      ;
; 1.238 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.531      ;
; 1.238 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.531      ;
; 1.240 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.532      ;
; 1.247 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.542      ;
; 1.254 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.546      ;
; 1.255 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.547      ;
; 1.255 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.547      ;
; 1.256 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.081      ; 1.549      ;
; 1.258 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.080      ; 1.550      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 263.64 MHz ; 250.0 MHz       ; i_Clk      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -2.793 ; -59.470           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.402 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -49.097                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                                ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.793 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.723      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.626      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.685 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.616      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.653 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.583      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.533 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.072     ; 3.463      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.467 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.398      ;
; -2.355 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.283      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.333 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.264      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.260 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.188      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.253 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.181      ;
; -2.218 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.149      ;
; -2.217 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.074     ; 3.145      ;
; -2.205 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.136      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
; -2.180 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.071     ; 3.111      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; r_Count[3]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; r_Count[1]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; r_Count[2]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; r_Count[0]                                       ; r_Count[0]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.724      ;
; 0.514 ; r_Count[2]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.781      ;
; 0.538 ; r_Count[2]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.805      ;
; 0.623 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.890      ;
; 0.626 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.893      ;
; 0.640 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.907      ;
; 0.641 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.908      ;
; 0.644 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.911      ;
; 0.648 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.916      ;
; 0.665 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.932      ;
; 0.666 ; r_Count[0]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.933      ;
; 0.670 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.937      ;
; 0.677 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.944      ;
; 0.679 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.946      ;
; 0.681 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.948      ;
; 0.684 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.951      ;
; 0.691 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.963      ;
; 0.698 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.969      ;
; 0.709 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.976      ;
; 0.713 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 0.983      ;
; 0.722 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 0.989      ;
; 0.738 ; r_Count[1]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.005      ;
; 0.748 ; r_Count[0]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.015      ;
; 0.753 ; r_Count[0]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.020      ;
; 0.756 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.023      ;
; 0.756 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.023      ;
; 0.760 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.027      ;
; 0.778 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.045      ;
; 0.785 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.052      ;
; 0.785 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.052      ;
; 0.802 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.069      ;
; 0.812 ; r_Count[3]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.079      ;
; 0.943 ; r_Count[1]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.210      ;
; 1.012 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.280      ;
; 1.014 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.282      ;
; 1.016 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.288      ;
; 1.024 ; r_Switch_1                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.291      ;
; 1.026 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.297      ;
; 1.032 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.303      ;
; 1.039 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.309      ;
; 1.047 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.314      ;
; 1.049 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.316      ;
; 1.049 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.317      ;
; 1.066 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.333      ;
; 1.068 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.335      ;
; 1.071 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.338      ;
; 1.087 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.380      ;
; 1.113 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.381      ;
; 1.113 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.381      ;
; 1.116 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.383      ;
; 1.125 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.392      ;
; 1.127 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.394      ;
; 1.134 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.402      ;
; 1.135 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.401      ;
; 1.136 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.405      ;
; 1.139 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.406      ;
; 1.141 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.408      ;
; 1.143 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.410      ;
; 1.151 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.073      ; 1.419      ;
; 1.154 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.072      ; 1.421      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_Clk ; -0.738 ; -12.311           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_Clk ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_Clk ; -3.000 ; -43.108                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_Clk'                                                                                                                                                ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.738 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.689      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.731 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.682      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.662 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.661 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.613      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.654 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.606      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.036     ; 1.567      ;
; -0.604 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.554      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.556 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.508      ;
; -0.551 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.501      ;
; -0.530 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.480      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.505 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.457      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.492 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.444      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.035     ; 1.439      ;
; -0.483 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.433      ;
; -0.469 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.419      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[8]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.403      ;
; -0.446 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.396      ;
; -0.446 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; i_Clk        ; i_Clk       ; 1.000        ; -0.037     ; 1.396      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_Clk'                                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; r_Count[3]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; r_Count[1]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; r_Count[2]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Debounce_Switch:Debounce_Switch_Inst|r_State     ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; r_Count[0]                                       ; r_Count[0]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.228 ; r_Count[2]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.348      ;
; 0.230 ; r_Count[2]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.350      ;
; 0.275 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; r_Count[0]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.408      ;
; 0.288 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; r_Count[0]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.411      ;
; 0.293 ; r_Count[1]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.413      ;
; 0.298 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.431      ;
; 0.324 ; r_Count[1]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.444      ;
; 0.329 ; r_Count[0]                                       ; r_Count[3]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.452      ;
; 0.332 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; r_Count[0]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.454      ;
; 0.338 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.458      ;
; 0.346 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.466      ;
; 0.346 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.466      ;
; 0.356 ; r_Count[2]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.476      ;
; 0.359 ; r_Count[3]                                       ; r_Count[1]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.479      ;
; 0.392 ; r_Count[1]                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.512      ;
; 0.447 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.452 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; r_Switch_1                                       ; r_Count[2]                                                   ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[2] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[1] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[5] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[0] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[3] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[6] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.592      ;
; 0.480 ; r_Count[3]                                       ; Binary_To_7Segment:Binary_To_7Segment_Inst|r_Hex_Encoding[4] ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.600      ;
; 0.487 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_State                 ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.607      ;
; 0.510 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[12]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[6]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[11] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.637      ;
; 0.520 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[1]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[4]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[9]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[15]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[17]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[7]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[2]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[5]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[0]  ; Debounce_Switch:Debounce_Switch_Inst|r_Count[3]              ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[10] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[14]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; Debounce_Switch:Debounce_Switch_Inst|r_Count[13] ; Debounce_Switch:Debounce_Switch_Inst|r_Count[16]             ; i_Clk        ; i_Clk       ; 0.000        ; 0.036      ; 0.646      ;
+-------+--------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.091  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_Clk           ; -3.091  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -66.558 ; 0.0   ; 0.0      ; 0.0     ; -49.097             ;
;  i_Clk           ; -66.558 ; 0.000 ; N/A      ; N/A     ; -49.097             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_Segment2_A  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_B  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_C  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_D  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_E  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_F  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Segment2_G  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_DIG1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_Clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_Switch_1              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Segment2_A  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_B  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_C  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_D  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_E  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_F  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Segment2_G  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_DIG1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Segment2_A  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_B  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_C  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_D  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_E  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_F  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Segment2_G  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_DIG1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Segment2_A  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_B  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_C  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_D  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_E  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_F  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Segment2_G  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_DIG1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 509      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_Clk      ; i_Clk    ; 509      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_Clk  ; i_Clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_Switch_1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_Segment2_A ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_B ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_C ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_D ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_E ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_F ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_G ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_Switch_1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; o_Segment2_A ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_B ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_C ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_D ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_E ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_F ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Segment2_G ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Jul 20 20:40:29 2025
Info: Command: quartus_sta Project_7_Segment_Top -c Project_7_Segment_Top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project_7_Segment_Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_Clk i_Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.091             -66.558 i_Clk 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.097 i_Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.793             -59.470 i_Clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.097 i_Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.738             -12.311 i_Clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.108 i_Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Sun Jul 20 20:40:31 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


