FPGA-bp-2 | Wormhole run-time reconfiguration | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-2 Wormhole run-time reconfiguration | description:1997  80 citation ratings:1 author:Ray A. Bittner, Peter M. Athanas
FPGA-bp-3 | Signal processing at 250 MHz using high-performance FPGA's | http://doi.acm.org/10.1145/258305.258313 | description:1997 best paper 53 citation ratings:2 author:Brian Von Herzen
FPGA-bp-4 | Generation of synthetic sequential benchmark circuits | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-4 Generation of synthetic sequential benchmark circuits | description:1997  36 citation ratings:3 author:Michael D. Hutton, Jonathan Rose, Derek G. Corneil
FPGA-bp-5 | DPGA utilization and application | http://doi.acm.org/10.1145/228370.228387 | description:1996 best paper 277 citation ratings:1 author:André DeHon
FPGA-bp-6 | Evaluation of FPGA resources for built-in self-test of programmable logic blocks | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-6 Evaluation of FPGA resources for built-in self-test of programmable logic blocks | description:1996  75 citation ratings:2 author:Charles E. Stroud, Ping Chen, Srinivasa Konala, Miron Abramovici
FPGA-bp-7 | Time-multiplexed routing resources for FPGA design | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-7 Time-multiplexed routing resources for FPGA design | description:1996  3 citation ratings:3 author:C. C. Lin, D. Chang, Y. L. Wu, M. Marek-sadowska
FPGA-bp-8 | HSRA: high-speed, hierarchical synchronous reconfigurable array | http://doi.acm.org/10.1145/296399.296442 | description:1999 best paper 265 citation ratings:1 author:William Tsu, Kip Macy, Atul Joshi, Randy Huang, Norman Walker, Tony Tung, Omid Rowhani, Varghese George, John Wawrzynek, André DeHon
FPGA-bp-9 | Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization) | http://doi.acm.org/10.1145/296399.296431 | description:1999 best paper 254 citation ratings:2 author:André DeHon
FPGA-bp-10 | Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density | http://doi.acm.org/10.1145/296399.296426 | description:1999 best paper 177 citation ratings:3 author:Alexander (Sandy) Marquardt, Vaughn Betz, Jonathan Rose
FPGA-bp-11 | Cut ranking and pruning: enabling a general and efficient FPGA mapping solution | http://doi.acm.org/10.1145/296399.296425 | description:1999 best paper 140 citation ratings:4 author:Jason Cong, Chang Wu, Yuzheng Ding
FPGA-bp-12 | FPGA routing architecture: segmentation and buffering to optimize speed and density | http://doi.acm.org/10.1145/296399.296428 | description:1999 best paper 126 citation ratings:5 author:Vaughn Betz, Jonathan Rose
FPGA-bp-13 | A survey of CORDIC algorithms for FPGA based computers | http://doi.acm.org/10.1145/275107.275139 | description:1998 best paper 675 citation ratings:1 author:Ray Andraka
FPGA-bp-14 | Managing pipeline-reconfigurable FPGAs | http://doi.acm.org/10.1145/275107.275120 | description:1998 best paper 77 citation ratings:2 author:Srihari Cadambi, Jeffrey Weener, Seth Copen Goldstein, Herman Schmit, Donald E. Thomas
FPGA-bp-15 | REMARC: Reconfigurable Multimedia Array Coprocessor | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-15 REMARC: Reconfigurable Multimedia Array Coprocessor | description:1998  50 citation ratings:3 author:Takashi Miyamori, Kunle Olukotun
FPGA-bp-16 | Dynamic power consumption in Virtex[tm]-II FPGA family. | http://doi.acm.org/10.1145/503048.503072 | description:2002 best paper 315 citation ratings:1 author:Li Shang, Alireza Kaviani, Kusuma Bathala
FPGA-bp-17 | A dynamically reconfigurable adaptive viterbi decoder | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-17 A dynamically reconfigurable adaptive viterbi decoder | description:2002  73 citation ratings:2 author:Sriram Swaminathan, Russell Tessier, Dennis Goeckel, Wayne Burleson
FPGA-bp-18 | On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques | http://doi.acm.org/10.1145/503048.503071 | description:2002 best paper 30 citation ratings:3 author:Andy Yan, Rebecca Cheng, Steven J. E. Wilton
FPGA-bp-19 | The stratixπ routing and logic architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-19 The stratixπ routing and logic architecture | description:2003  102 citation ratings:1 author:David M. Lewis, Vaughn Betz, David Jefferson, Andy Lee, Christopher Lane, Paul Leventis, Sandy Marquardt, Cameron McClintock, Bruce Pedersen, Giles Powell, Srinivas Reddy, Chris Wysocki, Richard Cliff, Jonathan Rose
FPGA-bp-20 | The stratixπ routing and logic architecture | http://doi.acm.org/10.1145/611817.611821 | description:2003 best paper 102 citation ratings:2 author:David Lewis, Vaughn Betz, David Jefferson, Andy Lee, Chris Lane, Paul Leventis, Sandy Marquardt, Cameron McClintock, Bruce Pedersen, Giles Powell, Srinivas Reddy, Chris Wysocki, Richard Cliff, Jonathan Rose
FPGA-bp-21 | Reducing pin and area overhead in fault-tolerant FPGA-based designs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-21 Reducing pin and area overhead in fault-tolerant FPGA-based designs | description:2003  15 citation ratings:3 author:Luigi Carro, Ricardo Augusto da Luz Reis, Fernanda Gusmao De Lima Kastensmidt
FPGA-bp-22 | The effect of LUT and cluster size on deep-submicron FPGA performance and density | http://doi.acm.org/10.1145/329166.329171 | description:2000 best paper 394 citation ratings:1 author:Elias Ahmed, Jonathan Rose
FPGA-bp-23 | Timing-driven placement for FPGAs | http://doi.acm.org/10.1145/329166.329208 | description:2000 best paper 213 citation ratings:2 author:Alexander Marquardt, Vaughn Betz, Jonathan Rose
FPGA-bp-24 | Generating highly-routable sparse crossbars for PLDs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-24 Generating highly-routable sparse crossbars for PLDs | description:2000  111 citation ratings:3 author:Guy G. Lemieux, Paul Leventis, David M. Lewis
FPGA-bp-25 | Automatic generation of FPGA routing architectures from high-level descriptions | http://doi.acm.org/10.1145/329166.329203 | description:2000 best paper 53 citation ratings:4 author:Vaughn Betz, Jonathan Rose
FPGA-bp-26 | Using sparse crossbars within LUT | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-26 Using sparse crossbars within LUT | description:2001  131 citation ratings:1 author:Guy G. Lemieux, David M. Lewis
FPGA-bp-27 | Using sparse crossbars within LUT | http://doi.acm.org/10.1145/360276.360299 | description:2001 best paper 131 citation ratings:2 author:Guy Lemieux, David Lewis
FPGA-bp-28 | Using Sparse Crossbars within LUT Clusters | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-28 Using Sparse Crossbars within LUT Clusters | description:2001  26 citation ratings:3 author:Guy Lemieux, David Lewis
FPGA-bp-29 | Measuring the gap between FPGAs and ASICs | http://dx.doi.org/10.1109/TCAD.2006.884574 | description:2006  482 citation ratings:1 author:Ian Kuon, Jonathan Rose
FPGA-bp-30 | Measuring the Gap Between FPGAs and ASICs | http://doi.acm.org/10.1145/1117201.1117205 | description:2007 best paper 482 citation ratings:2 author:Ian Kuon, Jonathan Rose
FPGA-bp-31 | Configuration tools for a new multilevel hierarchical FPGA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-31 Configuration tools for a new multilevel hierarchical FPGA | description:2006   ratings:3 author:Zied Marrakchi, Hayder Mrabet, Habib Mehrez
FPGA-bp-32 | Designing efficient input interconnect blocks for LUT clusters using counting and entropy | http://doi.acm.org/10.1145/1331897.1331902 | description:2007  10 citation ratings:1 author:Wenyi Feng, Sinan Kaptanoglu
FPGA-bp-33 | Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-33 Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis | description:2007  8 citation ratings:2 author:N. Pete Sedcole, Peter Y. K. Cheung
FPGA-bp-34 | Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-34 Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007 | description:2007   ratings:3 author:André DeHon, Michael D. Hutton
FPGA-bp-35 | FPGAs vs. CPUs: trends in peak floating-point performance | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-35 FPGAs vs. CPUs: trends in peak floating-point performance | description:2004  249 citation ratings:1 author:Keith D. Underwood
FPGA-bp-36 | FPGAs vs. CPUs: trends in peak floating-point performance | http://doi.acm.org/10.1145/968280.968305 | description:2004 best paper 249 citation ratings:2 author:Keith Underwood
FPGA-bp-37 | Nanowire-based sublithographic programmable logic arrays | http://doi.acm.org/10.1145/968280.968299 | description:2004 best paper 190 citation ratings:3 author:Andre DeHon, Michael J. Wilson
FPGA-bp-38 | Active leakage power optimization for FPGAs | http://doi.acm.org/10.1145/968280.968287 | description:2004 best paper 133 citation ratings:5 author:Jason Helge Anderson, Farid N. Najm, Tim Tuan
FPGA-bp-39 | Efficient packet classification for network intrusion detection using FPGA | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-39 Efficient packet classification for network intrusion detection using FPGA | description:2005  145 citation ratings:1 author:Haoyu Song, John W. Lockwood
FPGA-bp-40 | The Stratix II logic and routing architecture | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-40 The Stratix II logic and routing architecture | description:2005  101 citation ratings:2 author:David M. Lewis, Elias Ahmed, Gregg Baeckler, Vaughn Betz, Mark Bourgeault, David Cashman, David R. Galloway, Michael D. Hutton, Christopher Lane, Andy Lee, Paul Leventis, Sandy Marquardt, Cameron Mcclintock, Ketan Padalia, Bruce Pedersen, Giles Powell, Boris Ratchev, Srinivas Reddy, Jay Schleicher, Kevin Stevens, Richard Yuan, Richard Cliff, Jonathan Rose
FPGA-bp-41 | Hyper customized processors for bio-sequence database scanning on FPGAs | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-41 Hyper customized processors for bio-sequence database scanning on FPGAs | description:2005  74 citation ratings:3 author:Timothy F. Oliver, Bertil Schmidt, Douglas L. Maskell
FPGA-bp-42 | The 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA '14, Monterey, CA, USA - February 26 - 28, 2014 | http://dl.acm.org/citation.cfm?id=2554688 | description:2014   ratings:1 author:
FPGA-bp-43 | High-quality, deterministic parallel placement for FPGAs on commodity hardware | http://doi.acm.org/10.1145/1344671.1344676 | description:2008 best paper 42 citation ratings:1 author:Adrian Ludwin, Vaughn Betz, Ketan Padalia
FPGA-bp-44 | The amorphous FPGA architecture | http://doi.acm.org/10.1145/1344671.1344700 | description:2008  4 citation ratings:2 author:Mingjie Lin
FPGA-bp-45 | Efficient tiling patterns for reconfigurable gate arrays | http://doi.acm.org/10.1145/1344671.1344709 | description:2008  4 citation ratings:3 author:Sumanta Chaudhuri, Jean-luc Danger, Philippe Hoogvorst, Sylvain Guilley
FPGA-bp-46 | High-performance, cost-effective heterogeneous 3D FPGA architectures | http://doi.acm.org/10.1145/1531542.1531603 | description:2009  3 citation ratings:1 author:Roto Le, Sherief Reda, R. Iris Bahar
FPGA-bp-47 | FPGA technology mapping with encoded libraries andstaged priority cuts | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-47 FPGA technology mapping with encoded libraries andstaged priority cuts | description:2009  2 citation ratings:2 author:Andrew A. Kennings, Kristofer Vorwerk, Arun Kundu, Val Pevzner, Andy Fox
FPGA-bp-48 | Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-48 Proceedings of the ACM/SIGDA 17th International Symposium on Field Programmable Gate Arrays, FPGA 2009, Monterey, California, USA, February 22-24, 2009 | description:2009   ratings:3 author:Paul Chow, Peter Y. K. Cheung
FPGA-bp-49 | VEGAS: soft vector processor with scratchpad memory | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-49 VEGAS: soft vector processor with scratchpad memory | description:2011  6 citation ratings:1 author:Christopher Han-Yu Chou, Aaron Severance, Alex D. Brant, Zhiduo Liu, Saurabh Sant, Guy G. F. Lemieux
FPGA-bp-50 | FPGA side-channel receivers | http://doi.acm.org/10.1145/1950413.1950462 | description:2011  3 citation ratings:2 author:Ji Sun, Ray Bittner, Ken Eguro
FPGA-bp-51 | A 65nm flash-based FPGA fabric optimized for low cost and power | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-51 A 65nm flash-based FPGA fabric optimized for low cost and power | description:2011  2 citation ratings:3 author:Jonathan W. Greene, Sinan Kaptanoglu, Wenyi Feng, Volker Hecht, Joel Landry, Fei Li, Anton Krouglyanskiy, Mihai Morosan, Val Pevzner
FPGA-bp-52 | Efficient multi-ported memories for FPGAs | http://doi.acm.org/10.1145/1723112.1723122 | description:2010 best paper 18 citation ratings:1 author:Charles Eric LaForest, J. Gregory Steffan
FPGA-bp-53 | Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-53 Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010 | description:2010   ratings:2 author:Peter Y. K. Cheung, John Wawrzynek
FPGA-bp-54 | Programming high performance signal processing systems in high level languages | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-54 Programming high performance signal processing systems in high level languages | description:2010   ratings:3 author:Kees A. Vissers, Devada Varma, Vinod Kathail, Jeff Bier, Don MacMillen, Joseph R. Cavallaro
FPGA-bp-55 | Polyhedral-based data reuse optimization for configurable computing | http://doi.acm.org/10.1145/2435264.2435273 | description:2013 best paper 21 citation ratings:1 author:Louis-Noel Pouchet, Peng Zhang, P. Sadayappan, Jason Cong
FPGA-bp-56 | The 2013 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA '13, Monterey, CA, USA, February 11-13, 2013 | http://dl.acm.org/citation.cfm?id=2435264 | description:2013   ratings:2 author:
FPGA-bp-57 | Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones | http://doi.acm.org/10.1145/2145694.2145715 | description:2012 best paper 1 citation ratings:1 author:Hadi Parandeh-Afshar, Hind Benbihi, David Novo, Paolo Ienne
FPGA-bp-58 | Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012 | https://www.google.com.hk/?gws_rd=cr,ssl#safe=strict&q=FPGA-bp-58 Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012 | description:2012   ratings:2 author:
