

================================================================
== Vivado HLS Report for 'stitchNeighbors'
================================================================
* Date:           Fri Jul 17 03:54:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        towerMerge
* Solution:       fullpipeline
* Product family: virtexuplus
* Target device:  xcvu9p-flgc2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.17|     1.682|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      379|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        0|      379|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |pegged_cEtSum_V_fu_160_p2    |     +    |      0|  0|  17|          10|          10|
    |pegged_tEtSum_V_2_fu_302_p2  |     +    |      0|  0|  17|          10|          10|
    |pegged_tEtSum_V_fu_208_p2    |     +    |      0|  0|  17|          10|          10|
    |ret_V_1_fu_194_p2            |     +    |      0|  0|  18|          11|          11|
    |ret_V_4_fu_288_p2            |     +    |      0|  0|  18|          11|          11|
    |ret_V_fu_146_p2              |     +    |      0|  0|  18|          11|          11|
    |tEt_leftOver_V_1_fu_316_p2   |     -    |      0|  0|  17|          10|          10|
    |tEt_leftOver_V_fu_232_p2     |     -    |      0|  0|  17|          10|          10|
    |and_ln879_1_fu_360_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_354_p2          |    and   |      0|  0|   2|           1|           1|
    |and_ln895_1_fu_386_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln895_fu_366_p2          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_1_fu_98_p2        |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_fu_82_p2          |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln895_fu_174_p2         |   icmp   |      0|  0|  13|          10|          10|
    |phiStitch_fu_124_p2          |   icmp   |      0|  0|   9|           3|           3|
    |ret_V_5_fu_334_p2            |    or    |      0|  0|  32|          32|          23|
    |pegged_cEtSum_V_1_fu_166_p3  |  select  |      0|  0|  10|           1|           2|
    |pegged_tEtSum_V_1_fu_214_p3  |  select  |      0|  0|  10|           1|           2|
    |pegged_tEtSum_V_3_fu_308_p3  |  select  |      0|  0|  10|           1|           2|
    |select_ln895_1_fu_392_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln895_2_fu_400_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln895_3_fu_408_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln895_fu_372_p3       |  select  |      0|  0|  32|           1|          32|
    |xor_ln895_fu_380_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 379|         146|         264|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | stitchNeighbors | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | stitchNeighbors | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | stitchNeighbors | return value |
|Ai_data_V    |  in |   32|   ap_none  |    Ai_data_V    |    scalar    |
|Bi_data_V    |  in |   32|   ap_none  |    Bi_data_V    |    scalar    |
+-------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [towerMerge.cpp:5]   --->   Operation 2 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Bi_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Bi_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 3 'read' 'Bi_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%Ai_data_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Ai_data_V)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 4 'read' 'Ai_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 5 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.56ns)   --->   "%icmp_ln879 = icmp eq i3 %trunc_ln, -4" [towerMerge.cpp:8]   --->   Operation 6 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1503_1 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 20, i32 22)" [./towerMerge.h:31->towerMerge.cpp:8]   --->   Operation 7 'partselect' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.56ns)   --->   "%icmp_ln879_1 = icmp eq i3 %trunc_ln1503_1, 0" [towerMerge.cpp:8]   --->   Operation 8 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1503_2 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 9 'partselect' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln1503_3 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %Bi_data_V_read, i32 23, i32 25)" [./towerMerge.h:32->towerMerge.cpp:8]   --->   Operation 10 'partselect' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.56ns)   --->   "%phiStitch = icmp eq i3 %trunc_ln1503_2, %trunc_ln1503_3" [towerMerge.cpp:8]   --->   Operation 11 'icmp' 'phiStitch' <Predicate = true> <Delay = 0.56> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %Ai_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:11]   --->   Operation 12 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %Bi_data_V_read to i10" [./towerMerge.h:29->towerMerge.cpp:11]   --->   Operation 13 'trunc' 'trunc_ln214_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lhs_V = zext i10 %trunc_ln214 to i11" [towerMerge.cpp:11]   --->   Operation 14 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%rhs_V = zext i10 %trunc_ln214_1 to i11" [towerMerge.cpp:11]   --->   Operation 15 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%ret_V = add i11 %rhs_V, %lhs_V" [towerMerge.cpp:11]   --->   Operation 16 'add' 'ret_V' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V, i32 10)" [towerMerge.cpp:12]   --->   Operation 17 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%pegged_cEtSum_V = add i10 %trunc_ln214, %trunc_ln214_1" [towerMerge.cpp:12]   --->   Operation 18 'add' 'pegged_cEtSum_V' <Predicate = (!tmp_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.37ns)   --->   "%pegged_cEtSum_V_1 = select i1 %tmp_2, i10 -1, i10 %pegged_cEtSum_V" [towerMerge.cpp:12]   --->   Operation 19 'select' 'pegged_cEtSum_V_1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%icmp_ln895 = icmp ugt i10 %trunc_ln214, %trunc_ln214_1" [towerMerge.cpp:14]   --->   Operation 20 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1503_4 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Ai_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:16]   --->   Operation 21 'partselect' 'trunc_ln1503_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i10 %trunc_ln1503_4 to i11" [towerMerge.cpp:16]   --->   Operation 22 'zext' 'lhs_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.93ns)   --->   "%ret_V_1 = add i11 %lhs_V_1, %rhs_V" [towerMerge.cpp:16]   --->   Operation 23 'add' 'ret_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_1, i32 10)" [towerMerge.cpp:17]   --->   Operation 24 'bitselect' 'tmp_3' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%pegged_tEtSum_V = add i10 %trunc_ln214_1, %trunc_ln1503_4" [towerMerge.cpp:17]   --->   Operation 25 'add' 'pegged_tEtSum_V' <Predicate = (!tmp_3 & and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%pegged_tEtSum_V_1 = select i1 %tmp_3, i10 -1, i10 %pegged_tEtSum_V" [towerMerge.cpp:17]   --->   Operation 26 'select' 'pegged_tEtSum_V_1' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1503_5 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %Bi_data_V_read, i32 10, i32 19)" [./towerMerge.h:30->towerMerge.cpp:18]   --->   Operation 27 'partselect' 'trunc_ln1503_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.93ns)   --->   "%tEt_leftOver_V = sub i10 %trunc_ln1503_5, %trunc_ln214_1" [towerMerge.cpp:18]   --->   Operation 28 'sub' 'tEt_leftOver_V' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %Ai_data_V_read, i32 23, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:20]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp, i3 -4, i10 %pegged_tEtSum_V_1, i10 %pegged_cEtSum_V_1)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:20]   --->   Operation 30 'bitconcatenate' 'ret_V_2' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %Bi_data_V_read, i32 26, i32 31)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:21]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%ret_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_1, i3 %trunc_ln1503_2, i3 0, i10 %tEt_leftOver_V, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:21]   --->   Operation 32 'bitconcatenate' 'ret_V_3' <Predicate = (and_ln895 & !and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i10 %trunc_ln1503_5 to i11" [towerMerge.cpp:25]   --->   Operation 33 'zext' 'lhs_V_2' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.93ns)   --->   "%ret_V_4 = add i11 %lhs_V_2, %lhs_V" [towerMerge.cpp:25]   --->   Operation 34 'add' 'ret_V_4' <Predicate = (and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_4, i32 10)" [towerMerge.cpp:26]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%pegged_tEtSum_V_2 = add i10 %trunc_ln214, %trunc_ln1503_5" [towerMerge.cpp:26]   --->   Operation 36 'add' 'pegged_tEtSum_V_2' <Predicate = (!tmp_4 & and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%pegged_tEtSum_V_3 = select i1 %tmp_4, i10 -1, i10 %pegged_tEtSum_V_2" [towerMerge.cpp:26]   --->   Operation 37 'select' 'pegged_tEtSum_V_3' <Predicate = (and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.93ns)   --->   "%tEt_leftOver_V_1 = sub i10 %trunc_ln1503_4, %trunc_ln214" [towerMerge.cpp:27]   --->   Operation 38 'sub' 'tEt_leftOver_V_1' <Predicate = (and_ln895_1)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%tmp4 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10(i9 %tmp, i3 0, i10 %tEt_leftOver_V_1, i10 0)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:28]   --->   Operation 39 'bitconcatenate' 'tmp4' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%ret_V_5 = or i32 %tmp4, 4194304" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:28]   --->   Operation 40 'or' 'ret_V_5' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%ret_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10(i6 %tmp_1, i3 %trunc_ln1503_2, i3 0, i10 %pegged_tEtSum_V_3, i10 %pegged_cEtSum_V_1)" [./towerMerge.h:19->./towerMerge.h:20->towerMerge.cpp:29]   --->   Operation 41 'bitconcatenate' 'ret_V_6' <Predicate = (and_ln895_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879_1, %phiStitch" [towerMerge.cpp:8]   --->   Operation 42 'and' 'and_ln879' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %and_ln879, %icmp_ln879" [towerMerge.cpp:8]   --->   Operation 43 'and' 'and_ln879_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.14ns)   --->   "%and_ln895 = and i1 %and_ln879_1, %icmp_ln895" [towerMerge.cpp:14]   --->   Operation 44 'and' 'and_ln895' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%select_ln895 = select i1 %and_ln895, i32 %ret_V_2, i32 %Ai_data_V_read" [towerMerge.cpp:14]   --->   Operation 45 'select' 'select_ln895' <Predicate = (!and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln895_1)   --->   "%xor_ln895 = xor i1 %icmp_ln895, true" [towerMerge.cpp:14]   --->   Operation 46 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln895_1 = and i1 %and_ln879_1, %xor_ln895" [towerMerge.cpp:14]   --->   Operation 47 'and' 'and_ln895_1' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln895_1 = select i1 %and_ln895_1, i32 %ret_V_5, i32 %select_ln895" [towerMerge.cpp:14]   --->   Operation 48 'select' 'select_ln895_1' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_3)   --->   "%select_ln895_2 = select i1 %and_ln895, i32 %ret_V_3, i32 %Bi_data_V_read" [towerMerge.cpp:14]   --->   Operation 49 'select' 'select_ln895_2' <Predicate = (!and_ln895_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln895_3 = select i1 %and_ln895_1, i32 %ret_V_6, i32 %select_ln895_2" [towerMerge.cpp:14]   --->   Operation 50 'select' 'select_ln895_3' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32 } undef, i32 %select_ln895_1, 0" [towerMerge.cpp:36]   --->   Operation 51 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32 } %mrv, i32 %select_ln895_3, 1" [towerMerge.cpp:36]   --->   Operation 52 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "ret { i32, i32 } %mrv_1" [towerMerge.cpp:36]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Ai_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Bi_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln5  (specpipeline  ) [ 00]
Bi_data_V_read    (read          ) [ 00]
Ai_data_V_read    (read          ) [ 00]
trunc_ln          (partselect    ) [ 00]
icmp_ln879        (icmp          ) [ 00]
trunc_ln1503_1    (partselect    ) [ 00]
icmp_ln879_1      (icmp          ) [ 00]
trunc_ln1503_2    (partselect    ) [ 00]
trunc_ln1503_3    (partselect    ) [ 00]
phiStitch         (icmp          ) [ 00]
trunc_ln214       (trunc         ) [ 00]
trunc_ln214_1     (trunc         ) [ 00]
lhs_V             (zext          ) [ 00]
rhs_V             (zext          ) [ 00]
ret_V             (add           ) [ 00]
tmp_2             (bitselect     ) [ 01]
pegged_cEtSum_V   (add           ) [ 00]
pegged_cEtSum_V_1 (select        ) [ 00]
icmp_ln895        (icmp          ) [ 00]
trunc_ln1503_4    (partselect    ) [ 00]
lhs_V_1           (zext          ) [ 00]
ret_V_1           (add           ) [ 00]
tmp_3             (bitselect     ) [ 01]
pegged_tEtSum_V   (add           ) [ 00]
pegged_tEtSum_V_1 (select        ) [ 00]
trunc_ln1503_5    (partselect    ) [ 00]
tEt_leftOver_V    (sub           ) [ 00]
tmp               (partselect    ) [ 00]
ret_V_2           (bitconcatenate) [ 00]
tmp_1             (partselect    ) [ 00]
ret_V_3           (bitconcatenate) [ 00]
lhs_V_2           (zext          ) [ 00]
ret_V_4           (add           ) [ 00]
tmp_4             (bitselect     ) [ 01]
pegged_tEtSum_V_2 (add           ) [ 00]
pegged_tEtSum_V_3 (select        ) [ 00]
tEt_leftOver_V_1  (sub           ) [ 00]
tmp4              (bitconcatenate) [ 00]
ret_V_5           (or            ) [ 00]
ret_V_6           (bitconcatenate) [ 00]
and_ln879         (and           ) [ 00]
and_ln879_1       (and           ) [ 00]
and_ln895         (and           ) [ 01]
select_ln895      (select        ) [ 00]
xor_ln895         (xor           ) [ 00]
and_ln895_1       (and           ) [ 01]
select_ln895_1    (select        ) [ 00]
select_ln895_2    (select        ) [ 00]
select_ln895_3    (select        ) [ 00]
mrv               (insertvalue   ) [ 00]
mrv_1             (insertvalue   ) [ 00]
ret_ln36          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Ai_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ai_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bi_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bi_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i9.i3.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i3.i3.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="Bi_data_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bi_data_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="Ai_data_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ai_data_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln879_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="3" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln1503_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="0" index="3" bw="6" slack="0"/>
<pin id="93" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln879_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln1503_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="3" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln1503_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="phiStitch_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phiStitch/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln214_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln214_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln214_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="lhs_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rhs_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ret_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="10" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pegged_cEtSum_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pegged_cEtSum_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="pegged_cEtSum_V_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="0" index="2" bw="10" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pegged_cEtSum_V_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln895_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln1503_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lhs_V_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ret_V_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="pegged_tEtSum_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="10" slack="0"/>
<pin id="211" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pegged_tEtSum_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="pegged_tEtSum_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pegged_tEtSum_V_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln1503_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1503_5/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tEt_leftOver_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tEt_leftOver_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="ret_V_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="10" slack="0"/>
<pin id="253" dir="0" index="4" bw="10" slack="0"/>
<pin id="254" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="ret_V_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="1" slack="0"/>
<pin id="275" dir="0" index="4" bw="10" slack="0"/>
<pin id="276" dir="0" index="5" bw="1" slack="0"/>
<pin id="277" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="lhs_V_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ret_V_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pegged_tEtSum_V_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pegged_tEtSum_V_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="pegged_tEtSum_V_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="10" slack="0"/>
<pin id="312" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pegged_tEtSum_V_3/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tEt_leftOver_V_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tEt_leftOver_V_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp4_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="9" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="10" slack="0"/>
<pin id="327" dir="0" index="4" bw="1" slack="0"/>
<pin id="328" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="ret_V_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="ret_V_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="0" index="3" bw="1" slack="0"/>
<pin id="345" dir="0" index="4" bw="10" slack="0"/>
<pin id="346" dir="0" index="5" bw="10" slack="0"/>
<pin id="347" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln879_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln879_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln895_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln895_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln895_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln895/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln895_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln895_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln895_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln895_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln895_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_3/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mrv_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mrv_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="60" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="88" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="66" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="128"><net_src comp="104" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="114" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="60" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="130" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="134" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="130" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="134" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="152" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="130" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="134" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="66" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="142" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="134" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="180" pin="4"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="200" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="60" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="236"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="134" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="66" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="238" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="214" pin="3"/><net_sink comp="248" pin=3"/></net>

<net id="259"><net_src comp="166" pin="3"/><net_sink comp="248" pin=4"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="60" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="104" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="232" pin="2"/><net_sink comp="270" pin=4"/></net>

<net id="283"><net_src comp="52" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="287"><net_src comp="222" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="138" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="130" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="222" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="180" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="130" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="238" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="322" pin=3"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="338"><net_src comp="322" pin="5"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="260" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="104" pin="4"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="24" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="352"><net_src comp="308" pin="3"/><net_sink comp="340" pin=4"/></net>

<net id="353"><net_src comp="166" pin="3"/><net_sink comp="340" pin=5"/></net>

<net id="358"><net_src comp="98" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="124" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="82" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="174" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="248" pin="5"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="66" pin="2"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="174" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="56" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="360" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="334" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="372" pin="3"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="366" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="270" pin="6"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="60" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="386" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="340" pin="6"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="400" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="392" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="408" pin="3"/><net_sink comp="422" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: stitchNeighbors : Ai_data_V | {1 }
	Port: stitchNeighbors : Bi_data_V | {1 }
  - Chain level:
	State 1
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		phiStitch : 1
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
		tmp_2 : 3
		pegged_cEtSum_V : 1
		pegged_cEtSum_V_1 : 4
		icmp_ln895 : 1
		lhs_V_1 : 1
		ret_V_1 : 2
		tmp_3 : 3
		pegged_tEtSum_V : 1
		pegged_tEtSum_V_1 : 4
		tEt_leftOver_V : 1
		ret_V_2 : 5
		ret_V_3 : 2
		lhs_V_2 : 1
		ret_V_4 : 2
		tmp_4 : 3
		pegged_tEtSum_V_2 : 1
		pegged_tEtSum_V_3 : 4
		tEt_leftOver_V_1 : 1
		tmp4 : 2
		ret_V_5 : 3
		ret_V_6 : 5
		and_ln879 : 2
		and_ln879_1 : 2
		and_ln895 : 2
		select_ln895 : 6
		xor_ln895 : 2
		and_ln895_1 : 2
		select_ln895_1 : 7
		select_ln895_2 : 2
		select_ln895_3 : 6
		mrv : 8
		mrv_1 : 9
		ret_ln36 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |  pegged_cEtSum_V_1_fu_166 |    0    |    10   |
|          |  pegged_tEtSum_V_1_fu_214 |    0    |    10   |
|          |  pegged_tEtSum_V_3_fu_308 |    0    |    10   |
|  select  |    select_ln895_fu_372    |    0    |    32   |
|          |   select_ln895_1_fu_392   |    0    |    32   |
|          |   select_ln895_2_fu_400   |    0    |    32   |
|          |   select_ln895_3_fu_408   |    0    |    32   |
|----------|---------------------------|---------|---------|
|          |        ret_V_fu_146       |    0    |    17   |
|          |   pegged_cEtSum_V_fu_160  |    0    |    17   |
|    add   |       ret_V_1_fu_194      |    0    |    17   |
|          |   pegged_tEtSum_V_fu_208  |    0    |    17   |
|          |       ret_V_4_fu_288      |    0    |    17   |
|          |  pegged_tEtSum_V_2_fu_302 |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln879_fu_82     |    0    |    9    |
|   icmp   |     icmp_ln879_1_fu_98    |    0    |    9    |
|          |      phiStitch_fu_124     |    0    |    9    |
|          |     icmp_ln895_fu_174     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    sub   |   tEt_leftOver_V_fu_232   |    0    |    17   |
|          |  tEt_leftOver_V_1_fu_316  |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |      and_ln879_fu_354     |    0    |    2    |
|    and   |     and_ln879_1_fu_360    |    0    |    2    |
|          |      and_ln895_fu_366     |    0    |    2    |
|          |     and_ln895_1_fu_386    |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln895_fu_380     |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | Bi_data_V_read_read_fu_60 |    0    |    0    |
|          | Ai_data_V_read_read_fu_66 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       trunc_ln_fu_72      |    0    |    0    |
|          |    trunc_ln1503_1_fu_88   |    0    |    0    |
|          |   trunc_ln1503_2_fu_104   |    0    |    0    |
|partselect|   trunc_ln1503_3_fu_114   |    0    |    0    |
|          |   trunc_ln1503_4_fu_180   |    0    |    0    |
|          |   trunc_ln1503_5_fu_222   |    0    |    0    |
|          |         tmp_fu_238        |    0    |    0    |
|          |        tmp_1_fu_260       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln214_fu_130    |    0    |    0    |
|          |    trunc_ln214_1_fu_134   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        lhs_V_fu_138       |    0    |    0    |
|   zext   |        rhs_V_fu_142       |    0    |    0    |
|          |       lhs_V_1_fu_190      |    0    |    0    |
|          |       lhs_V_2_fu_284      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_2_fu_152       |    0    |    0    |
| bitselect|        tmp_3_fu_200       |    0    |    0    |
|          |        tmp_4_fu_294       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       ret_V_2_fu_248      |    0    |    0    |
|bitconcatenate|       ret_V_3_fu_270      |    0    |    0    |
|          |        tmp4_fu_322        |    0    |    0    |
|          |       ret_V_6_fu_340      |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |       ret_V_5_fu_334      |    0    |    0    |
|----------|---------------------------|---------|---------|
|insertvalue|         mrv_fu_416        |    0    |    0    |
|          |        mrv_1_fu_422       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   344   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   344  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   344  |
+-----------+--------+--------+
