$date
	Thu Oct 16 11:49:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Guia_0907 $end
$var wire 1 ! pulse_out $end
$var wire 1 " clk $end
$scope module CLK1 $end
$var reg 1 " clk $end
$upscope $end
$scope module PULSE1 $end
$var wire 1 " clk $end
$var reg 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
x!
$end
#12
1!
1"
#18
0!
#24
0"
#36
1!
1"
#42
0!
#48
0"
#60
1!
1"
#66
0!
#72
0"
#84
1!
1"
#90
0!
#96
0"
#108
1!
1"
#114
0!
#120
0"
