var structhal_1_1_verilog_instance =
[
    [ "m_attributes", "structhal_1_1_verilog_instance.html#a5998d121ddeb66ef2b59cdd4ae379cce", null ],
    [ "m_expanded_port_assignments", "structhal_1_1_verilog_instance.html#a81ccd34eecdb82880d46b89f4c291184", null ],
    [ "m_is_module", "structhal_1_1_verilog_instance.html#acc063ef9c56c9f121fa5b01701922458", null ],
    [ "m_name", "structhal_1_1_verilog_instance.html#a9c830e6b1048ee4ec1037d55f5092c12", null ],
    [ "m_parameters", "structhal_1_1_verilog_instance.html#ab79473d723af21c26f3332ce485c2460", null ],
    [ "m_port_assignments", "structhal_1_1_verilog_instance.html#a43e6efdce1dcc0f1113ced53f23deea7", null ],
    [ "m_type", "structhal_1_1_verilog_instance.html#a1436dc8323fa012e3e7be19997db357b", null ]
];