================================================================================ 
Commit: d16fd4e89dc90e8143484b5091a71a44d4b6a801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:50 2020 +0530 
-------------------------------------------------------------------------------- 
Removing IDA device from PEP constraints

This patch removes IDA device from PEP constraints and also
removes the IDA Device instance created for it.

Original commit date: Tue Jan 28 16:30:57 2020 +0530
Change-Id: I43e90ec7bab8ded170a0c7706956cead0b449ad2
Original commit hash: 37ca5d97891b555535ca39a4285c133b7a2f11a3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 18006ca8c3e9ea46dbbe03bd5d463a9d734f48f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:47 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2052_00

Original commit date: Tue Jan 28 03:33:26 2020 -0800
Change-Id: I9c47c895d62d17bc6ee0a9e45eb3bb9f4502c7ed
Original commit hash: 4aa2d7dc07dc12375eabec3714335a0e2ef0b3eb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fca7680be744bfb1cbf010c3dc920c407aa9604d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:44 2020 +0530 
-------------------------------------------------------------------------------- 
Microcode Update 



Original commit date: Mon Jan 27 17:50:14 2020 +0530
Change-Id: I3cdd44200543081240801ef4ecd4c184b376cd03
Original commit hash: 1cc65ad3450b14ac8396a1f9e4aeeb29c28c4603

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_00000001.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: c90e6063cb93fe8d0b52038c7a038c5808c65a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:36 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit NVS CI Update auto-generated NVS structure definitions


Original commit date: Tue Jan 28 01:40:03 2020 -0800
Change-Id: If9c01a7407c5717de478d7e3f6a6470d484e83fa
Original commit hash: 1088b84dc4a27beb6609711243153b807ff7ca39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 306640b023c368f4c07da02ad75d97f031095b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:28 2020 +0530 
-------------------------------------------------------------------------------- 
Updated HWPE in cpunvs and initialized

Original commit date: Sat Jan 25 14:19:06 2020 +0530
Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c
Original commit hash: ffe1a9119fe4e9d06db84a09fa6de5639e73dc67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 0da8bf7a039558ca2727f6d49f8411d45e59c4ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:41:02 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2051_00

Original commit date: Mon Jan 27 17:35:14 2020 -0800
Change-Id: I6ece301f56f0901ca15e296b0e1123395007fc0e
Original commit hash: 75f1d11208ef5883c01a5c302d3df0e03cba491f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f05ff24b70b39a9ccdc9c5e6cbb35ee1b9a961b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:54 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Change DTT BIOS menu from DPTF to DTT

Original commit date: Fri Dec 20 11:30:44 2019 -0800
Change-Id: I5737a5701b29bc5614fea4e597f4966407ad3713
Original commit hash: f5b73db338e625ff91be124d888c0207052c38e3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/EC/Asl/EC.ASL
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVault.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/HelperFunctions.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/BiosDataVault.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.h
JasperLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/PlatformSetup.hfr
JasperLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 714346eb3bbd684d286487dda3c75a2292056a29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:37 2020 +0530 
-------------------------------------------------------------------------------- 
Deprecating STM feature as it is no longer required.

Original commit date: Thu Jan 9 16:14:33 2020 -0800
Change-Id: Icb2b06e2b7dfb20c0bbc31ccbb4eaea6af5e572e
Original commit hash: 6ba5125b8ba19df7d14a7a12da94a5a0ac484953

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.inf
JasperLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchOp.c
JasperLakePlatSamplePkg/Include/Library/SmmStmConfTableLib.h
JasperLakePlatSamplePkg/Include/Protocol/SmmTxtStmService.h
JasperLakePlatSamplePkg/Include/SmmStmConfTable.h
JasperLakePlatSamplePkg/Include/StmDefinition.h
JasperLakePlatSamplePkg/PlatformPkg.dec
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc
JasperLakePlatSamplePkg/PlatformPkgConfigOverride.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 811ef6df8a627cbc8649aaf3add124f903a08100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:24 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/GbeMdiLib: LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset - part 3
  - Fixed bug where pointer was checked for 0 instead of value

Original commit date: Fri Jan 24 15:06:02 2020 -0800
Change-Id: Ie78f3909536f6eb4c08feb674642ac488a895cb5
Original commit hash: 688ae9cf78b1d3c10548249f53f8e9cc5ba7143a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 00ab8459a5a7ae3753ee2bb4909f5ab0c7426d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added ReloadMicrocodePatch and ApSafePostMicrocodePatchInit

Original commit date: Wed Jan 22 14:03:04 2020 +0530
Change-Id: Ia20aecb234cbadb7d424b05009bf1fb6349d382a
Original commit hash: 0417e533a445ea88da317503c57d30d340716ed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 0b6a6d2c0af17d06fe5445199a31c6c5e87b61eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:05 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Update MsrGetBusRatio to use correct filed for MinBusRatio

Original commit date: Wed Jan 22 16:35:13 2020 +0800
Change-Id: I37e77397555e9bf63aa47c16814518c28c8d7dbc
Original commit hash: 40da6fef078163ae60aa4dd48f873590b07c2bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 7c055607776a37410ef3db73b215a365839c67e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:40:01 2020 +0530 
-------------------------------------------------------------------------------- 
Skip the DXE FV installation on S3 resume


Original commit date: Thu Jan 23 12:44:56 2020 +0530
Change-Id: I7b9ff13ecbdd5c970380979f94628f8e6c77bb05
Original commit hash: cdbf901b867c7964c2b0f4f098394ea55c3b8b68

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: fdb457c5efb2790d527b3108f0850e9364337991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:54 2020 +0530 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM

Original commit date: Mon Jan 6 17:55:33 2020 +0530
Change-Id: Ied3814a46188c1e2ae60d3ed8173537707d678da
Original commit hash: e7afad7c520b9ba5c7e38362a0aa62d83d711d71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c

================================================================================ 
Commit: eff6242d97a940b0e79449d74ce3776bc7c3b97d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:41 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2047_00

Original commit date: Sun Jan 26 17:36:12 2020 -0800
Change-Id: I44bbe414ce2bc4906eda3a92b6aef5fe9550eb7a
Original commit hash: a38a00cd3c0a535bafd9980e3750aee47700f036

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 140a5f369abb8a3ff587ecef7ba27e03a59cbd6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:36 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Jan 26 08:55:59 2020 -0800
Change-Id: I320df26e9d2cb1a3b930d157bcd94404e4dafbcc
Original commit hash: ff8af02639579b797d707ee3084f1b52ba8feaab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b65fbdd3605060a8d41ca2c9327a99d4d14de4c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:27 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2046_00

Original commit date: Sat Jan 25 17:35:01 2020 -0800
Change-Id: Id2a819cf2061ba239c629766e32212819131b653
Original commit hash: 7f91369d6ff1eb6d3bad1eaec1643eaca9754dcb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc94df4b198c270b1e3939647a8b28a6f689656a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:17 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Jan 25 08:58:28 2020 -0800
Change-Id: I8ac85367993a1c74366294948de2e428dc0450ac
Original commit hash: 34eb53d6cf51cab3260b466a15e6437a4f38567c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 66fc6caabcaac88916a39a0c2437b85ef10fea84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:06 2020 +0530 
-------------------------------------------------------------------------------- 
Hardware P-state (HWP) Lock bit
 - Kept default to enable in client platform.

Original commit date: Wed Jan 22 11:26:17 2020 +0530
Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c
Original commit hash: 535c96273284accf6db53aec3a7f7eb7657b64cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c

================================================================================ 
Commit: 4a246be2e96c415022d87d3233144a10c1efcef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:39:03 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2045_00

Original commit date: Fri Jan 24 17:36:44 2020 -0800
Change-Id: I710d5e14f3abdc373cea1d1d1055cd4b1f672618
Original commit hash: a1684062475cac6c743eb63713d21fd76fa61559

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ffabd552e001dbc8f11feab5a9c43919ad8cd75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:58 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Disable unused clocks connected to CPU PCIe using new IPC command

Original commit date: Fri Nov 29 04:37:46 2019 +0530
Change-Id: I90dc6ab39b2ffa0c90457bccfe620fe0bcf58f8c
Original commit hash: 86bbe2a9f518b5c18ac059f90717f3e021be85d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: e21b20b1d9e9a761705c1d259b05565759afc8c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:42 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create TME & MK-TME Ip Blocks

Created separate IP libraries for TME (Gen1) & MKTME (Gen2).

Original commit date: Wed Jan 15 14:47:04 2020 -0800
Change-Id: I24890c93f431e99ecfdee6e471f0f34c3715b53b
Original commit hash: 53b24e78b4e53222ea322dabd9145c10c03cf2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Tme/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bd15acd94f6e79d5068f420becc49510d8bafc51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:38 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.

 - Changed single pointer to a double pointer in parameters of the function that gets the tables

Original commit date: Fri Jan 17 10:07:44 2020 -0800
Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79
Original commit hash: fb58be879ceb5372cb996ebf02a71d54ac6b0ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: 9168017c0e1273e986843ae7cc64444af659ecfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:28 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIo/I2c: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1

Aligned I2C support with the latest PCHH configuration
Removed Policy override.

Original commit date: Tue Jan 21 12:52:14 2020 -0800
Change-Id: Iecf1a49f3afa4a96039d9f2d8218ab3702f5cfea
Original commit hash: 513483f78e9716ea6ec4962f09ec9c248a751f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: b2843f8d2036ca6691ffeed86d3bda1bf546410e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:21 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI


Original commit date: Fri Jan 24 08:58:11 2020 -0800
Change-Id: I301dbf05868030d46d0c4753300f76bd98363715
Original commit hash: e84fc3491d1ca7a3ac15412af35c1408d03c6cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e0b991bfdeb81632e8000f60c35b0c0186a14839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:38:06 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect display audio Node ID for Client CPU


Original commit date: Fri Jan 17 13:20:38 2020 +0100
Change-Id: I1e92985adae362dfbbceb50799ff721c8d024c16
Original commit hash: 15d089d4fff81e32b2c06d560e4f1fb05590b29a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 8a9daad54b52e4b4f1bbb25ab6e1b47e176770e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:37:51 2020 +0530 
-------------------------------------------------------------------------------- 
[DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.

Original commit date: Wed Jan 22 12:59:29 2020 +0530
Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1
Original commit hash: d096cc17d1eddbe93b9e6ba0d7e487815d2e71c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h

================================================================================ 
Commit: d2aacecc28a401548eb9e071a1086cb6bea7e05e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:37:47 2020 +0530 
-------------------------------------------------------------------------------- 
ConvertBmpToGopBlt() to TranslateBmpToGopBlt()

Original commit date: Mon Dec 9 15:08:54 2019 +0530
Change-Id: Iad348afe8bbe68b2a737fcbd089853f8ee45fee4
Original commit hash: 5b40e3a3e51fa46a7bf7f01c1936165349cfd71b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 395e83f22e1e62a9d02a923f5729f7641c027de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:36:21 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Confirm USB2 PHY availability before configuring it

USB2 PHY must ungate before BIOS can send configuration transactions to the PHY via SB

Original commit date: Wed Jan 22 00:14:40 2020 -0800
Change-Id: Ic494d1feefd829d032a4b98b0168e478b03277f3
Original commit hash: c939dac4572981e585f0c3164fa6e50f82c8d12e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 0460897e428f14dfb9331a8c689ffd45b4a7d368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:36:16 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2044_00

Original commit date: Thu Jan 23 17:45:34 2020 -0800
Change-Id: Ifee8d6bd892ef29105eca39e9967d0c34abb7882
Original commit hash: fe2e362d84bd4946811d683a02690cd39803edf5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cee2a565b189e564b55153b542d6bba5d9d7b126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:36:11 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC

Part 2
Moved programming before the lock of FET/ISFET

Original commit date: Thu Jan 23 12:00:26 2020 -0800
Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
Original commit hash: 64341b76e7c146835977180605fa2642b27c3e79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 98f427765c8e3b98ea7aead11ea05bca8e13898c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:36:03 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC Driver needs to make sure that any DMA transaction are DWord aligned.

Original commit date: Wed Jan 22 13:18:17 2020 -0800
Change-Id: I09293fbb12af0fee121f4caec6103459f6b99aad
Original commit hash: 93fc7f20c6c1d130335de525abf8280eea87b35e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h

================================================================================ 
Commit: 8ec50d6049e6e5d5471595db0e7155b1baf8888f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:55 2020 +0530 
-------------------------------------------------------------------------------- 
PCH Information displayed in BIOS page need to be updated according to client platform


Original commit date: Fri Jan 10 13:59:42 2020 -0800
Change-Id: I556c3b7725a21e66363ada9ae1b64b9087d06428
Original commit hash: 94dafbdaf1cc565cfcff46344056a1fc965b87d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 62e9b02ac00960cdaff20f71082e2c2f6588ab90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:32 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Willard device PostMem initialization
and preMem initialization as per new version of BWG.


Original commit date: Fri Jan 3 13:49:03 2020 -0800
Change-Id: Iabb5349cc3cbe42adbbd6c7f1ae39e9851f1b161
Original commit hash: 7898fb83c967bbf41582411ff3b4b5790a936755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 32aad3da2cbfde0e8767c33c7eec2f058d357d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:24 2020 +0530 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF


Original commit date: Fri Jan 17 14:01:34 2020 -0800
Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8
Original commit hash: d5e40157026f615e27c78856a3c419800a70592a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 5344409d8a653c91918fabd633a7ef406901fbf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:21 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Jan 23 08:59:21 2020 -0800
Change-Id: I0618d8bdf535aa1d28b9e37e2000db07fa38260c
Original commit hash: b22dda6e51a0076df54a74cf09d2aec4097e0f59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6030e8e32bd357b166c2549f0324f4d4eafe9951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:04 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor Enterprise Root Port disabling

Remove DETRDY polling due to long delays on enterprise platforms.
Hiding port and disabling Root Port in PSF now perform unconditionally (Before: only when Device is present).
Extract static function IsRpLinkActive

Original commit date: Mon Dec 23 10:28:19 2019 +0100
Change-Id: Ifd50500c996456e46726ff86edfb7eda47deca09
Original commit hash: e53cd154761c859bac5ea7e8605850b80795338e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 9b1974266c570795d980130d8361a6d5e1ac0288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:35:01 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] - Removed the BIOSGUARD and Simics Bins.

Modified the post build scripts to remove the unsupported BIOSGUARD and Simics rom generation.

Original commit date: Tue Jan 21 09:58:12 2020 +0530
Change-Id: I37364f41f48a1c83089a1df6f8a14b4b5f7c22d7
Original commit hash: 54ba84ae0aa983920b029c63ec3db500778cb924

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/PostBuild.sh
JasperLakeBoardPkg/postbuild.bat
JasperLakePlatSamplePkg/postbuild.bat

================================================================================ 
Commit: 57c48e064b6c035478b86413f39b6a8b88f65a61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:34:59 2020 +0530 
-------------------------------------------------------------------------------- 
Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
  1. Configure EL0, EL1 and ASPM.
  2. Create new API to centralized all NFTS programming.



Original commit date: Sat Jan 18 07:23:40 2020 +0800
Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2
Original commit hash: bc8889d71802adc60cb7746d5cfd888c7779190a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 3c157f21d10e77060717f5747bb6e4398d90ba86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:34:51 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL_REV2_PO] Wwan default disable for Lp4 RVP.
  Changing default value as disable for wwan in Lp4x RVP


Original commit date: Wed Jan 22 12:24:32 2020 +0530
Change-Id: I2fe8bc6796d9264f2e3628d18ad05c1cef82cf34
Original commit hash: 7f9e657170cd70eb75eabd794794dd95cfff3eae

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: bd3244df8848974009bfd77a6f9d3f5be17a18a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:34:32 2020 +0530 
-------------------------------------------------------------------------------- 
Fix hang with HWP enabled

Original commit date: Tue Jan 21 20:55:40 2020 +0530
Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817
Original commit hash: 43e76a7713777acd0138165a3ff1fe07bbc79b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 1312f02994f20217e45b4d6ae0024a2382746ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:34:26 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL-UP4][A6] NVMe drives in M.2 CPU slot are not enumerating

Original commit date: Wed Jan 22 16:20:32 2020 +0530
Change-Id: Ic39ac8182aeb73f25d9c006be1e529feb073b4e7
Original commit hash: 9d43f5253d77248f645a6dede44311d4372a2eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 1dd02a09e93cf5b66cc06605b842cba239269bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:34:21 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2043_00

Original commit date: Wed Jan 22 17:36:13 2020 -0800
Change-Id: I9e5efa00e0d886f8d9bea8fa97e5fb5358211064
Original commit hash: 2954e15faaa072a0ab1f55f8a5a14d78dd917e0f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9774bb06f7f48f0a7fcc9c76084a7a6f1e0e0344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:57 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Touch Host Controller UEFI driver needs to support Enable after Reset functionality in THC Protocol.


Original commit date: Tue Jan 21 10:06:47 2020 -0800
Change-Id: I65bf8093c08f54c6aec861826a82f40dd74c7f21
Original commit hash: 70a272a35937ec609ab0101b804cc9ef07d3acb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 142fac848984843061c89bb2be4d8f315a453ddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:54 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate:[Write DMA]Wrong BIT for Poll on Write DMA complete.


Original commit date: Tue Jan 21 09:49:36 2020 -0800
Change-Id: I6b5e8c4d16d23ea91efe6c3d525286832d22d22b
Original commit hash: 588f9577c8e1ec30a8fb3e6927ac8bdf3f524c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: b5c350b49653993d5f7baf540b05b4073cc4cc2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:44 2020 +0530 
-------------------------------------------------------------------------------- 
Incorrect GOP Version displayed for PCH configuration

Original commit date: Sat Jan 18 15:05:21 2020 +0530
Change-Id: Ib20fd5cd70ab59cb3d8e8963dbca59754f0aa82c
Original commit hash: 29e287c9fc606030affff57573ab603552fa9101

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 8c2f98bdcaba92db255902786aa07ad0f30914e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:42 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Jan 22 08:58:45 2020 -0800
Change-Id: I7bc52dfd799d1bc56ad36d5acf62b10ef9941533
Original commit hash: d81550dd6fd0e71939d57ac4ec8e06b8a68e0d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: be6712019543039896f7ee23550a90c3fe61377c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:14 2020 +0530 
-------------------------------------------------------------------------------- 
Update ALS device GPIO interrupt configuration in BIOS after latest Rev1 RVP sheet version 1p1

Change GPIO direction for GPIO_VER1_N_GPP_H6 pin as per latest configuration

Original commit date: Tue Jan 21 15:55:35 2020 +0530
Change-Id: If6712ab723a60fc0d18be7d6048c1ba153e1c4d4
Original commit hash: 22637b9eb99aac361c8cfcec790de588a20195ed

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h

================================================================================ 
Commit: e2c9b9afb0f8162892d8fdbe82128bd0e46cffaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:12 2020 +0530 
-------------------------------------------------------------------------------- 
Reduce the complexity of adding RTD3 SSDT


Original commit date: Thu Dec 26 16:27:01 2019 +0800
Change-Id: I321a7e89a62b4304afaa39d3b49a80a0013e9b4d
Original commit hash: 23146033ccbd8d312ce46dbea443e26d26644af1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslDdr4Rtd3.asl
JasperLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/JslLp4xRtd3.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
JasperLakeBoardPkg/BoardPkg.dec
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: e70b1d323a22795d43135b73cf88934b5a67ff97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:33:04 2020 +0530 
-------------------------------------------------------------------------------- 
PCH CNVi Development

Resolution: Correct the GPIO library version to V4.
Impacted: All ADL projects.

Original commit date: Tue Jan 21 17:45:19 2020 +0800
Change-Id: I7dd5f785e4a9e6c95a6de326de7ef9d5d8fb7fbc
Original commit hash: 68ee32517235b007b7ff2f4bcd723cc0d1ec91ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c

================================================================================ 
Commit: 0001c4fd2758a4d41e695ad0762570a77833d13c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:32:59 2020 +0530 
-------------------------------------------------------------------------------- 
Package/Module:
Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.

Make AcpiProcessorIds 0-based.

Original commit date: Mon Jan 20 18:26:25 2020 +0800
Change-Id: I4b60661e26721bdf5a0a9ce42668ae1d5325e488
Original commit hash: f7b5945717b3d2cf663c75156f7afe417fecce81

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Cpu.asl

================================================================================ 
Commit: fb43b79fcd7d66e2efbcd2cfd65826a6cb7bc0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:32:56 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Correcting DMIC CLKA GPIO pin programming

The DMIC0 and DMIC1 CLKA GPIO pins were not getting programmed correctly, since the
GPIO_FUNCTION_DMIC_CLKA macro entry was not available in the GpioGetNativePadByFunction()
function in GpioNativePrivatelibVer1.c file, hecne it would have returned GPIO_PAD_NONE.

Original commit date: Tue Jan 21 15:54:10 2020 +0530
Change-Id: I96fe210e60a83668883e569775a9b3aa68b92099
Original commit hash: 93988acb15de821a130fc1a59f91e7ee41ec1f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: c9532dce8be73afb1e0e46ebbb95d6573f1b50c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:32:33 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2042_00

Original commit date: Tue Jan 21 17:35:34 2020 -0800
Change-Id: I41c2b2a764fbd185ea69a74d1c7eb7ca738dc260
Original commit hash: 9639c64e4edb390667f4ec58c399cc4c9631daf2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a04b0e79756fb69fc523f118f9c298a200a3fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:32:30 2020 +0530 
-------------------------------------------------------------------------------- 
Add interrupt support for discrete TPMs

Original commit date: Thu Dec 26 14:54:25 2019 -0800
Change-Id: I779f7772fd00a2c032d6579af371a1dd745b929f
Original commit hash: 310464b2f0a1cf3f241b6dfde6577d1572acc765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: ad936d41de05f82c7c921dfc41d5aa03303006f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:32:02 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"

This reverts commit d34bf9f0ef1f10796c7e04b5642c140cc2f8785a.

Original commit date: Tue Jan 21 09:16:18 2020 -0800
Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d
Original commit hash: 5aeb31fc289e38bf7f62c8f02158942fc4f13e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 991f00ed5cc87ab2edea8811d158444b5226cac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:49 2020 +0530 
-------------------------------------------------------------------------------- 
Gfx security lock bit incorrectly set for Gen9

Original commit date: Sun Jan 19 23:14:47 2020 +0530
Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6
Original commit hash: 2094db36f52c5d46aeb44e21a2c1376ccf8e8a14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: adf8c62d589ea288ba93be7601f6325a16676d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:46 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Jan 21 08:58:09 2020 -0800
Change-Id: I0ce06029bffb1789c154ffb90efab807fca8e702
Original commit hash: a3085b1902ccaadbf7f4f5d13e6c72b80c4ad736

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: ff6a4b8967e39eca62670130a857df44d02b99c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:33 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Mapping correct Muxing logic for Audio Link modes in PchSetup.hfr file, based on the muxed GPIOs

Update PchSetup.hfr and existed muxing to latest GPIO spec.

Original commit date: Tue Jan 21 14:01:32 2020 +0100
Change-Id: I0fe0b3c35dde6eb7f5e942b8e3be5109387b60b5
Original commit hash: b460e313a21359f54110496c6462d2cd66626e04

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: f17e5487d9b52d5453616da2bd7bf7f1c67e0452 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:30 2020 +0530 
-------------------------------------------------------------------------------- 
1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)

Original commit date: Tue Dec 10 16:16:04 2019 +0100
Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d
Original commit hash: d34bf9f0ef1f10796c7e04b5642c140cc2f8785a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 0b2abf24d2e881348ed941a7d419a2ea83121d93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:22 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakePlatSamplePkg: Incorrect iDisp verbs ids

Change verb IDs 0x8086281A.

Original commit date: Tue Jan 21 12:41:56 2020 +0100
Change-Id: Id1411d8b000f8bc0ed59e2e7b1245573de03e360
Original commit hash: 326a75b4a10e0c843415ee8c0267258b1180a03f

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 62f9067f3b4fdce829c93a865020dd43d929796a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:14 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Convert BIOS MSR definitions from macros to structure format

Original commit date: Mon Jan 13 16:16:43 2020 +0800
Change-Id: I5d4200c55185f8b5abb024d631ddf94c976b5449
Original commit hash: 0f34bc05d90ced89ebc25574b4f5b2a00cba26f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c

================================================================================ 
Commit: 54db4818ef799c637d7e486b3606644e065265d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:31:06 2020 +0530 
-------------------------------------------------------------------------------- 
fix build issues



Original commit date: Tue Jan 21 06:44:46 2020 +0800
Change-Id: Ia3477738e5082556a5e682982338a9bec9476207
Original commit hash: 74dd3d832f2f4f04cce67b5761e3ca1fa23193ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconBuild.bat

================================================================================ 
Commit: 3ea294caf16b2deddd6f780119038cb507c3771a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:52 2020 +0530 
-------------------------------------------------------------------------------- 


1. Created CpuPcieSip16InitCapabilityList and CpuPcieSip17InitCapabilityList APIs
2. Check PCIe SIP version then perform related InitCapabilityList function call.

Original commit date: Wed Jan 15 14:18:07 2020 +0800
Change-Id: I16c3c9069784a45bd86b180a12ee4ff38379cf92
Original commit hash: eb9daa0006223ddda2c6f5395ddfb4d30f3e5224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf

================================================================================ 
Commit: f186db87d9addc8465ace070a66eeec2b0e9d70a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:49 2020 +0530 
-------------------------------------------------------------------------------- 
Critical trip point is not working  in OS level.

When CPU hit the out of spec temperature, the out of spec log bit causes the infinite loop.
BIOS should clear the out of spec log bit accordingly and end the SMM handler so OS can take
the action for critical shutdown.

Original commit date: Mon Jan 20 11:53:59 2020 +0800
Change-Id: If565ee0de3b52b73f1c390549d435b9760a4f0de
Original commit hash: 8ce4111bf61c4dd4e4338cf6887c6bbbf913c637

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h

================================================================================ 
Commit: e0329814c784b0890144fc51177a198e37e79fdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:46 2020 +0530 
-------------------------------------------------------------------------------- 
Fix: Hang at PC 0C15 with 4 NVMe devices connected

Original commit date: Mon Jan 13 15:28:25 2020 -0800
Change-Id: I67c0eea679424cfedbabfb7fec1cd11cba999817
Original commit hash: 0959727d7faf08b45db7c8238298bba07363f987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: 266f8de5823642b2b697d78735e3426da71cb7d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:41 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS Guide updates

Update of xHCI programming to align with BIOS Guide v18 (rev22)
and v19 (rev5).
Disabling Short Pkt related to XHCI 1.0 Errata-14 changes.


Original commit date: Tue Jan 14 14:06:16 2020 +0100
Change-Id: I919024d1a95ee606a0d101e04323165515c2cdcd
Original commit hash: 7e1d2da00104a4dd54bef41d5f8ec48da3b77562

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: f9058f364e4c7e381fd18d46d7001a4b4462fdf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:32 2020 +0530 
-------------------------------------------------------------------------------- 
Fix PCIe controller configuration issue

Original commit date: Mon Jan 13 19:04:44 2020 +0530
Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726
Original commit hash: ea8e363e3f7ae3c5a307cf2822cdfaba011a43da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 080dcad2ad424aaa260ae909c2fca04f8cd7c9f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:21 2020 +0530 
-------------------------------------------------------------------------------- 
Fix build issue


Original commit date: Mon Jan 20 10:12:49 2020 +0800
Change-Id: I29f7d296258e3fef0896672aa0699be42593ab48
Original commit hash: 688494ea68ad1646b0cc84f9868baa7d00d336ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 05c1fef98851a3635263e1f012b9b73704611818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:19 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2041_01


Original commit date: Mon Jan 20 17:35:11 2020 -0800
Change-Id: If9d29f97013190f7a442c367522b7975a36a3289
Original commit hash: 54d21487ab3020effcbe769236889d6f32f4fe5c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee32813ba619f13e6a6e29e5d1228bdd42b90844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:16 2020 +0530 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
 Step 1: Remove the libraries and headers which are not using.
           BasePchTraceHubInitLib, CpuExceptionHandlerLib,
		   PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h

Original commit date: Tue Dec 31 16:03:55 2019 +0800
Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8
Original commit hash: db878e367eb3e42ef4e5ff32632cc04d57b8b939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit.h
ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: 399a74bd3abb1063df6b5106fa5c9acee8f70f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Jan 20 08:58:08 2020 -0800
Change-Id: I7febda6f69faa5bf7c56e52ac6f1e031dc9aa812
Original commit hash: 025bf376df8a57a2002f021b8085b8d374e981b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: efadd7039d72fd7e22df989b1eee3dfbd20da647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:30:01 2020 +0530 
-------------------------------------------------------------------------------- 
Fix client platform X-COMP 

Original commit date: Mon Jan 13 15:51:22 2020 +0530
Change-Id: I834f99ac60f7cc33b6ba5261ad18ee8bf13ce977
Original commit hash: d5138502345cace86e04ec6c399e845b3ea1a065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c

================================================================================ 
Commit: 7b359be9f2217ca3f6a990475c297dffdfe97b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:59 2020 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS settings are not matching with BIOS writer guide


Original commit date: Mon Jan 13 15:47:15 2020 +0100
Change-Id: I91f64cf39b991eb2ddc0964160c4f16aa537b2fc
Original commit hash: b1b2f183f159689196581149747df017fb2393e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 38c13837cbbcaebfba73e6911132fbb42ecc535a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:56 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version

Original commit date: Mon Jan 20 05:53:34 2020 -0800
Change-Id: I1a300cad117cbca92313ad52672ec08c518e9453
Original commit hash: 063df56c3f433e575c25aa000d85f9beec6f0e12

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa216c50a7b632e975458c0eb80cadd5f2717bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:52 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: SNDW1 and HDA is muxed, so any one of them should be enabled by default

Original commit date: Mon Jan 20 15:23:40 2020 +0530
Change-Id: I52b1b8eeae87ea4ad27948b841c185f751bb12f4
Original commit hash: 61991460c520411aaa96777a2b7650ae1d171f16

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 58b6d2cc18d869ec39d6c61428a5e3d60f18fd11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:49 2020 +0530 
-------------------------------------------------------------------------------- 
Microcode update


Original commit date: Sat Jan 18 17:12:56 2020 +0530
Change-Id: Id84c81ac713bb1175a5ba1a5d27f6b30b1cffc5a
Original commit hash: 45ad550af3cbab2c826945e2f6f915411bfc88cf

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E4001000.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 1d66fc47cd3882a14f5f551dcf37d486c1de0751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:45 2020 +0530 
-------------------------------------------------------------------------------- 
Adding ALS support in Generic manner

Updating the HID & DSM info based on the ALS Device type In single file

Original commit date: Mon Jan 20 15:30:58 2020 +0530
Change-Id: I75b62c2d00e92e1cbd00c7ef5c9877f063d84ae6
Original commit hash: 16870733895bb138d829b17b0e208c2f1293e77c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cAls.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Vcnl4200.asl
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: fb04bc1f672bd286c87646a621785b275408744e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:35 2020 +0530 
-------------------------------------------------------------------------------- 
JasperLakeFspPkg: Unhide HECI3 for CSME WLAN Ghost device RCR for BIOS

Original commit date: Mon Jan 20 10:57:01 2020 +0100
Change-Id: I6ed8e044375a00ebd065262ac50ba9fb6123f488
Original commit hash: 6562804aa8b0768eb3b5eca0da9bd0bd5ba0acc1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 7ad1a9725c331e7ae8f4ce374ae32aed2e555e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:33 2020 +0530 
-------------------------------------------------------------------------------- 
PCIe Recovery equalization happens twice for Gen3 capable devices
This implementation will allow to execute the equalization flow based on the max link 
speed of rootport and endpoint

Original commit date: Mon Jan 6 22:23:52 2020 +0530
Change-Id: I101d66cfea02bff2ef3629113cb3b1486fde9c71
Original commit hash: c513fc17b01b0edee370bfc0fa0eb1010f764ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 1a70d4a0b859d42946d029daf4774a9a50c5342c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:29 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update CPU setup variables only if it is changed


Original commit date: Thu Jan 16 15:27:51 2020 +0800
Change-Id: I4639c4787ae943ad1cb449e51e0d465e2b78c7d2
Original commit hash: 28ce2d909e907a4b4e294a001943a65365d5e113

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: dd842c67566c7c7b201b4ae2fe7a21035afed55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:23 2020 +0530 
-------------------------------------------------------------------------------- 
Fix: SSD not detected at boot up with asserted HDA_SDO

Original commit date: Wed Jan 8 17:40:05 2020 +0800
Change-Id: Iec3b3f64472ab32b7901132d76cf610495e218f8
Original commit hash: 26b2e87e11add88e2b6f2cb3b3968c1f07676e0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
JasperLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: 79951d3c199044a972e2d98f0c3feb9e6d13ab41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:29:08 2020 +0530 
-------------------------------------------------------------------------------- 
Sensor driver installation fails as IMGCLKOUT_0 source received in sensor is 0

Modify the code to include ImgClk enabling for PCHN , as JSL+ belongs to PCHN

Original commit date: Thu Jan 16 18:51:55 2020 +0530
Change-Id: I5684e8893a636ef2967f64099aff70d6c0174a19
Original commit hash: da22bfe62b73adafdf38adf55c520288fc7fd428

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: c01f09d790784929012fe3b25d6dc9a282a4524d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:28:55 2020 +0530 
-------------------------------------------------------------------------------- 
Fix AMT USB provision issue



Original commit date: Fri Jan 10 01:15:37 2020 +0800
Change-Id: I4f576559d91ea329d4d79dca915cd9ca9185cc59
Original commit hash: 5e43df012a2e343bd1aa0b934342a6795230d74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: 787f5826dd87f2bf4099df4a54c706f5004e8f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:28:52 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2037_00

Original commit date: Sun Jan 19 17:41:23 2020 -0800
Change-Id: Ic519ce515085e9a1e426b9fb98051590d08a609b
Original commit hash: 15fca6d33426691cc3c4e5d09e74b1de35bae355

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d50106eb6a39839b9f36237467ee66822745877e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:28:45 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sun Jan 19 09:01:04 2020 -0800
Change-Id: Id1fd28ea97b724834cb2e089c6cd044e9e623dae
Original commit hash: 0f8cec0bc1f246cbefaf2694321b8e0f42b7858e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b6e06f18788a8848d9adb433ba09133c3c6d1573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:28:43 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Jan 19 08:51:40 2020 -0800
Change-Id: I1f698bd1757fcdda88eb18b6e6c6972540b447e5
Original commit hash: 4b4d8f636b6f9b2122877cc294b3579fe197fc4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: fa52983f28646740943b49b0779ca47a1e27c67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:27:54 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Jan 18 08:58:10 2020 -0800
Change-Id: I33be05d14cfa032e20eeca9f217b9329a352251c
Original commit hash: 1fe1f5b2935a13fd9d5acb4848f537bc3f641027

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 18bc27c29e10a33ccda687a4844892da8bab319c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:27:36 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2035_00

Original commit date: Fri Jan 17 17:34:02 2020 -0800
Change-Id: I339e7bb238b34dd805c7a8c9dcc0825ee375531c
Original commit hash: 67bfd2b9d6c5cbdb79cf34b955d0797e76cf1f89

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d9a457b5a70cf49781a7fec331aacbc9cb71519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:27:23 2020 +0530 
-------------------------------------------------------------------------------- 
Added missing Pcds for Second Uart to be initlized in FSPT/SEC phase in SamplePkg.

Original commit date: Mon Jan 13 14:29:09 2020 -0800
Change-Id: Ied354eb99cdc4c1b201073b2c957db3ba234edcc
Original commit hash: 0a83284a6b645a353f1ae666c4651418bd7afa22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: a97e6915859442f40b794fe3e739c206b1de8fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:26:47 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Jan 17 08:59:01 2020 -0800
Change-Id: Iace61470f73208a634f5439c99c97d800e89b934
Original commit hash: 6225b3771e083c1673f001d5952585a8046ffc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5d9e4f7eb6d4b5803966e3d53418bb8a83c6b6b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:26:36 2020 +0530 
-------------------------------------------------------------------------------- 
Fix incorrect MSR access

Original commit date: Fri Jan 3 23:53:49 2020 +0530
Change-Id: If1f2fd6027e3ff911d8f6d90b9ff622354aa63cd
Original commit hash: 910570ee2aa5f14aa03cb1e79b869238ddc77f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 8ea401b0daa01c07e1ed1d6401bce4b321a09e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:26:26 2020 +0530 
-------------------------------------------------------------------------------- 
Extend DekelInit function for all RootPorts

Original commit date: Mon Dec 16 15:53:49 2019 +0530
Change-Id: I1e7d3759ce3126f994925102998d95e8deb50e9f
Original commit hash: 3d9826a49e5f9304d74e11965ea1836f480a34e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 8d36ae1756ffdc671fe805eb694e476fb14cb196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:26:09 2020 +0530 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S Part2.

1) Add DP-In Init and Policy Null Library.
2) Add Dp-In Config Block addition code call.
3) Include DpInPolicyNullLib for all Produce DSC file.
Note:- This Code review part only contain C1S related code.

Original commit date: Thu Jan 16 15:31:23 2020 +0530
Change-Id: I7333ff25df51698c9f57cabe6d8874bd7ade19a2
Original commit hash: 302fa15934236f057204e07bc38055d2c58cbc32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/JasperLake/SiPkgPeiLib.dsc
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: b9e8094d4e7354ed9477c5e1162984e01d2cf430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:50 2020 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Use right string type for CPU info



Original commit date: Mon Jan 13 09:59:51 2020 +0800
Change-Id: I7ad030e548a2cfa584d418a726ece7587a6c63f6
Original commit hash: 8ab9fb5a6a328f500c75e585b8193358ca71f8af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: da071d32e8fe475e275ec6edeae121a7762d3674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:43 2020 +0530 
-------------------------------------------------------------------------------- 
Enable CRS for both CPU and ITBT PCIe controller

Original commit date: Tue Jan 7 12:26:15 2020 +0800
Change-Id: I26ae201d3be6a93be821b430fc8379daa401795d
Original commit hash: f3429e16ee7e485ee6fd9ee4e9f389536e6b865a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: a55c940d2befa455d52eddc183efa6686cf80b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:38 2020 +0530 
-------------------------------------------------------------------------------- 
Disable CtdpSupport in peicpupowermgmtlib
- New add policy to apply TDP based on non-cTDP or cTDP configuration

Original commit date: Sun Jan 12 22:54:14 2020 +0800
Change-Id: Ice7833546978354355d0c8d7c8beedaaed14689d
Original commit hash: 9530b1be18807e06785d4b766b15515aed013d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 66982a21f17b36d2507c00076b8ce07a269d3318 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:34 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format.

Original commit date: Thu Jan 9 11:14:04 2020 +0800
Change-Id: I768fb47a0de3e1349a804f94a7f2e3f8c50e98c6
Original commit hash: b7e7f659dc0a34ffdc3e69bb0c06964dd53efd3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c

================================================================================ 
Commit: a4bf56ec856602e70739851c07a150e3fa1098ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:30 2020 +0530 
-------------------------------------------------------------------------------- 
Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR

Original commit date: Wed Jan 8 14:13:40 2020 +0800
Change-Id: Iba4902b9741e5b3030e827e60009892f90d18dfc
Original commit hash: a9b47364859e05ddec94aefde065c107e7ec7e88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/JasperLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: c7a233baa4b781696b9573da2588bdc8a68237e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:21 2020 +0530 
-------------------------------------------------------------------------------- 
Optimize CPU AP ASL code

Original commit date: Wed Jan 15 17:22:13 2020 +0800
Change-Id: I41c7d51c3440cbb476fec00a24a562ee7674b6ee
Original commit hash: b78cb0eed85ae0f066771f94dd2cb4aee69f4d10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 3b1e53721904a157f870d4059e363ccf26edffa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:11 2020 +0530 
-------------------------------------------------------------------------------- 
With client platform PCH, No core C-states or PkgC states are seen on platform
missing Hard coded values for S sku

Original commit date: Thu Jan 16 16:44:10 2020 -0800
Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914
Original commit hash: 445b5d4147156c025342cec48ef9d928a6c7487d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 29c4f399e31820f8c86ccde82b79fd75293dafcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:25:06 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version

Original commit date: Thu Jan 16 17:33:23 2020 -0800
Change-Id: I7603749273ec713b81e539c4f94a22c6e385b165
Original commit hash: 48ca323627868c93b410c94cd183145395d493a6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a18e73c8ef51df1ce178701a1ca22933595be42b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:24:09 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Jan 16 09:01:15 2020 -0800
Change-Id: I2eff964cc45488bf916aa8f1ab6fde610f06812b
Original commit hash: 6342afd165d528cb56948b97ca1179d30d7b9837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c772c27875d91a22fb9228f227c25b64a66925a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:24:07 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Thu Jan 16 08:52:38 2020 -0800
Change-Id: I0906b19e8246292ee9a0a7e5c9b51ff5b2aea3d8
Original commit hash: 9403b6bb6eca90a65e18085623038ca0fe0cdc12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 90644b7e978d98f1e05891d944e863dc11cda84e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:43 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL REV2] Disable Serial IO I2C1 controller as default

Original commit date: Thu Jan 16 16:54:58 2020 +0530
Change-Id: Id16178ad2a4de975a7e538209a56855e4997ee31
Original commit hash: 9dbc6e75bd364c666a98345534653fcca875f15e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4059fce167b721c0d9761825f5c8de8dc3e25758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:37 2020 +0530 
-------------------------------------------------------------------------------- 
[DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.

Original commit date: Fri Jan 10 17:35:03 2020 +0530
Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79
Original commit hash: 7262e815c3343b6cfdc0f2b93aa067ce1839d6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1a84ab83701d1884810623d60968830f3b1cf024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:33 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add function for writing SATA SIR registers

Original commit date: Fri Jan 10 16:52:13 2020 +0100
Change-Id: I51fca35ed084f341a4bf34545c431af06107c1a9
Original commit hash: e962336fecb2ef2fd439ae516dc6d5370c8ebcfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: ee4a05237012b4e25a58b7e8aa457861b8fd7bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:28 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2034_00

Original commit date: Thu Jan 16 01:51:52 2020 -0800
Change-Id: I56267da8401fda68e610696d211feeb0ba5e449e
Original commit hash: 0f4aaaf6f013d896fa4c851935010da131d5d267

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 764177131379b1a8c5d7779e4d601e838fec61f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:26 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Camera configuration for IPU driver query.
Solution: Add DSM to report lane used and speed of each CSI port.


Original commit date: Thu Dec 12 16:34:57 2019 +0800
Change-Id: I986658091552e176692e16af48ec6ea63a6ab14c
Original commit hash: 891756caf5d5598cf5dba0fde67887ca1049d814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/IpuConfigHob.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: c3e3d389535e4db4090868e00623e3b81a5537f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:23:23 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Setting Pinmux information for both DMIC ClkA and ClkB

Original commit date: Wed Jan 15 13:28:12 2020 +0100
Change-Id: Ic1b8e91231d272ca480cc3178195ae20b1152d98
Original commit hash: ea754879cb19376f9581b29f9b29da5e2b8ff070

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 0e6d1597b6ec6f5e881f3e4b778ab0376ecd2b53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:57 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2033_00

Original commit date: Wed Jan 15 17:39:04 2020 -0800
Change-Id: Ic9701f3359a956b027607fc286c8f1c01a997aa8
Original commit hash: 5ab99a4ed384842988f1b911699f55177219d0e5

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8af1fbc6470c06a46d7a6aa67411a2cd2bd85373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:52 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Convert BIOS MSR definitions from macros to structure format.

Original commit date: Wed Jan 8 13:28:25 2020 +0800
Change-Id: I9bac70699a5aa84fdcf2920ac2b270af2a208034
Original commit hash: aa50dda317df57bcd017e7dabdcd9c1c61df26b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: d640f0cd32c129a1b97f76c7e8db26ff26baa6d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:37 2020 +0530 
-------------------------------------------------------------------------------- 
ISH Is Not Enumerated in Device Manager.

Original commit date: Mon Dec 30 15:23:22 2019 -0800
Change-Id: Idf33bf2520abcab72765cef1c1a7f41f3daa5460
Original commit hash: dbe3c776c5729710fba4ddf31cbfbb365b256a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 99fd93773407a217b9ad72c9873509a000d075cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:34 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Port2 type-C shows high speed instead of Super Speed
Solution: SSPE PCH_H_V18_1 need to be programed based on lane ownership of USB.
SSPE rest needs to be programmed based on USB 3 port count

Original commit date: Mon Jan 13 14:39:50 2020 -0800
Change-Id: I47a073bf11d43f3cb67943b339d7967db7e1c8e5
Original commit hash: ab12deccd64cbcd70de4fbdaac901e1919b22332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 2583d0e8f8a142337582ec620c7ffececceb95b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:20 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Jan 15 08:58:48 2020 -0800
Change-Id: Icc5232dbe3227ea3e2e14ce314fcc0f21557c650
Original commit hash: 4c13251f67c6ced674303cacd76af1862fe11067

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 357ba6c1a1d773e17f612d0825e1258cbb289df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:16 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Original commit date: Wed Jan 15 08:37:50 2020 -0800
Change-Id: Ie387e8f0b9eb2205cace11200d9c0e3e1b2f6889
Original commit hash: 2f5d336210a25e4b5caf8fb970256885e0944096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 76c1bbb348baa68b1ff77a62dffe53a7a99d94e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:22:02 2020 +0530 
-------------------------------------------------------------------------------- 
Description:AVX Voltage Guard-band override

Original commit date: Tue Dec 31 15:07:18 2019 +0800
Change-Id: Ib03de549fa94c378999a366c15b6a5135f09b02e
Original commit hash: e51c05d358f15e1ebadf6bbdc913b27c0bf966b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
JasperLakeFspPkg/Upd/FspmUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/Setup/OverClockSetup.hfr
JasperLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 8a5445c1f3407b9e45ce275a1f67b85424e98634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:51 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Exhibit SOL when ME is provisioned only.

Original commit date: Mon Dec 30 11:01:25 2019 +0100
Change-Id: I9e74bd4e1e48e3cefc19b65c623776e89278c3c6
Original commit hash: a93cd97c6002fed13c004e5e8f0c9b83dd8784ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 3f9483c92180025625ce7c3d04f9a6655913e1f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:49 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Changes for ME-BIOS
Solution:
1. Removing remaining definitions for iRC support code
2. Fix pointer usage in HeciControl

Original commit date: Mon Dec 2 14:10:54 2019 +0100
Change-Id: Id57438b0f3fc13bfd0fc97ea42c4da3f8936906b
Original commit hash: fa78cd239f12597246aca19dca31d9b19ad25d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 6c8210e8285fac1f233d2e221d46d4d8cbcc8627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:37 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Enabling SW to write USB3 PORTLI and PORTSOFTERR

Original commit date: Thu Jan 9 17:16:47 2020 +0100
Change-Id: I5bc93cdc41477fe58c03fbf1a6444fd571caddb7
Original commit hash: a51a6c61be228e66282e1efd7ceb2b6e2735d02f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ac6fff4f07f96bc912505b6d777074540a334ccf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:34 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix PCIe registers initialization

Original commit date: Tue Jan 14 11:06:26 2020 +0100
Change-Id: I6b3d4ef58c2406db2b2ffc7620f7e0847f1ea17a
Original commit hash: dcbd55eb0e17780823c88e925c861e4c86ca5777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: d0aed4839591684a625255c743c2aa2df5573f95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:32 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Restrict SATA initialization after disabled.

Original commit date: Fri Jan 10 16:15:11 2020 +0100
Change-Id: Ib7117d48e1332b440c10ee6151ba84610600193f
Original commit hash: 0b29c49ccfc47610fafa0d343f8264d5ad661052

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 52d6b17ac740e1ae40aac8dc61d4a6b4a4a71a95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:20 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Setting Pinmux information for both DMIC ClkA and ClkB

Original commit date: Fri Jan 10 13:40:45 2020 +0100
Change-Id: Iae6f9ce3cfb6bfaa0ccef884f6dfc1e4458c5bfa
Original commit hash: a8ae69b6f45c8ee8706732183d05e9a59f2285d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: a5b52f8710e247b65b6e875fbc21fecab9ec510b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:21:15 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Fix GPIO change for HDMI HPD.

Original commit date: Mon Jan 13 18:41:19 2020 +0530
Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e
Original commit hash: f13b6b19d7f00c0a1c60145e7b212d22bce53f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: d2d5ebc1eee69d914675b69ebb8f082936344874 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:20:54 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Change USB4 HW controller VID to 0x8087

Original commit date: Tue Jan 7 17:36:35 2020 +0800
Change-Id: If56ae1692805332a3d160d34522b86e56b44a386
Original commit hash: e97e5392fe55fc8b27c453874b07f98971697639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: c87e00188ab95d635dab9046838571425f8e5137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:20:40 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2032_00

Original commit date: Tue Jan 14 17:35:59 2020 -0800
Change-Id: Iaf20d49d33bcea7f1c2508f6d15e3c3c5fb7b778
Original commit hash: e13a88188a4f53a9a281999264c36a7a8fc9317e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 50f70d8fd2c6968bca268762deb171cdc58de604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:20:19 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added FIVR RFI freq support for 38.4MHz

Original commit date: Thu Dec 12 14:04:26 2019 -0800
Change-Id: Ie8db356426b8d0bc01a3ec732aec072d84316cb4
Original commit hash: bb6511b1aed7c421a9abe30928eea4738d38e77c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: d9d9e6d41cd0078ef56d169a48ff479d78757c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:20:02 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Jan 14 09:00:32 2020 -0800
Change-Id: I8b0275b77f72735ce978b8c645920aebdd9a0de3
Original commit hash: 2d50f641792add1c3d26eb81312f2a914dfbc37d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 93c7cf025b67339e99796ab00b8db0501b4639f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:19:47 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Disable port reset messages in the PCH USB controllers for non type c usb ports.
Solution: Use policy to setting USB TypeC port map to USB 2.0.

Original commit date: Tue Dec 24 13:38:51 2019 +0800
Change-Id: I94e5bef2ca5f42105ebcd7e27e269b1ea2f7f118
Original commit hash: 17db79e8b213205972be88833957b8533957c6f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
ClientOneSiliconPkg/Fru/JslPch/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: 16630a6f412c7ea7d9538c4a20a183370e33ce74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:19:42 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Enabling HDA mode by default.

Original commit date: Tue Jan 14 14:49:52 2020 +0530
Change-Id: I19fcdd2d8d44d3491b6d4bdff72515a43dc84fe0
Original commit hash: 886019b333e4fbbb270853ee097bf6f1c154a199

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 5b2b7f2e09f45824ac874e664f55923fd494ff15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:19:39 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Add pch clock source setup option for discrete control logic type

Original commit date: Mon Jan 13 14:48:05 2020 +0530
Change-Id: If4f193a3690d8410ca8684e808e517b1433b0a23
Original commit hash: b4a7b3e9159784ead06d0a37355df5ddb37f4ce0

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3b5cedad058f2dd981905553f34fe28d26219387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:19:22 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Implement PCIe Gen5 EQ for SIP17 controller.

Original commit date: Wed Jan 8 17:02:39 2020 +0800
Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8
Original commit hash: a8dc519622c864a3c0cd4477eaeb2f79d2a84210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ade2e1f6bab09675a24089179ec848bd96631b26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:19:14 2020 +0530 
-------------------------------------------------------------------------------- 
SaPlatformInitAdvancedDxe should not use Intel Setup Variable

Original commit date: Thu Dec 12 11:52:29 2019 +0530
Change-Id: I369191c68d3864f78f2a51428ccfd0fc5d10ed92
Original commit hash: 3e77d9795b1b127a3c97d3871db44d7943ac5a21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 29b7ed43e4f36ec6b25d176e290e431af0b2b2fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:53 2020 +0530 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox typos fixed

Original commit date: Mon Jan 13 13:46:16 2020 +0800
Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b
Original commit hash: baa1d460127afead740a8993521bd0cf471911d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f156541c2738bbb7379d153d4b3f7a7b4d800572 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:42 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove BaseDebugPrintErrorLevelLibCmosPcd

Original commit date: Fri Jan 10 14:50:16 2020 +0800
Change-Id: I8de1776d62d5116bb77f7b0df1f7ce92e394b2b2
Original commit hash: ff2e0784f0c738536e3b009b9eb26a770b47f41c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.inf

================================================================================ 
Commit: 8bcc9ba49b16c4ad87a9aadec8259a7c01db0da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:37 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2031_00

Original commit date: Mon Jan 13 17:37:14 2020 -0800
Change-Id: If5bfd5a3c7ee7a23d189a666b4a15db967e16c43
Original commit hash: 7971e8e186363b9388073173c5e018e1f24d7e39

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 406aa97e88e9c5d8807781bb6cfe8613878b0a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:29 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Restore MscnBar/Size of CPU TraceHub while S3 resume.
Impact_Platforms: TGL, RKL, ADL, JSL

Original commit date: Thu Jan 9 11:12:01 2020 +0800
Change-Id: Icb6d54fcdbc9c69b9168a95326d4ed7f8a7d9bfc
Original commit hash: 4406e95971f9d141a830d5f90fdd9102b1e73808

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TraceHubDataHob.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.h
JasperLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3ffc1d7e9b0d119bdf0501a53fcf6a041624a416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:25 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fails on write to powerLimit MSR.

Original commit date: Fri Jan 10 15:53:15 2020 +0530
Change-Id: I67d0fdc71b15b0fe7a195e0743bdb5fd8776f86e
Original commit hash: ec19e1aa5cc435857ed7337a5334513af03f41b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h

================================================================================ 
Commit: 591c161d5fbf3bbe3440c0dccaa866839133a4a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:12 2020 +0530 
-------------------------------------------------------------------------------- 
DPTF PCH FIVR RFI/EMI ACPI primitives are failing

Original commit date: Thu Dec 19 16:05:30 2019 -0800
Change-Id: I642b7f51c4961b2be6dceb6d09e4109e5d5960ad
Original commit hash: fba4a610584908ec12ee1626fcabddb772451cd1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 51eeb8be7c082a82fa9c8bd0101a32f4e4d46c3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:09 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.

Original commit date: Tue Dec 24 10:06:27 2019 -0800
Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91
Original commit hash: 46437c93ec04b8b6d04c2569ed0a3da9d67b3dbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c

================================================================================ 
Commit: 8d3f6f2eee1b1c6edec736146949f33adce66e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:18:00 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Jan 13 09:01:04 2020 -0800
Change-Id: Ia28dfcb357a37223ff21a2bf3ef4b75fadff4bd4
Original commit hash: 0cc404adadf26ac348ac282689253de975ef91a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f2e8535ee75be1e1503d8184691305e73fb3ad55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:17:58 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Update for USB Controller Initialization. 

Original commit date: Fri Dec 20 14:03:52 2019 +0100
Change-Id: If2099fae7ec89aab4b62baed6b767cfae5c34c5b
Original commit hash: 8862e9f5013031deaef17b2bea216dfdbaa8e00b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 8220ce30b15ffc7b8e9324371c1b4bdde7360d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:17:30 2020 +0530 
-------------------------------------------------------------------------------- 
Fix File Headers

Original commit date: Sun Jan 12 08:49:48 2020 -0800
Change-Id: I69d2164ada523b61056148fb922ed98bd34d5068
Original commit hash: b232aa93ce836e374e0c1c39331641a820a20528

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/Guid/AcpiS3Context.h
ClientOneSiliconPkg/Include/Guid/ConsoleOutDevice.h
ClientOneSiliconPkg/Include/Guid/MemoryTypeInformation.h
ClientOneSiliconPkg/Include/Library/CacheAsRamLib.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/ResetSystemLib.h
ClientOneSiliconPkg/Include/Library/Tpm2CommandLib.h
ClientOneSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetNotification.h
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Include/Ppi/TpmInitialized.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetFilter.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Protocol/SmmVariable.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.uni
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.inf

================================================================================ 
Commit: 5926bbbb5048f3e719e0377d9b8d018f5b5cf4cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:17:12 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Removal of Legacy BIOS support.

Original commit date: Tue Jan 7 15:36:32 2020 +0800
Change-Id: I3600b15ad97cca5da99e25d44d07493d638edd58
Original commit hash: 72b2bac6d0fadbb282d5011c0eb8b9c968cc1951

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5aaa457cd64a70d4d4375a638b87689dd6022620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:17:05 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix HLK TypeC port number failure
Solution: Update PcdXhciAcpiTableSignature value for ACPI table rename.

Original commit date: Thu Jan 9 19:31:24 2020 +0800
Change-Id: I8320055329797e49e7fc10e81b18af62ae321ee0
Original commit hash: f96aa978ff7dcac397f7943dc605fc699d2865eb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: c3fd59faa634fee4626b9924c435d7567b69cb51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:58 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove BpmGen. 

Original commit date: Thu Jan 9 18:26:01 2020 +0800
Change-Id: Ib85bbacc98d468a7eb8bba5915dd892a511a239b
Original commit hash: cc5cbd08c2d070620175d80f52451c23fd9d46c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen/BpmGen.c
ClientCommonPkg/Tools/BpmGen/BpmGen.exe
ClientCommonPkg/Tools/BpmGen/BpmGen.h
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile

================================================================================ 
Commit: 830fdbb3ff4bc2311551fc2d02432816931c5c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:32 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Renaming the folder.

Original commit date: Fri Jan 10 09:48:56 2020 +0800
Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0
Original commit hash: 18fc3332e2e18624ec0e498bb0f20aed312e0810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 36b94dc9e47b44b5a0e2e54c6b094259b6f1d682 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:23 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2027_00

Original commit date: Sun Jan 12 17:36:46 2020 -0800
Change-Id: I716490da587584497892be814a63ebe3ce9d5837
Original commit hash: 1fecd9b43fc4f98e37616512dc5b5c08ff712cf8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09508b8e667f4c1ddb76c88bd80ebbb7973bb194 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:17 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Jan 12 08:48:26 2020 -0800
Change-Id: Ia8ac7fb820ad4a0be64864ca701468bfc7dfee25
Original commit hash: 27e05a364e7478ce83445dd3eb292a1208369461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: e751c55cda9439dbf46485de1db5d977666d6a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:08 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2026_01

Original commit date: Sat Jan 11 17:42:44 2020 -0800
Change-Id: I01a3e08b2d121b16f213bf29945abaf6f9afb59f
Original commit hash: efbdadbde0dc9587c56aae591ae0f217e11506d6

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40259ebc26f6b6fef6629adbf979d8f13313688a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:16:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Jan 11 09:00:57 2020 -0800
Change-Id: I6e0a634a0a16bcb9bb08ed862e194ff9c8d776bf
Original commit hash: 936b5523c644756e966cdc9d41d0fb5e08ed6239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 88387ccc59af4c9f989473c7fdc3c5c7cbb5e04f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:15:56 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2026_00

Original commit date: Sat Jan 11 05:58:10 2020 -0800
Change-Id: Iea7ade484f1e0991a2583f86c882407a08ea3109
Original commit hash: 95d3a26277f7fe3f4e19bc8984d306939bc9aa44

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dd78e568ee2fb7a8044ccb4c1e6c36966aada355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:15:54 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][ MRC] Update the Dq/Dqs Mapping for the JSL+ LP4 board

Original commit date: Sat Jan 11 01:54:51 2020 -0800
Change-Id: I4c3e76585c8d539e4526669eb359438dd5a03a16
Original commit hash: ad06af49913f5fdfb61afa1c0c7dee3951ac28c2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h

================================================================================ 
Commit: bc7f2937c6895cfe2a4f412abcdb6935b3d3e515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:15:45 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2025_00

Original commit date: Fri Jan 10 17:35:14 2020 -0800
Change-Id: Id78ed88ec3edc503a44283f6c654655200954a33
Original commit hash: 26e3cdffe349187d336532f185f6565081fb3041

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2e2577187476f1a57c0b05bebb0e19d9922f157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:36 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Configure Power Management in EBG

Original commit date: Thu Jan 9 14:48:18 2020 -0600
Change-Id: I6e83ad54adb150a307c068cba7abefb845b051a1
Original commit hash: 98fbdbef04dadc6deb5dc5cb03993bebbc608f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 1a92607843368f228737c939605610e2e0e275bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:22 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Don't support legacy BIOS.

Original commit date: Tue Jan 7 13:18:25 2020 +0800
Change-Id: I1021424e144bf060066f417fc02275395091af20
Original commit hash: 6ba109e8414eac8f1557d39b3b19beed9bb7f7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/ThunkLib.h
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/x86Thunk.c
ClientCommonPkg/Library/PeiDxeSmmThunkLib/PeiDxeSmmThunkLib.inf
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/x86Thunk.c
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: a8fd686a300bd0e62caa25a0d2e6d53c05cd4183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:18 2020 +0530 
-------------------------------------------------------------------------------- 
Update Flash Descriptor Index for Flashmap 0 in SpiAccessLib Library.

Original commit date: Thu Jan 9 16:50:04 2020 +0530
Change-Id: I01cdbba7d16ccd35150e515800c218bc5cdbc982
Original commit hash: 3d3f2345e44e1e4114f9d26573a70de1f47257e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: c6658cdb0bac2297b2bee9c84dd23cbff1b0ecea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:16 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Fix to select right set of SPD SMBUS slave address for DDR4 SODIMM.

Original commit date: Fri Jan 10 11:56:01 2020 +0530
Change-Id: I67fb0c507e38d91936530134da8e3af59a857e32
Original commit hash: afcbbc8a196b8b19a4a00e4f10d5d5027fcc87e1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 4da11ac46a2fa657ee4af8c0b7af3fe6089dee6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:14 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Original commit date: Fri Jan 10 02:02:31 2020 -0800
Change-Id: I7bae97a76209347d6f57e76352b0a64d45a6b1a9
Original commit hash: 2e1373c5b92b78d9341809569ddcdd109c1f59d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: 4d90c66915fb898b6ec6f9be61a61c4fed4516a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:09 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Remove extend CSME Measurement to TPM-PCR' BIOS option.

Original commit date: Fri Jan 3 16:29:21 2020 +0530
Change-Id: I2c131bbf2b3423f5a96dc737aee7b967e5b7c9bb
Original commit hash: 1be6990da36f69e979284cae19e4fca1602b2646

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/MeSetup.hfr
JasperLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 5337252a17cba57f90c1722a6923dbbfc0997394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:06 2020 +0530 
-------------------------------------------------------------------------------- 

Description: Convert BIOS MSR definitions from macros to structure format.

Original commit date: Wed Jan 8 20:27:11 2020 +0800
Change-Id: I058278e5e7ea84ce79ef00a70c076a91ff034946
Original commit hash: 1fb51615a24e5a574d018327e577af9a5999d452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
JasperLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a19bc61ac033531a2f4278768ed83fe2992fe3ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:14:01 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL] Update Board ID 

Original commit date: Mon Jan 6 17:37:40 2020 +0800
Change-Id: I8dc1810a58bbcefeb1b656f11e73a329a0661cdd
Original commit hash: 20e98a9e8b22ac19e1d694f9c467c667f8d86553

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Include/PlatformBoardId.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/GpioTableJslDdr4PostMem.h
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 4d7c329a175ae6e287f522c453feb5086dbc6ae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:58 2020 +0530 
-------------------------------------------------------------------------------- 
Add error handling when RCRB BAR of PCIe SIP17 controller is not initialized

Original commit date: Fri Jan 10 12:55:46 2020 +0800
Change-Id: Iea0ce772a0d2d7a43d1282ee9e22f5e492ed06fe
Original commit hash: 556c0bc21bf54c39d9634d0a35fc5e33c0de9e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 003f7673022076bd63a6fa895eca94a42f364887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:47 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Remove Legacy USB Support.

Original commit date: Wed Dec 18 16:15:53 2019 +0800
Change-Id: Id6c31c7a3f5aa950b167ec480bfcbf470f177ec7
Original commit hash: 8c0dfb15d8015f316ad153d38cda5424630b4b5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/LegacyUsb/LegacyUsbConfig.h
ClientCommonPkg/LegacyUsb/Protocol/UsbController.h
ClientCommonPkg/LegacyUsb/Protocol/UsbPolicy.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/LegacyUsb/Setup/Usb.uni
ClientCommonPkg/LegacyUsb/Setup/UsbSetup.c
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/SaPlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: bb0e7c11f80e0a596003f39ebb9a4837d04d9cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:44 2020 +0530 
-------------------------------------------------------------------------------- 
Fix: Hybrid graphics functionality not supported by using AMD GFX cards.

Original commit date: Thu Jan 9 18:38:14 2020 +0530
Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
Original commit hash: d058be4141c4d233f0c8593bbf98801f17a6369a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c

================================================================================ 
Commit: c81505e46a78712c9bd8cf22eb10036bab2dcbe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:41 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code Cleanup under ClientCommonPkg: Remove  BaseI2cDriverLib.

Original commit date: Wed Jan 8 11:20:08 2020 +0800
Change-Id: Ibb1a0f3fbfb0dfd760034bfb59054916b77e4a2a
Original commit hash: 80cb692d3a3e09e45cf66b88b27829fe5b566e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/I2cDriverLib.h
ClientCommonPkg/Library/BaseI2cDriverLib/AcpiFindDeviceWithMatchingCid.c
ClientCommonPkg/Library/BaseI2cDriverLib/BaseI2cDriverLib.inf
ClientCommonPkg/Library/BaseI2cDriverLib/DriverUnload.c
ClientCommonPkg/Library/BaseI2cDriverLib/EntryPoint.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetControllerName.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetDriverName.c
ClientCommonPkg/Library/BaseI2cDriverLib/PciInfo.c
JasperLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 63e60e67841d2fdd0a6ea693d560a173de475bdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:27 2020 +0530 
-------------------------------------------------------------------------------- 
Decription: Update CPU Flag to IsCpuTraceHubSupport() to checkCPU TraceHub.
Impact Platforms: RKL, JSL, TGL, ADL

Original commit date: Fri Jan 3 16:29:41 2020 +0800
Change-Id: I435862f27fca3c66f7301ecf731f3ca45f15128a
Original commit hash: 642a264941b2a8b05890e2f75a13fd46a21c6c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: a2d4c514a2628821a6c9bfe7f74159c7610b106b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:20 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2024_00

Original commit date: Thu Jan 9 17:37:41 2020 -0800
Change-Id: I60c86b53e86ec717f58b8279c4c4370fdb68832f
Original commit hash: 886a802bf50b36f47e49e2afa9a8598bc9a1b000

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1895f8eaa4178fb10596f9d57d9fc1bde8e8e069 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:13 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Invalid usage of static local variable PreMem phase.

Original commit date: Mon Jan 6 14:47:28 2020 +0800
Change-Id: I0d52774830cca50cd10459b577441b0840246315
Original commit hash: ef345c59a0775b6b1bd045f1c2d9edace14102c3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c

================================================================================ 
Commit: 8f5e759e737afcb2c19d835f4054c760db7e1c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:10 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix when disabling PcdCpuSmmRestrictedMemoryAccess

Original commit date: Wed Dec 11 17:22:00 2019 -0800
Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5
Original commit hash: 710c165e19f827e0380fc97d8a50a3b716a8c5fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: 8a1c489c0b96913b65cdb3b79012346c034066ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:13:06 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Add ACPI and NFIT tables for 2LM only mode.

Original commit date: Mon Nov 25 15:44:10 2019 -0800
Change-Id: I38852739ca4fcd3301871feac790a04b1890e8c5
Original commit hash: 97ea61fe40a210fd138cd3b8ccaa00dd6dddd104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: d8b1bebfa1c846b16e6cc89f1687ae9a4b448e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:12:53 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code clean up

Original commit date: Wed Jan 8 19:58:49 2020 -0800
Change-Id: I5b3b11b28d3129abf9c6233f1cbab6dd4a6ed5a0
Original commit hash: 77087420f375368680103622206a18345cbc5be7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
ClientOneSiliconPkg/Include/Library/BootMediaLib.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.asm
ClientOneSiliconPkg/gen_dec.py

================================================================================ 
Commit: 5ed87ec250c69f0df5db301e7f4dbbc6e86aeaea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:12:43 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags.

Original commit date: Wed Dec 18 13:26:39 2019 -0800
Change-Id: Iaceaef0de24aac04450b623bf28951e55dda2518
Original commit hash: 78285cfdaf8a72d72cd174e1a589c497a803a9a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h

================================================================================ 
Commit: 6a158d5bd9245777afa52c38190162dd24946e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:12:40 2020 +0530 
-------------------------------------------------------------------------------- 
Tune WRC for TCC.

Original commit date: Wed Dec 18 17:11:06 2019 -0700
Change-Id: Icb8277486320f277213078154cff650a76dfd3bc
Original commit hash: 8dfe8e0464e0e9dd704ccda0af9d4b0b425357cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 208a8825ce165c03a60ca3b96185b2293b788a55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:12:38 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Jan 9 08:58:09 2020 -0800
Change-Id: I4f225bdcf82e3f9ce69718a7d796657aa760652a
Original commit hash: 8a32fa7506ea563ffc2586bdff1724ad7bb17e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: f524d09cf0f2e655b0a03a2cde5e30d709b56e35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:12:20 2020 +0530 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag 

Original commit date: Tue Jan 7 17:34:21 2020 +0530
Change-Id: I3d7fdea2f13a8a6e9b664dd9f6859b1833b52599
Original commit hash: 4bb75cd8f18f1207e31ee89b162a96fadfab4741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: a170f3ba099698f0816163c3f84430878671ed00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:59 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

Original commit date: Thu Jan 2 13:27:58 2020 +0800
Change-Id: I37379125fb7bb873f68b0630685dd09ebea2f39e
Original commit hash: 27e44e793162108d4edee1f5c04aacafc25a00ea

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
JasperLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
JasperLakePlatSamplePkg/PlatformInit/PolicyInitDxe/TbtPolicyInitDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: c1018f6f20368fcaa5805067c84b14dfd4dd3a44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:56 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

Original commit date: Fri Jan 3 17:09:08 2020 +0800
Change-Id: I6920b8ee642ee796c2998303f20a2138f2483538
Original commit hash: 71acc74aa59c0e4d3f031a4067cb6dafb7c89b9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 26e8f2c5f7512928f32328b806c4d06ee61a007b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:40 2020 +0530 
-------------------------------------------------------------------------------- 
    Convert BIOS MSR definitions from macros to structure format
 - Refactor FSP related modules

Original commit date: Tue Jan 7 15:06:49 2020 +0530
Change-Id: I08701efe3566977dcffe8a24b7347fc85f104178
Original commit hash: f588b9b6d00001d813b0a6b240b8641f16ff872a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/FspInit/Pei/FspInit.c
JasperLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
JasperLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: 2040f293e1d174efae1b22b5224ae9ef3cd80677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:38 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2023_01

Original commit date: Wed Jan 8 17:55:25 2020 -0800
Change-Id: I625ff5b447d6c9bfd7673bbb03b35ea0147c6333
Original commit hash: 713e0f6979b5697df97e0b04419153bf30534db8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53e6996bca3a9fcc6a9fa72d19dbc346d046d968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:12 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS doesn't send "Get ME type" in case of SV ME FW

Original commit date: Wed Jan 8 12:07:31 2020 -0600
Change-Id: Ic05322873babd83d11fe979182c6649a644c4ac1
Original commit hash: 63dd10efbc369e492e61d30db153ccdc39548592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: cd3a5f3b28f682462443f2e7ae024a19f142d431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:06 2020 +0530 
-------------------------------------------------------------------------------- 
Update USB3.1 SSPE register programming.

Original commit date: Fri Jan 3 21:13:29 2020 -0800
Change-Id: Ib6feeafe2a32294367ceb2fce48221049dd3efc5
Original commit hash: 3c000dc9ef27300f2fef89e074c1bc464570803b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: e5ac65d4e3006a89506947ca86c0811cd14b8776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:11:03 2020 +0530 
-------------------------------------------------------------------------------- 
[TGP] Incorrect PID used for ModPhy lane programming

Original commit date: Thu Jan 2 14:17:26 2020 -0800
Change-Id: I4d3ada903d0b7b49d972d05327fcd80204270254
Original commit hash: a9667496b5982d6d7f87af4bdb0883da4f4a154e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c

================================================================================ 
Commit: 7d94a4a93fd6d1d65df2e0ad7f2a9029c2813a43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:56 2020 +0530 
-------------------------------------------------------------------------------- 
[PCH] Updated the DEBUG msg level.

Original commit date: Fri Jan 3 13:52:21 2020 -0800
Change-Id: Ibc4158380c94cca750161386689a43daef4eb979
Original commit hash: 0800af7169f16e13978497bb44738be15e61cf6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: 46fb1dde4a0b178e5c432eef882673fdf0b86af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:53 2020 +0530 
-------------------------------------------------------------------------------- 
Implement 2LM Init flow.
- Program new register for  2LM Astro controller

Original commit date: Mon Dec 23 16:08:22 2019 +0530
Change-Id: Icf7d753f6f49ad84820542fd559a99b56ae5bab5
Original commit hash: c05c6abacbdf01a73382cc2b59a49301bc05b591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PeiTwoLmInitFruLib.h

================================================================================ 
Commit: f1caa3583a2d595e2473ad7bc7c7737cbb911b2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:47 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Updated 2LM-PMEM ACPI DSM pass through command definitions.
Impacted Platforms: TGL, ADL, SBX

Original commit date: Mon Dec 16 13:24:31 2019 -0800
Change-Id: I77f2e868f1333f7b314daa22706f4d83a7814c64
Original commit hash: 3c4ea5009b6dda3464a09250e20eba10fb5aafe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h

================================================================================ 
Commit: dd2f3a0e16d5bfd523e71557b0ed9238d86e6a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:39 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Jan 8 09:00:44 2020 -0800
Change-Id: I6ad90a27b35959d32d634a595aff9e8773c48147
Original commit hash: a9621374e7937e3013152bb47ff38b899c76ae95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4427a91d6840ec6ace8f46ab80232914541cf6ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:12 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2023_00

Original commit date: Wed Jan 8 01:07:51 2020 -0800
Change-Id: Ia38a3f626c6bd4308c8030a4e8474ea0b16ba88e
Original commit hash: 1f43fd453d3e2dcdf49bac6cf9cc5aed76251e58

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 80e07cdf355a00fa28372d56c80fc201f40ab728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:09 2020 +0530 
-------------------------------------------------------------------------------- 
Description:Add new ACPI methods for PCH participant GET methods

Original commit date: Wed Jan 8 13:05:46 2020 +0530
Change-Id: I1c9da30d8b1b09ac646cf598a6659aa4cc73dec6
Original commit hash: 16270699264b211ea90a0a56f98e3e3f117bc26e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 669f16236ec89baa0ac95d26130412e453930b89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:10:00 2020 +0530 
-------------------------------------------------------------------------------- 
Create generic ACPI methods for DPTF participant to communicate with PMC

Original commit date: Thu Jan 2 11:12:10 2020 +0530
Change-Id: Ie44afcf6224dc7b4267f88c6bf55974839314986
Original commit hash: 56cb8ba3893a35f1f727aabf93f5a2f6c21a4c19

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 75de254140e5e367af50751a4a5cbcfa47c0ec86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:09:39 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2022_00

Original commit date: Tue Jan 7 18:01:35 2020 -0800
Change-Id: I9dfb151cd5b462189768eaf2d2e09fd3fbf3cde5
Original commit hash: b2eb53d8f99331f0c588c0d58550a90cdc9184bb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ebe4efd7136fe1c3d0f1c2d4c9f68d31ddde6481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:09:34 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Fix MrcInterface Alignment.

Original commit date: Mon Jan 6 16:51:02 2020 -0800
Change-Id: I267a59f90314bf76dd7cf9e83c96d8c2b7d0ca9d
Original commit hash: 59bba4cea8b039da39b90a5bd2de6e0416ae7bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h

================================================================================ 
Commit: d455de5c4fe68926a3d93be440423d1b492e1706 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:09:26 2020 +0530 
-------------------------------------------------------------------------------- 
Description: LPSS stuck in D0 when system is put into sleep blocking S0i2.0 entry.
Solution: 
1: GPIO RxInversion set to disabled
2:Enable GPIRoutIOxAPIC
3:Align RTD3 with GPIO settings

Original commit date: Wed Dec 18 10:46:44 2019 -0800
Change-Id: Iba9ab6773096eba61a85eba64b6ad3347ebf52db
Original commit hash: 64334cc27f5c7bf80c2d3e02a395742e7b537495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl

================================================================================ 
Commit: 2a9a79886e077356947aed0e5f003166f0e425fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:09:15 2020 +0530 
-------------------------------------------------------------------------------- 
Enable TME

Original commit date: Mon Jan 6 14:00:28 2020 -0800
Change-Id: I55a2bb0910336bdc7fa4d9c1b7da8958c7d303ce
Original commit hash: 9fe41ec7ff2b59ba64dc33e2a9f5320ef26f6518

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 33a297b22f7ca1ec3830a3f1c38b0a0515893adb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:09:08 2020 +0530 
-------------------------------------------------------------------------------- 
Description: USB2 SUS PG is enabled.

Original commit date: Fri Dec 27 16:17:56 2019 -0800
Change-Id: I251c90d866fc9a7f1ee254629960da3b4251eef0
Original commit hash: be2abacffa6e1ec28ba297f35a03f72ea4d4aa95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 686d47c25d2d772b4196b54d5808b0539199f24d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:58 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Jan 7 09:06:25 2020 -0800
Change-Id: Ib55d9a687c9068140fd4df3ea2ad7e7b39ca13a6
Original commit hash: 9ac9d4f294e6e64e650db16c610090924a74195a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 109a83c94bb5ff325600b2c33c7b11a989c72446 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:47 2020 +0530 
-------------------------------------------------------------------------------- 
Description: 1: Enable HECI3 for CSME WLAN Ghost device.
2. Remove iTouch support 

Original commit date: Thu Jan 2 09:38:04 2020 +0100
Change-Id: I9f547bbba1cc366f721cfce21ce72cd4fa82bcbb
Original commit hash: 21956ed8feb0b0070e7c934d286f47c394b96bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: 3e24fc6e94dd54ecb585770c29a8e3940714f694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:39 2020 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update root ports for PCIe NVS.

Original commit date: Fri Jan 3 14:33:12 2020 +0100
Change-Id: I5ceabebfa6eacbdda55989b4a84c92058295145f
Original commit hash: eb3db4b6e4408931d65360cfa7d7fdd55ba877b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: da128af979a691685c5e330bf3d61a300f8d648e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:36 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL][MRC] Update the SPD Address for the EEPROM on JSL LP4 boards.

Original commit date: Thu Dec 19 15:54:22 2019 -0800
Change-Id: I8bebfd90dd9584b0bc4625decbf91dbef3b776af
Original commit hash: a102d3abee30977aa9b4f4573fe356128aefaa64

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 862d006d550bbcc2286e7c06834abb236a19830e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:34 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Updating the typo in BIOS setup menu

Original commit date: Tue Jan 7 15:13:28 2020 +0530
Change-Id: I1183ae7c6955a74a426602c41f6580548b50be68
Original commit hash: 0fb9b6f7a59ca5a78248ce91f3a0e1287eabead0

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 860436f0e6ef655d6bdc032ea12544db0620bac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:29 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG]Enable FOMS debug logs.
Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Wed Dec 11 22:16:40 2019 +0530
Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3
Original commit hash: 16b5cacff3f826b136492f1bfd322f2be14f4381

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 2781fff9cc825bdc7669ca16d235eaa2e1a33a1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:19 2020 +0530 
-------------------------------------------------------------------------------- 
[JSL]: Updating Ucode+Pcode patch e5101003

Original commit date: Thu Jan 2 16:31:31 2020 +0530
Change-Id: Iccd294d960e1d567f888f541deaa349a397f6ee1
Original commit hash: ff12aca93309b99f1d03900647933b3f4e1995e8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m190660_E5101003.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 74ac791908ce6a4eb4ddc6ead08fc5d23034949f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:08 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL][PEG]Program 2LM specific values/flows.
Impacted Platforms:TGL, ADL, RKL, SWX

Original commit date: Mon Dec 2 15:32:29 2019 +0530
Change-Id: I0d70d09f68c9e0ba493de2c0d71e28ea1b28bf44
Original commit hash: 3168aa2de5e24bd17e2b60f402dbfc006a34fa74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6d6da26c1b97883ab08ff3341a022e032b08b9e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:08:05 2020 +0530 
-------------------------------------------------------------------------------- 
[FSP][Platform] PcdEdk2MasterEnable is obsolete 

Original commit date: Mon Jan 6 15:29:10 2020 +0800
Change-Id: Ie3fb86024cb4e05160e1a2f668d7c378708e8e41
Original commit hash: 31a800fdedb3d7c1d51561a042835a892efd0a9d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/prep.bat
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakePlatSamplePkg/BuildIafw.sh
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc
JasperLakePlatSamplePkg/prep.bat

================================================================================ 
Commit: 3f6e45c04f072d7bc4bedb60df7bdb7f8e1b9107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:07:57 2020 +0530 
-------------------------------------------------------------------------------- 
[TGL] Update TGPIO Pin mapping info

Original commit date: Sat Jan 4 02:52:09 2020 +0800
Change-Id: Idd9cc27e63bc254999aec3e10de0de6bae92fe05
Original commit hash: 3d66d60ef6c703ed42a7a5c16a1617fcb3e8733c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 1954da78c8ca6b6b8d9cfb997740654dc090d6ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:07:44 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2011_00

Original commit date: Mon Jan 6 17:35:24 2020 -0800
Change-Id: I653ff7216b376b07da14090ef8a1c74903875920
Original commit hash: cf2801f3e4f3085c1a0f266dd4c87b14a59782c1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1398f3085d8bd46765ab71a8a1a471b5b71c6315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:07:06 2020 +0530 
-------------------------------------------------------------------------------- 
Updated for BIOS setup options


Original commit date: Mon Dec 23 12:31:00 2019 +0530
Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723
Original commit hash: fc433a5aee6386f5fbd6508b3e164998a6b38cca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cc3ec5414a0186d3fde1463e54b3558568c3c08a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:59 2020 +0530 
-------------------------------------------------------------------------------- 
Add API to determine if TSCU programming support for CPU TraceHub.
Impact Platforms: ADL

Original commit date: Fri Jan 3 11:38:12 2020 +0800
Change-Id: If4aa3ee805caf9e02ee6974676aa46852e6b1234
Original commit hash: f0929ea8c8a2579295d4f38e5845e85aa8eb3fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: f396b0c5dbe7d4d4c48d82e94fdfc31fef0b1f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:52 2020 +0530 
-------------------------------------------------------------------------------- 
[PMC]BIOS should provide DSM interface to PEP to query IPC1 mailbox interface

Original commit date: Fri Dec 20 10:17:20 2019 +0800
Change-Id: I487bb5d946084d74d21620c1f8b481c714827cce
Original commit hash: 11d6c00aca2c107a0e62ec3e6dbeef8eba4f49ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: c85c923a9f19336918d3a4d8821b3713e964cef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:35 2020 +0530 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
- Refactor PlatformInitAdvancedDxe driver

Original commit date: Tue Dec 24 18:20:53 2019 +0800
Change-Id: If4608297a5b8d969fe6ba16c0f2a213b1ae560a8
Original commit hash: 3c88a64b0b3fcfca430205b2a24d9f92fc389e2d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 1ede01ede7b2161f954601c9b604c0e9a12610bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:28 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2017_00

Original commit date: Sun Jan 5 17:36:23 2020 -0800
Change-Id: I5387d5535ba5581957496a9f218463475a4d6c85
Original commit hash: b45f30f42cd1e04a322683dd5e651bf3dab9e299

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9e809126970846206e97b5b8e8c744aa73afdea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:10 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sun Jan 5 09:01:03 2020 -0800
Change-Id: Ib0f58710c6b096bc465111a33ed0559448e349d6
Original commit hash: 02242baa891037560838ee830e26b312c02d7c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1bc6fdfc463082f6c7a2c8b5ffcedfac03925f8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:06:07 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Jan 5 08:48:25 2020 -0800
Change-Id: I5395dc87f17b5619ad08cfb41953e693bff897ab
Original commit hash: 78ac62d09a783f5d6ac0f9c9b25bf53a300ad65e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 62dbc5b06a422f7842a96a4ea0b3748b469f4958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:53 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2016_00

Original commit date: Sat Jan 4 17:47:53 2020 -0800
Change-Id: I89931a9742b1dfe755218df90bc9802d3a9d6fad
Original commit hash: 451953d5dd2d222a539ae786c028bbb7803a080d

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 702460b715ee98d96d00a411e23aadf61fed782f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:50 2020 +0530 
-------------------------------------------------------------------------------- 
GPIO renaming

Original commit date: Thu Jan 2 14:07:06 2020 +0100
Change-Id: Idd393f9f303a1a5402eec5a555f74f71ebc55050
Original commit hash: 0890fe2c774d9ecf4acf50796af5099d23427965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c

================================================================================ 
Commit: 90abf22d8a828f9cf1013cefd39ff8dfb1bcab18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:45 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Jan 4 08:58:11 2020 -0800
Change-Id: Idcf0e9589d912f0d6689d2a964783a2f20c562cc
Original commit hash: 97f8c63ea3bf3fc4c8e9fe20eda6138622a78998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 29e75349655859d2f6895d53df9c722bb9ef5fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:34 2020 +0530 
-------------------------------------------------------------------------------- 
JSL BIOS ID update CI BIOS Version to 2015_00

Original commit date: Fri Jan 3 17:33:30 2020 -0800
Change-Id: Ifcca55897c1a4ab0df88ba89d5216cea024befa0
Original commit hash: 0f6cfe49f8e11ce0ba67320de695a07fa7d73cb8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7a879cc4c9e14bfd5287fac83fd86a747ba1947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:30 2020 +0530 
-------------------------------------------------------------------------------- 
Update ACPI HID

Original commit date: Fri Dec 27 15:06:36 2019 -0800
Change-Id: Ifec803fbf6ed784f39e01658cb57ed451c1abfac
Original commit hash: 9dd8421acb2376cf927726ea537fbdf7471a8cf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h

================================================================================ 
Commit: b71fd7ef2555dcdaf966207a4371d41728b22d1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:20 2020 +0530 
-------------------------------------------------------------------------------- 
Value updated for MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG

Original commit date: Thu Oct 31 13:34:58 2019 -0700
Change-Id: I5de7264b00bb4b8775a2995518ac0cf2d33307d6
Original commit hash: 9da7d71504dee4cfb544a732d399216a3432e15d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: b37b859977c6bda55f92e9310b6aa3313e8aa0e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:05:11 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Jan 3 08:58:32 2020 -0800
Change-Id: I64df7d2ce6367eb9cd4bbbb58de53720f6be77af
Original commit hash: e21eeb03cc92447bf7db057a080350395521f57a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6e720733b73f9fc4389100c191ad92af47011be8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:58 2020 +0530 
-------------------------------------------------------------------------------- 
Add RP21-RP24 support in pep.asl

Original commit date: Mon Dec 23 15:52:45 2019 +0800
Change-Id: Id324dd2786448465a3273068179be68f51f58a89
Original commit hash: a5532322943f71f418b7b0a9be6dfd776fd8cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
JasperLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 1a4759f29856985ff3e4fe7a5a10bb9456331f6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:56 2020 +0530 
-------------------------------------------------------------------------------- 
Modifying the code to support JSL  LPddr4 board.

Original commit date: Thu Jan 2 14:57:12 2020 +0530
Change-Id: I279d79ba8ab6f9727a6c37500de71c1ab1614050
Original commit hash: 2552519652caa9456a8440a51905e26fc74ba0cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 99834ff8084700dada98d38262081b13256fa39b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:48 2020 +0530 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default 

Original commit date: Fri Jan 3 11:04:35 2020 +0800
Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
Original commit hash: 3160202a59034abc0dc31294a627eb0a09ba0482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c

================================================================================ 
Commit: 0a2cb6d34dcf26b5ad5bc6fb4ead412185a6d5e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:45 2020 +0530 
-------------------------------------------------------------------------------- 
Enable Intel Turbo Boost Max Technology 3.0

Original commit date: Thu Jan 2 17:36:20 2020 +0800
Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe
Original commit hash: 2234bd7d3e4315e1e150d6759a24acb764963726

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6eb17f7dc0301986756624557da5da6321fdbdf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:16 2020 +0530 
-------------------------------------------------------------------------------- 
Removed VirtualMsrcommon.h

Original commit date: Fri Dec 27 20:07:35 2019 +0800
Change-Id: If0fe8ff06c27dd94701355a1a723a95f60c463aa
Original commit hash: 0846335c2f0461171c91f78a883943a66ac949f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
JasperLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: b46344af8e0509b700b2aad6ce6c6fd7a0d3166d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:10 2020 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit BIOS ID update CI BIOS Version to 2014_01

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 17:37:03 2020 -0800
Change-Id: I9e1a915522c5e82db131f1d47b6f9f57aabf5117
Original commit hash: 5e3f1c2532476d9bfed1465add87d49660a2c4db

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cffbf5cc26d31551f4d5828183dd6fd86c8cb52a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:08 2020 +0530 
-------------------------------------------------------------------------------- 
VBT not supported for Gen9

Original commit date: Mon Dec 30 09:57:56 2019 -0800
Change-Id: I68ff07e04a633b296710da4d7f7dc44260e12129
Original commit hash: 1b84a1d96757c3cf2d41c5ccfb0d3dbdac576dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf

================================================================================ 
Commit: b40a64b2f87db96bac5dfd03a5253f15e1da8df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:04:05 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags

Original commit date: Wed Dec 18 16:40:04 2019 -0800
Change-Id: Ie51a4ae4eda11d9bdb7ce0ca6d45ca2369567d4c
Original commit hash: dfd011ce912af3ed64a418299b806835462662ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 4213927405765b01f8429f46fa3b7eabd70b02f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:32 2020 +0530 
-------------------------------------------------------------------------------- 
The SMBIOS table updated for client firmware

Original commit date: Tue Dec 31 13:26:41 2019 +0100
Change-Id: I04ec7e403b00d5c9d0eedae8d74d7789f2661c1a
Original commit hash: 27bd2dd26111e54276f222b28936fa108012df82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: bec3f07975a53e03683ecd9f4ac07f3d3ef979e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:27 2020 +0530 
-------------------------------------------------------------------------------- 
Modified FET ramp timer value 

Original commit date: Tue Oct 29 10:20:52 2019 -0700
Change-Id: I65adac4450ca1fd067e3c2e9194aa3ed600071cd
Original commit hash: 5fc417178ada0104827a8c41029a403e89e58c40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: c20bea29ac4705380c675b4e94eeb03164b8379d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:22 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Jan 2 08:59:42 2020 -0800
Change-Id: Ibd86f3e743a8c513f9950c8abdc8f7cc565b726c
Original commit hash: f79b70d75ae37c6d371bef1e7cae690fb268c0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1ff4bcef50f5e8ffebec4ea77040437cbeebd1a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:11 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2014_00

Original commit date: Thu Jan 2 04:10:55 2020 -0800
Change-Id: I3d1ebf39f9d9950d2b89bfc8a0f0facd54a916b4
Original commit hash: 17d63a9261083a2c0bf96a54e8f05fee1bbd3de2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1940dfd9bac467cfe35e3d66e6cf31664a7672f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:09 2020 +0530 
-------------------------------------------------------------------------------- 
Updated the configblock of CpuSgx

Original commit date: Thu Jan 2 13:12:54 2020 +0530
Change-Id: If68ad35a52d2ea04f7c21d08d07807b0b971fd35
Original commit hash: ffac97178e9a14c1c1e3199f8f6a97f3cda736a7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 0a9124a26bac54ace8b71949f28940f8ea507d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:06 2020 +0530 
-------------------------------------------------------------------------------- 
Added DP-In support to BIOS.

Original commit date: Mon Dec 30 15:36:58 2019 +0530
Change-Id: I6051bf180a8542b58162f1bde9c79ab86120ee2b
Original commit hash: d70206eea82be98a8a3b31b047e13f92b7e12e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 9e2272f20a30bf79f5a0e75c3010267e7e88661b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:03:01 2020 +0530 
-------------------------------------------------------------------------------- 
Updated JSL uCode and Punit debug patch

Original commit date: Fri Dec 27 17:48:45 2019 +0530
Change-Id: Ifceadb8f8c0421fb91f6e7714ca88daeeb5a17c9
Original commit hash: db40458aaada93f8f0d3a9e24a84873111543efd

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/Microcode/m1906C0_E3001000.pdb
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 582407f7a47c8aac99851ff82f685625c9ab5603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:55 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS shall properly configure Power Management in EBG

Original commit date: Wed Dec 18 17:34:48 2019 +0100
Change-Id: I62b86a073d225608021b1979c656dfcd16b4e268
Original commit hash: 389a965a8538ecd36c85d114d73da1eaa9a8c1c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: 2e6327cf9e6dc3e8a49b58194185cdab68d3dc83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:51 2020 +0530 
-------------------------------------------------------------------------------- 
Legacy BIOS not supported. Reducing dependencies.

Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485
Original commit hash: da0c86ead2dfda4a285e993395feb7995432fadf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 1cbedbb26d7fa484798aa75071d17a6f16de8b7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:35 2020 +0530 
-------------------------------------------------------------------------------- 
Disable PCIE tunneling for USB4 host routers for FW CM

Original commit date: Wed Nov 20 11:58:53 2019 +0800
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
Original commit hash: 215d52268e03ec6009a3456a305a9f92ffd99eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 8f4f02a768e28797fe9da2d79b52e528d77b0933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:15 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 2013_00

Original commit date: Wed Jan 1 17:37:38 2020 -0800
Change-Id: Ia3b43c9fbfc1a37f9c6d4b13a1fb4c906bfd76b5
Original commit hash: 77fed8bf955efbf2e87d751ccec223993d2f0562

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c1ba0f1a0f6f348ad497eeb18770b537f93f1cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:10 2020 +0530 
-------------------------------------------------------------------------------- 
Remove FscpMsrcommon.h

Original commit date: Wed Dec 25 16:30:10 2019 +0800
Change-Id: I464e8bf6deaeab6593bfe1f4c8154c08c9c6e646
Original commit hash: c5058508ed5e6c505657a1c28d1ab13e28f3ed1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
JasperLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 7880f9505d3d72ae128a61d8a6be2d52fe1492e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:02:03 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Jan 1 08:59:46 2020 -0800
Change-Id: Ie55b2c3bf75e64e47eb0f12c42a017580e9c3048
Original commit hash: 0c661f37553204440d0fb9fa0a3e25418aaba565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 42bcc8dfb2c76588b41801ac819032b79feeabf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:46 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1532_00

Original commit date: Tue Dec 31 17:33:32 2019 -0800
Change-Id: I41a4d89734deec869d242e5a959c6a9821c21591
Original commit hash: 0a2ccb8b5dc9f91442ff34f1647832d72665ff30

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ab50303645c0355054e7b5bb87f6e9364870486b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:43 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS Shall configure CPU Side portIDs

Original commit date: Wed Dec 11 14:07:34 2019 +0530
Change-Id: I692f7c37359ffb6d2e56d4961da7f132a47d5174
Original commit hash: e8224c80264c3abbc9903de89edc288d28e65a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 04dcba2b978d5caa812daafd22413fbd0ac9ec5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:40 2020 +0530 
-------------------------------------------------------------------------------- 
Remove SGx feature

Original commit date: Mon Nov 25 17:28:13 2019 -0800
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8
Original commit hash: 59127fb0903c18b3b3720e2e748117c6795ad8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakeFspPkg/JasperLakeFspPkgConfig.dsc
JasperLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
JasperLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
JasperLakePlatSamplePkg/PlatformPkgConfig.dsc

================================================================================ 
Commit: 9a77deb899e37c7d614016ba3c2f3828a9e376fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:31 2020 +0530 
-------------------------------------------------------------------------------- 
Getting Mc0 and Mc1 sizes from MRC.

Original commit date: Fri Dec 20 14:41:53 2019 -0800
Change-Id: I23e74f25305937b979bb7d42aca1bda202664f82
Original commit hash: 85472657d453a0fa37e80a055c64dff78357a094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 2cd21a3476fcadec2a53f10506e273b271ce802f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:23 2020 +0530 
-------------------------------------------------------------------------------- 
DailyUpdate_FSP/RC CI

Original commit date: Tue Dec 31 09:05:16 2019 -0800
Change-Id: I7049a2d449a1169753acbd5891ef182333430e3d
Original commit hash: cc51b610a5f5d69f9361f1c47f02e3066ef03887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 729873b33e3c08df525051c9c7b56f0afa3b3325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:01:15 2020 +0530 
-------------------------------------------------------------------------------- 
Align FWSTS1 definitions with ME BWG specification

Original commit date: Fri Nov 15 13:56:04 2019 +0100
Change-Id: I05dfebb8cd858ebd6ae486c3f320368d5980b863
Original commit hash: dc58251b4179b2addca22e549d55c301d264a0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

================================================================================ 
Commit: b350f62efa5fccbc408c926afed4dabf51a2b5eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:00:51 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1531_00

Original commit date: Mon Dec 30 17:33:42 2019 -0800
Change-Id: I14e3cbe97cfd3c9308a702dfd93917bfbbc1b981
Original commit hash: 3572204830b4534f976a367745e4338c1d6d36fb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ef0d66ca99c0c4675788004a872228d59fb4d7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:00:44 2020 +0530 
-------------------------------------------------------------------------------- 
Enable MRC header file wrapper code for Release

Original commit date: Wed Dec 4 23:25:05 2019 -0800
Change-Id: Ice3906b4eafe80b56326d0533ab1f33dffeabce5
Original commit hash: c7f916e25dc4d4a905c922a135262b1b0a08390e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c3a7ab23545a947faf6ff6183ebe1d3db709f867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:00:33 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Dec 30 08:57:59 2019 -0800
Change-Id: I91d44ebd198baba7c8d9ed708e8eaa243d3f89ef
Original commit hash: 5af5371383e95384163e81685174d79cdc2a4f27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bed926d8964cf35fd38721adbd6c631381b46b2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:00:09 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1527_00

Original commit date: Sun Dec 29 17:33:23 2019 -0800
Change-Id: Ie0349d8393b6cbb87ea7a82d32e92705252ea006
Original commit hash: e92fa6fd153d9c3beae1dc18fd0631a33e0ab502

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e80f29dca8ed7702469b93be3276d576ce9e36c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 11:00:04 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Dec 29 08:50:39 2019 -0800
Change-Id: I73330572d2110ef49cc8919f16eceb78ff0225b3
Original commit hash: 34bd9cc0eef2936abe76207a71e3f238fdb34ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5e0d8741a0a6242a2f03fbc7a8ad16a50e441663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:51 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1526_00

Original commit date: Sat Dec 28 17:33:42 2019 -0800
Change-Id: I57c5def04566e30e9a5a80dda78d981820d53988
Original commit hash: e7532de4efb49925388e659b5847e94f75693fe7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1ae6153f7c51cf07977199bfc95c37b39fe66710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:49 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Dec 28 08:58:55 2019 -0800
Change-Id: I14ff55672f38ee36b22629057f7298c7f2a960ed
Original commit hash: 5ef89d245898ba3f58b04f5f74f22a5923a5a9d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 38c7a540f933f0f6ad424c0f6a3e358911b74bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:37 2020 +0530 
-------------------------------------------------------------------------------- 
NVS CI Update auto-generated NVS structure definitions

Original commit date: Sat Dec 28 01:42:45 2019 -0800
Change-Id: I6cc455d7c4909c813a2eb0556c8fa668ce267c8f
Original commit hash: 43e31f7e24cc56f46dd4a6a7210969042bc63c16

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 68d7517a578b936e4fb8d7b5b000ca2463f8afed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:29 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1525_00

Original commit date: Fri Dec 27 17:33:40 2019 -0800
Change-Id: Ie608197a7043703ea760dc2ea01bd7fb830d445a
Original commit hash: 60f86ea015af3c9e13539b23f23a0f5cb26253fc

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c14cc8c4ce9f480c7b153ca0e3d2508716c99c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:26 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue with LAN PHY Revision 

Original commit date: Tue Dec 24 12:18:59 2019 -0800
Change-Id: I9613c9dea3421f65a619008d321568630ece50cd
Original commit hash: cbc2442711bf228e800beca3c2a3321be5a519c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 5cf85a446daf5664facf894a418d0099a620155a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:23 2020 +0530 
-------------------------------------------------------------------------------- 
Update ISH UART RST GPIO

Original commit date: Wed Dec 18 10:14:14 2019 -0800
Change-Id: Ia1835e91da38b0bbb6d18d879d0c76bb9c653183
Original commit hash: 83c4cf112153678fdc6652d0a4c851f2ac6e26b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 22cfdb8f49317efa9eb589ef5f136b4a31b42b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:11 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Dec 27 08:58:09 2019 -0800
Change-Id: I96bd30619b9b00f911e30ea6e68dddcc53bce485
Original commit hash: 4f39f9d62a694030bcd233b863df57e642469d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 12f19f74bc3c0641bcf7369ee56a8c030f3bd60b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:59:07 2020 +0530 
-------------------------------------------------------------------------------- 
Fix uninitialized variable errors

Original commit date: Thu Dec 26 13:49:54 2019 -0800
Change-Id: I1f063b49807320a4823c0d1b2d8f356582b18ab0
Original commit hash: 403430f4bb9bbecf0b22112b90c3f25aa0675b3b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: f9faf69ee532e41903c96779f1cc93d039c2a2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:49 2020 +0530 
-------------------------------------------------------------------------------- 
Updated to MSR structure format

Original commit date: Thu Dec 26 13:37:48 2019 +0800
Change-Id: I76f00ff955440cb6179a1ffd5b64d3f9c5df277c
Original commit hash: ef1cd8b97cb0c7deb878b01f85fa4fcaf8c7f18b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c

================================================================================ 
Commit: 35ebed6fae7fd3c956c178ac0b41cb92416f744f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:46 2020 +0530 
-------------------------------------------------------------------------------- 
Added support of eDP lid status for GFX PEIM

Original commit date: Thu Dec 26 20:57:22 2019 +0530
Change-Id: I593739a6e1df5a44a4a18a78f91eb9f3695bcd39
Original commit hash: a603c098b5f3494e287443606e5857f09a981cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Ppi/GraphicsPlatformPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
JasperLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
JasperLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: fa7cb6d8846dac4f43a0d2fa187cae4e4baa4298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:44 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Added requirements for BIOS to set GT security

Original commit date: Tue Dec 10 22:30:53 2019 +0530
Change-Id: Ic2ee7ba364a7bd51d191098d548e0181fdf9a7ad
Original commit hash: c2af730eea6d748ea37a1b11c338358ea110b8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: b0478fa77fb883ba3bfdc189677a0bba8bdcc0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:40 2020 +0530 
-------------------------------------------------------------------------------- 
Replicate required TglCpu code into EbgCpu

Original commit date: Wed Dec 25 19:37:39 2019 +0800
Change-Id: I4a075ad2ff0f44728a2a29232e5a8f128a96d83e
Original commit hash: 726d9d349d56b652dbedfd0b317fcae348f8151d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: c521ace700347d7e3a737b68cd67cc73c6a30fe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:28 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1524_00

Original commit date: Thu Dec 26 17:35:43 2019 -0800
Change-Id: Ib79123ac02418d4be28760167032b30ec97f97dc
Original commit hash: b724439335f720b6b36db72f5094c8be5c561c26

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 533785004d153cb6b515f7a480dad209233db69f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:06 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Dec 26 09:02:58 2019 -0800
Change-Id: Icd90046c81655c3099719b0c929ef8cb9c0d708a
Original commit hash: c5f2e6f84d8d0550dc4c6d7023a70b82c2c9d6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 4a07b2dd9d02a8f87f64478cca094552cf7534fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:58:02 2020 +0530 
-------------------------------------------------------------------------------- 
Updated IRTL programming

Original commit date: Thu Dec 26 16:50:25 2019 +0530
Change-Id: I5701f3a25176196af429cab2bd203b6e85d48915
Original commit hash: 812991eb94290778506348b95b481207707e7aff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e35f583439bb7e17f1314b25b31708725c6076fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:56 2020 +0530 
-------------------------------------------------------------------------------- 
Code Sync up common of platform.
 1. Support Camera.
 2. Flash mode Support
 3. G3 settings

Original commit date: Mon Dec 16 15:39:08 2019 +0530
Change-Id: I03e9ca49552446221bb382020e65023ff64c11dc
Original commit hash: 7764df849d80da829897f0ccc754f9dc4c5f270a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 7fe108b06c6e0e60a49c6c7ce11d0e006e2f5f16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:50 2020 +0530 
-------------------------------------------------------------------------------- 
Adding changes and moving Gen4 codes into PEG Gen3 DID Condition.

Original commit date: Thu Dec 19 15:16:51 2019 +0530
Change-Id: I53ace722a1551b21d60ea6b30875207c21884a73
Original commit hash: 5ab8324721f4f27839f0af231214c6e0517991a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf

================================================================================ 
Commit: 90d4c4cb32be8ee2fcc516d2a76092c8134b9b15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:45 2020 +0530 
-------------------------------------------------------------------------------- 
Desription:Use structure format MSR definition
-SmmCpuFeaturesLib

Original commit date: Tue Sep 24 14:00:18 2019 +0800
Change-Id: I5192b4a4cec14a73969c585ffbb3add3c39e5d5b
Original commit hash: c3a2dde7a09687d64616173adfa10ddcea7058fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 1f5cee280a9a8fc4ba1b34580db6db94f8a84947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:40 2020 +0530 
-------------------------------------------------------------------------------- 
Setting Counter for IO Trap handler instead of running infinitely.

Cherry-pick: 05b3a02bca179d6cc5f040ce291e71227145d276

Original commit date: Fri Dec 20 11:22:44 2019 +0800
Change-Id: Ic209cc8f2544ff0dce658f3102ae176a1d57b4be
Original commit hash: 29c430323f19d754c73c97d378d8dc21874ee31b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 9e8bce752801c95844110bd80cd00d08587b94c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:38 2020 +0530 
-------------------------------------------------------------------------------- 
Removed BaseSerialPortParameterLibCmos under ClientCommonPkg

Original commit date: Tue Dec 17 16:22:52 2019 +0800
Change-Id: I6c446f236f9a311a2b151664643ea0cc4f9ec3bc
Original commit hash: d23cb6d549cb73f4afc3e8fbf4d7e84e252ccb96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.c
ClientCommonPkg/Library/BaseSerialPortParameterLibCmos/BaseSerialPortParameterLibCmos.inf

================================================================================ 
Commit: 526bec197328268ca1c7977daec400404c12760e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:35 2020 +0530 
-------------------------------------------------------------------------------- 
Removed the support of BBS and the usage of LegayBios protocol

Original commit date: Mon Dec 16 14:57:31 2019 +0800
Change-Id: I6c91cf03a0b32c031cb10adb2067436eb01600a1
Original commit hash: 6721ef8823004ea30f30f322d2170190c17ad4e8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BBSsupport.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Bmstring.uni
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootMaint.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/BootOption.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Data.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/UpdatePage.c
JasperLakePlatSamplePkg/Features/UiApp/BootMaint/Variable.c
JasperLakePlatSamplePkg/Features/UiApp/BootMngr/BootManager.c
JasperLakePlatSamplePkg/Features/UiApp/FrontPage.c
JasperLakePlatSamplePkg/Features/UiApp/Strings.uni
JasperLakePlatSamplePkg/Features/UiApp/Ui.h
JasperLakePlatSamplePkg/Features/UiApp/UiApp.inf

================================================================================ 
Commit: 1eba46cfeec9f4dc1a30f664ccac3a893fc0b924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:57:32 2020 +0530 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag 

Original commit date: Thu Dec 19 10:39:16 2019 +0530
Change-Id: I6230f0ce10d641a43546211ef3e5030adfe0ce1e
Original commit hash: 109eba4fa1e4c503e503564d89620cc92d190e83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/HostBridgeConfig.h
ClientOneSiliconPkg/Include/CpuPcieHobGen3.h
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/Library/CpuDmiInfoLib/CpuDmiInfoLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: f3be9d8bebf05e5b514e9bd0c2611074fedecaa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:31:26 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1523_00

Original commit date: Wed Dec 25 17:33:41 2019 -0800
Change-Id: I4095abdabb350f8b5f75d3f2bc0cbe75b00412b9
Original commit hash: b3363274cba105060c5f28493efbf7c1344767df

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7f8d3385fb9052a0a704e9b769f927d510ca89e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:31:21 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Dec 25 09:01:21 2019 -0800
Change-Id: Ida6918835b576abb07be41db27816ea6d8657a0f
Original commit hash: 45344f307d2eed267aa8fb4154369be79491c901

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2e9eb9037304ed54c0ebb44428371f1489ae5881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:30:46 2020 +0530 
-------------------------------------------------------------------------------- 
Added Support P2SB PCR 20-bit addressing

Original commit date: Wed Dec 4 16:28:29 2019 +0800
Change-Id: Iaf4d305ad11380ea6f9b5625683588637e792a30
Original commit hash: 137347fbb4c66fe334fadeccea9d54de392ddfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/Include/PchReservedResources.h
ClientOneSiliconPkg/Fru/JslPch/IncludePrivate/Library/PeiPchInitPreMemFruLib.h
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.c
ClientOneSiliconPkg/Fru/JslPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PchTraceHubLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchTraceHub.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pcr.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 453abfb1cb01db21ac4f9714618e35804a653808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:30:32 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1522_00

Original commit date: Tue Dec 24 17:33:30 2019 -0800
Change-Id: Ieaafbd348ab2cf9351926ce8f9dbe5b39e9b00e2
Original commit hash: 370fe1a8ac1ea906682f8a754ed12dac9539d00e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1adac99c171a05a977a76ea0ae16eae54532924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:30:23 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue with SUT is not booting to BIOS

Original commit date: Mon Dec 23 15:53:22 2019 -0800
Change-Id: If40f8f829070d285ebdef183b3321fefa2eb0515
Original commit hash: ecd4c3266345b4b39b4da5a37a723e4849375240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h

================================================================================ 
Commit: 7599a0cc5422b173e44165c2e00962b8a277ea80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:30:16 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Dec 24 08:58:17 2019 -0800
Change-Id: Id36df45041780554fdee46931a68b4b3fbbc35b0
Original commit hash: 20937f79d84cfac9f2688167fec5d111d9b23f87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bfa71add1176a872423acadceb43bb5ff8adacfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:29:51 2020 +0530 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default


Original commit date: Mon Dec 23 13:28:25 2019 +0800
Change-Id: Iadca92fe311ca90e11b2942bef9c86d3df4aebc6
Original commit hash: da55994b356433d1005ccb097f18f36d059aac31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c

================================================================================ 
Commit: fc80ec916c8d6880730ebf6b98d0e1a7bdcb9431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:29:30 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Use structure format MSR definition

Original commit date: Fri Dec 20 17:09:02 2019 +0800
Change-Id: I301ae812412331a8dd4d8d1a09ab1f79a3b21741
Original commit hash: d91b443b8deddd54f0c361a6c49235e3f7040224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: 6716adeffb4db754808f39c9aa6ffadb77e83f4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:29:22 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
-PowerMgmtSmm

Original commit date: Fri Dec 20 09:39:45 2019 +0800
Change-Id: I24234ce5ba41fca42123744bd38a045e8abb030e
Original commit hash: f839953350b2e98966283ba66beccb88abd1fe0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c

================================================================================ 
Commit: b84620dd7d524b69d60312f359394411f77cae21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:29:15 2020 +0530 
-------------------------------------------------------------------------------- 
Update PL3 default value to disable

Original commit date: Tue Dec 17 15:59:57 2019 +0800
Change-Id: I0220566dae728b4e718fd34d3ea269870a8cc4a1
Original commit hash: acdbc9f19aa07588f399e972b3532f3be7b54001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: c45cc0e5b80e8051c2dd08a9f673a3baeb08477d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:29:02 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1521_00

Original commit date: Mon Dec 23 17:34:03 2019 -0800
Change-Id: I15475367785c568395859f6e48c99ba4e9ef500a
Original commit hash: 5946c95bc1e115b98d431ae5fb8597487cfcd90c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ca5e78f6f7b09128f129efe4e870f2619aafe3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:28:51 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue where write to ROM(SPI) code region is causing on cache line 
Original commit date: Wed Dec 18 17:34:18 2019 -0600
Change-Id: Ifa47fd72a29b9d6caef2dae754d18adaa019b419
Original commit hash: 34016246418c4417f50d1c8dd20502c246c3a45f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c

================================================================================ 
Commit: f6e54b28b162bce7fa65761710a11124ed760b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:28:48 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Dec 23 08:58:51 2019 -0800
Change-Id: Ic07e3c24648b6172dbc675087c8ced52d43fe6bc
Original commit hash: 3e91094fb650796d13bbba2369af53b75dab3ae6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: b5823c7f859e24609db53e17164fefdedf82428a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:28:45 2020 +0530 
-------------------------------------------------------------------------------- 
Fix PchPcieGetPhysicalLane for enterprise RP

Original commit date: Mon Dec 23 14:38:34 2019 +0100
Change-Id: Ie23bfd5c11230df106c941306b7089f5c99fd1fc
Original commit hash: 05176de7fb31a057ec8bf2afdf264d07472eb810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c

================================================================================ 
Commit: 4ab80b70cb86906767be6edd0841ac3a37435752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:28:32 2020 +0530 
-------------------------------------------------------------------------------- 
Split of PciExpressHelpersLib into Client and Enterprise specific instances

Original commit date: Wed Dec 18 11:50:31 2019 +0100
Change-Id: I2277512604bc10217df982eeb0613e87ff83529f
Original commit hash: d8afd882d2eb2f389d0990635a46a4ae305f82b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslPch/CommonLib.dsc
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PcieRpLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/Product/JasperLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: f4a447270eb8b4c9c6296ec8369262e46d961b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:28:17 2020 +0530 
-------------------------------------------------------------------------------- 
Removed CPU Flag checking for IPU and CPU NPK

Original commit date: Fri Dec 20 16:02:57 2019 +0800
Change-Id: I907159df84c25a675f25af4d8029a09832a15322
Original commit hash: 08de3db747821abc6259f0eeecbbfa60fe009d2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
JasperLakeFspPkg/JasperLakeFspPkg.dsc

================================================================================ 
Commit: fd01dc816ead85d392823bc47747e6b0a0ad8f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:27:49 2020 +0530 
-------------------------------------------------------------------------------- 
AcpiFeatures: Used structure format MSR definition

Original commit date: Fri Dec 20 15:06:13 2019 +0800
Change-Id: Icf85de07ecdbdaf8b3d7d10bf574928c1550ff63
Original commit hash: 2e9d0a214c0b2031ca4c98b669e1641372bc4f23

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
JasperLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.h

================================================================================ 
Commit: dfa2f48f3927afa0e8de40d2b0239fb41ffeee1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:27:44 2020 +0530 
-------------------------------------------------------------------------------- 
Latency control MSRs are programmed by BIOS.

Original commit date: Wed Dec 18 18:11:07 2019 +0800
Change-Id: I9ddadbbc3eefdc3a6e98da246b1f2f04759616ef
Original commit hash: 8c946fffeb5b645e5e8d5f096d2dd97d9e6cc305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/IdleStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
JasperLakeFspPkg/Upd/FspsUpd.dsc
JasperLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 11e6c079a508297184249745ba2c1d84b6c50ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:27:03 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1517_00

Original commit date: Sun Dec 22 17:35:51 2019 -0800
Change-Id: I7da7ae09ee4d051469e7ab97ecf6a01b2f86c97a
Original commit hash: ab94b14b90cb4c975e2f0b65c3c58a45239b66d8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 382e37321e495d5167afe8e56f54781ec8b793da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:26:54 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit WeeklyUpdate_FSP/RC CI

Original commit date: Sun Dec 22 08:48:17 2019 -0800
Change-Id: I0071345e6694a8aa3117f055a80ff71692d10af0
Original commit hash: 357085e6cfe44b8a47d40c50d5752ac07d083add

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: d98ad583d448e00cf315bacee77808ba9839c43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:26:45 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1516_00

Original commit date: Sat Dec 21 17:33:37 2019 -0800
Change-Id: I1cfa0591e90d797ae26a795f18a27a82930f7af5
Original commit hash: 1fed82e59c658009f7aba7138b32df01fdfa12b1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93e00bd5e3b1454d818202cdb7f4bcda6955faff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:26:40 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Dec 21 08:58:14 2019 -0800
Change-Id: Ib9924af5c50941c0c7a01c0786bc743aa7a9ae4a
Original commit hash: df00ca60290d12b85a37e6dd1de8acf97a8d1cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5e81e20161eca5f37f658eceb6f5fd32f6a69915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:26:25 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1515_00

Original commit date: Fri Dec 20 17:37:22 2019 -0800
Change-Id: I9f17540b6b92911080325e79897e44b661563661
Original commit hash: ad05e10fa7981987f36a1ef87ffa2f44b9a6c209

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a815f54e2a32580fc6d38a3df4bba89f4361f577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:26:18 2020 +0530 
-------------------------------------------------------------------------------- 
ASTRO and FMHC remapping configurations are not removed

Original commit date: Tue Dec 10 13:19:53 2019 -0800
Change-Id: Iee7e024299b485f0b9a750bb32a19d7754c9f389
Original commit hash: de91c5a0587520f4a7f1116b6add736e553781d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: a48839318c7ef8d0d1090084e6d8a43b23388f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:58 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Dec 20 09:03:11 2019 -0800
Change-Id: Ib7bc30c73dd901226b35295ebfb295b633db977d
Original commit hash: b9e3485bf2c5b7514334307fcfb49cee4ff31b95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 1e5df17ad0688b2e4a4c1dff98777e487b479554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:49 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
- Fixed for SaInitSmm

Original commit date: Fri Dec 20 16:44:29 2019 +0800
Change-Id: I4cd7a3a02536d8d7532dbad06ab5e2214fa3a920
Original commit hash: bcab51bb30bb5eee372828bfde08401c7457eb91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 4867dfe0a3f004e1d0342b2cbb0155b5cac1d5c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:44 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib"

This reverts commit 977488ee77873537c76777769dd7fa7f8f299368.

Original commit date: Fri Dec 20 03:21:46 2019 -0800
Change-Id: I22badb3da4e13a5b608e19c5d093fe5809ef3a61
Original commit hash: ebd111ef9e2cdd02074c0b8d2c56918f1640fc39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 9868276c7288ec8142efd19b0c7c448ef4add3f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:31 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format
- CpuAcpi

Original commit date: Fri Dec 20 14:37:27 2019 +0800
Change-Id: Id9ab5148e80825a14110c6caf9855c9bd07d035e
Original commit hash: 6d57960d4cc7603d5b0d2e9ac56f1f0708baebdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 8a1588edb080b60fdca815c2eabab25b5f0d483a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:26 2020 +0530 
-------------------------------------------------------------------------------- 
Skip equalization for disabled root ports

Original commit date: Thu Dec 19 12:47:35 2019 +0100
Change-Id: Ieb23df433ed8299a910e507726cf99056e71a7e9
Original commit hash: 232127bf46ed892ac12f937fc03917d946bdf479

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 8ee277180da9540555d29dc2235a5712e525fdf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:23 2020 +0530 
-------------------------------------------------------------------------------- 
Program SATA MSI-X table and PBAO offset

Original commit date: Wed Dec 4 13:10:28 2019 +0100
Change-Id: I84c50414bdaf24941560d1458623b55470efd4fb
Original commit hash: dcc5b6d5dfb9e2a95cb34ab52915b034ee1a2a71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SataRegs.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 764ccbe15b520959f39deb3f40ef1f7b1af1ed14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:20 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format.
 - Refactor Setup driver to be aligned with CPU MSR convergence

Original commit date: Thu Dec 19 17:20:11 2019 +0530
Change-Id: Iac5fb795709e3e21e1b9a3086233defad023f10b
Original commit hash: b6866f6ae36ea61e51f3d4f53aad93c550b3f9aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
JasperLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 20b6d32ce88d245cdb8594e6c1a646446a0177f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:17 2020 +0530 
-------------------------------------------------------------------------------- 
No support for legacy BIOS any more, so remove the respective dependencies

Original commit date: Fri Dec 13 11:27:48 2019 +0800
Change-Id: I37aad16c53fb5564ed8be57bc27a9d6a4fab9f19
Original commit hash: ac9fdfadf9d3fc84dfff70f5fbb5410efa977eda

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/EC.c
JasperLakePlatSamplePkg/Include/Library/DxeSmmAcpiCustomLib.h

================================================================================ 
Commit: f71935c1f19713889baa97458c0b683255d83a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:10 2020 +0530 
-------------------------------------------------------------------------------- 
Removed legacy bios dependencies Csm and BaseLegacyBiosPlatformLib

Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I3b23a8dba31aac747d21b3efead7c87b8548a0b9
Original commit hash: 977488ee77873537c76777769dd7fa7f8f299368

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 5415aa47e9d8fb1259c6e022e24e868995ce9e7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:25:07 2020 +0530 
-------------------------------------------------------------------------------- 
Updated to avoid system hangs in Mtrrs setting modified. 

Original commit date: Tue Dec 17 14:11:19 2019 +0800
Change-Id: I0045e3428059fcf0da0115489871130fd09f2056
Original commit hash: 6e35f38fa35077a49dcfd6efca3f42ec259df78a

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: fb26e2d01adb2fe36749b1e09af1bb5323b88d3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:56 2020 +0530 
-------------------------------------------------------------------------------- 
Update JSL Platform VR values.

Original commit date: Wed Dec 18 16:20:44 2019 +0530
Change-Id: Ifb7fdfe4c5349c4579ce5553e60a3cbe9d375a35
Original commit hash: 3d748bf55a29fcd614bab1202b08934ec77ac9cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/JslCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 8a2d77046f38a408b37792af2b3d66564921c58b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:51 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed: Boot with gfx2 results in BSOD

Original commit date: Fri Dec 20 08:55:15 2019 +0530
Change-Id: I8ebda875ecc3f960eec0e8661096ad54233df843
Original commit hash: b9e4d6e6f49b23ac4a24b04887ede26e0aa9128f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: da9811d4b8a0549282a56c2f5e39a53fe43d5750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:48 2020 +0530 
-------------------------------------------------------------------------------- 
Updated for HECI buffer

Original commit date: Thu Dec 19 16:41:12 2019 +0100
Change-Id: I7305a93b4ed2d969ddd99174e3269b37fb5e4756
Original commit hash: b39524655e0310dc6d25c9f9a730a96d4b075445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: ee4bc7afbff77574682ae48b92dbddf267bdeccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:41 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS shall deliver White Mountain PHY recipe update

Original commit date: Thu Dec 19 13:02:55 2019 +0100
Change-Id: I9a66ba0662bac8103cfc623ff7889367739331b2
Original commit hash: 0c4afe6b9582dcf3524d8ecdfd1ad297e6602168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h

================================================================================ 
Commit: 66a6c4d0b07904526d74dcc4ee801fa767435d4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:34 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format

- PowerMgmtDxe

Original commit date: Fri Dec 13 17:15:02 2019 +0800
Change-Id: Ic3d4b16ee9457e9ad208826d269c8b5e4e8394fa
Original commit hash: 04914b2faf8e344a991444ae24c3e5939f26beb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/JslCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 534f8cf6f27c619986123629dfe159b6534c87f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:24:19 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1514_01

Original commit date: Thu Dec 19 17:37:00 2019 -0800
Change-Id: I229f5ca9378148d55d760899fc77e407eed8aac6
Original commit hash: 1e2ca2997c58f0262e6616d1e78e8f87a6dc49d8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62c5567a9c0f471111576400f666e823813a5525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:54 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Dec 19 09:01:23 2019 -0800
Change-Id: I923ffcced8dcb1b6710659f7be622ef87309839e
Original commit hash: 7d390e5aa33d8a7cec6bac715bb46596242deaa4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6ad54ce5cd592d4e7ae83bc46cbb1685ba9e5d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:44 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed FSP GCC binary size 

Original commit date: Thu Dec 19 15:20:12 2019 +0800
Change-Id: I28089898f76556e9ea26c20c27644101018c2f5c
Original commit hash: 3b5e5c0809aebf29746530eb36c9024caf9c5854

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.fdf

================================================================================ 
Commit: fe51a6b98e9a52210e1955c3f77391264dfd086b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:35 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed Dekel FW Version 

Original commit date: Wed Dec 18 23:45:21 2019 +0530
Change-Id: I479458d8a6470f011a2400ad561ddc0a854910c2
Original commit hash: 5b7cf7f6a40f96f0b6e207d5c0453a87529770a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: f05ea0246d3a140643184251c9ea9cd78b642c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:24 2020 +0530 
-------------------------------------------------------------------------------- 
EOL aligned as per DOS

Original commit date: Wed Dec 18 20:42:27 2019 +0530
Change-Id: I52d2df43ebc582a4fdf2f09a630c1539ba6c5c51
Original commit hash: b87c17e747ed93d2b4ad1f190bacd4f20d4fbf8e

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: 03df2b33bef3fb4f1b1ad5318126da68d99a1c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:22 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1514_00

Original commit date: Thu Dec 19 00:23:06 2019 -0800
Change-Id: If4a10bcbac1f3355f28e92e7c4f1f6915a8a59c5
Original commit hash: 96f7917c1193edc3526f0544c6be8ad17f5b46fb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f780003bfb8c5fb9b30da3cac229947d433163f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:23:19 2020 +0530 
-------------------------------------------------------------------------------- 
Added PmcDisableMeDevices support 

Original commit date: Sun Dec 15 18:24:09 2019 +0800
Change-Id: Ie05765213bc36f87c3b0f818cb3e81b6f28ac3bd
Original commit hash: ce39d78df1801b066c9d9349d2a16030c4f017e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 3a59f735a42edf52fd10919b1dc8c5effec8d9ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:22:59 2020 +0530 
-------------------------------------------------------------------------------- 
FSP GCC binary size reduced

Original commit date: Wed Dec 18 16:12:04 2019 +0800
Change-Id: I653f7333b8260833822824081e97f1baab872104
Original commit hash: 175f625f76971104dd1cafa08a2117427ab48b55

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.fdf

================================================================================ 
Commit: b25b0fd4481a9442eae1ac3763d910e42a7e3080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:22:51 2020 +0530 
-------------------------------------------------------------------------------- 
Removed files as legacy BIOS is no more supported

Original commit date: Fri Dec 13 11:21:59 2019 +0800
Change-Id: Ied7dbb377b484b050c7866caa4316fe16b65a4b8
Original commit hash: 38c88aa12fcf45e5f32b1ba676060c178b93f628

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakePlatSamplePkg/Features/Pep/Smm/PepBccdSmm.inf
JasperLakePlatSamplePkg/Include/Library/DxeSmmInternalGraphicDeviceLib.h
JasperLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.c
JasperLakePlatSamplePkg/Library/DxeSmmInternalGraphicDeviceLib/DxeSmmInternalGraphicDeviceLib.inf
JasperLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
JasperLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.inf
JasperLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c9c67441ead465cb1ebf37654d18d183ccdc29d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:22:23 2020 +0530 
-------------------------------------------------------------------------------- 
Fix number of super speed ports 

Original commit date: Wed Dec 18 16:27:47 2019 +0100
Change-Id: I4ef54dc5c3b295b30323c4e201d1589f7f004f88
Original commit hash: 52cfb4ca5f2c0a8d0938cbebb115e40a6fbba898

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 2c8dd444aac564fe30162fb534b928bcba22f674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:22:04 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Wed Dec 18 09:01:21 2019 -0800
Change-Id: I4a017c22dbfbfae05ea552464e040f03bf7e13ea
Original commit hash: a92c3e0ff5b3e82c6a028cb8994b4f2901eba160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 2a77a99e49a7ca4ddadfe4c852496a2e236f12ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:22:01 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up

Original commit date: Wed Dec 18 08:43:56 2019 -0800
Change-Id: I7320165d11b9af56da7b68f997e51071dc48ddb1
Original commit hash: 8474b891c16d5e6b6a17f4269511b9e2cd46462c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 4b785a08a0742362410815c4fa5ad2b7cdcb629c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:54 2020 +0530 
-------------------------------------------------------------------------------- 
Minor updates for Device Interrupt Tables

Original commit date: Mon Dec 2 14:35:44 2019 -0800
Change-Id: I43d82f9125a5300a78a2b99d4a2893a3d3a9d7fe
Original commit hash: 40b4ec9e5cd0d86a0bc37806772865f6e30bbc08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: 4be198e0d18947abba1ada7e47547a71875040de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:44 2020 +0530 
-------------------------------------------------------------------------------- 
Configuring the setup option to select ALS device as disable by default for Rev2

Original commit date: Wed Dec 18 17:33:35 2019 +0530
Change-Id: Ia3aabb956c1699c50ad75164bafcf9ab5415bc2b
Original commit hash: 5e0936d10cb3449027e81fe7da32e2e5721f3084

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Include/JasperLakeBoardConfigPatchTable.h

================================================================================ 
Commit: 4767b3358c064f3f1bbe7b04d8e75c44e618bf79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:39 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1513_00

Original commit date: Wed Dec 18 03:34:27 2019 -0800
Change-Id: Id98884f5cb63b575b07833408110bda32731b222
Original commit hash: 89c91987a508335aac63e4e87aeacbcb6db69c06

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5f1a5f554a5b9ded812e65680ff1a5330fc4d4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:36 2020 +0530 
-------------------------------------------------------------------------------- 
Enable/disable Control logic as per POR

Original commit date: Wed Dec 18 14:10:59 2019 +0530
Change-Id: Iefb4f875b9d6bbebb34223bea091550c036fe5b9
Original commit hash: b6cdbf4cb27b89e8ce5e63da46a973ec7a01dca8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: dddf79b3ac06f9cd9ca4ddd12b08a8d2de8a8c5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:30 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed the issues reported by KW tool from Platsamplepkg & BoardPkg.

Original commit date: Wed Dec 18 12:31:09 2019 +0530
Change-Id: I89f5c60f893092073bbdf5f6e4b12a04070058f9
Original commit hash: 8ede41d0be5ef5d5cce3dba5b5f81d65d84f51d7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
JasperLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
JasperLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/TbtPolicyInitDxe.c

================================================================================ 
Commit: 867b5c92fd13267475176cda60dda963955ff744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:27 2020 +0530 
-------------------------------------------------------------------------------- 
Exposing ALS device which is on I2C4B 

Original commit date: Tue Dec 17 13:02:43 2019 +0530
Change-Id: Ife2301e28edba3f59a9e4110e774dc373e52cc6d
Original commit hash: e787ea2e94bf4efff08e4b6d0c68125d4688fd54

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
JasperLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: fdfe3dfaac042e84b7d958998333ac7e5085c2fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:24 2020 +0530 
-------------------------------------------------------------------------------- 
Fix untrack files repo problem

Original commit date: Wed Dec 18 10:52:34 2019 +0800
Change-Id: I603ed1a99c04c0729b6350eff665cb95d3c16585
Original commit hash: 96a17e33c78c7db498657264355a294927812c12

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/cln.bat
JasperLakePlatSamplePkg/.gitignore

================================================================================ 
Commit: 66894de413ee0b32816eaba43b7a8a71f575bbd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:21 2020 +0530 
-------------------------------------------------------------------------------- 
Added Per_Core_Hyperthreading_Support to C1S 

Original commit date: Thu Dec 12 16:49:57 2019 +0800
Change-Id: Iad1e8c8466bafc3f0b2380e38b2ca33383f24031
Original commit hash: ab5b3696854c7ec3d6336a019da1ee5e07c4cba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: dc5db3e32f57a4de7ed0c37aceb8fbad85e94f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:16 2020 +0530 
-------------------------------------------------------------------------------- 
Updated GOP 

Original commit date: Tue Dec 17 17:58:28 2019 +0530
Change-Id: I266f873f3d4f8a96ef500aa161350064eaab6de6
Original commit hash: c6f1414d59abc4726b3c93669047aaf33078563e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/JslCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi

================================================================================ 
Commit: 67b2cab6da5f4da8673931495384a4ef3887069c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:07 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue with Bios traces 

Original commit date: Tue Dec 17 20:58:29 2019 +0800
Change-Id: I450bc8808cb5cf1364deceb792fa2514a9c3dc19
Original commit hash: 472a93ffd24b9ce6a3f96e89564bc4cfd17bc0e7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgConfig.dsc
JasperLakeBoardPkg/BoardPkgConfigDefault.dsc
JasperLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: d7a573b961a6c44118f3df2174b9d67b20b61790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:21:01 2020 +0530 
-------------------------------------------------------------------------------- 
Convert BIOS MSR definitions from macros to structure format

Original commit date: Tue Dec 17 19:35:37 2019 +0800
Change-Id: I10e04df45c6b00ac2eabcec04abb34a81aa30b58
Original commit hash: 93ea7e13f1f5a91831f58072df666716147c08f1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/EC/EC.c

================================================================================ 
Commit: 57af87511664ed4f80b3095302447cd16e224de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:44 2020 +0530 
-------------------------------------------------------------------------------- 
Integrated Megablock

Original commit date: Mon Dec 16 14:54:19 2019 +0800
Change-Id: I6e05fa0bda4793fc885e00f85dea5d2974acc420
Original commit hash: 0b5c4eb451360c005ab28aee98c19f9d0cf37d98

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/ValidationFv.fdf

================================================================================ 
Commit: fe2c7d6a394190e170d295b363929eee11e84d4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:33 2020 +0530 
-------------------------------------------------------------------------------- 
Updated dispatch mode boot for older PEI

Original commit date: Mon Dec 16 14:19:02 2019 -0800
Change-Id: I3d2c933e12b350b2f5b026f84cadb7031990c18d
Original commit hash: 83a4aba56113a4aa6ec80dc871efa2ae9f8d1b15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: 98ae2c561605a68efbbcbced14f0d39a227d2623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:18 2020 +0530 
-------------------------------------------------------------------------------- 
Added PCH support for RST feature in NVMe Boot for PCH SKU 

Original commit date: Mon Dec 16 11:52:36 2019 -0800
Change-Id: I3d337381e5db6bc531ccd3bbf620c56baf82b61b
Original commit hash: 8ff257c568307d8f52d5402db776a85e4c07e432

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 48f877911148f95e135ed434bb3b24a3e7ccc70d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:16 2020 +0530 
-------------------------------------------------------------------------------- 
Added CPU features/configblock into RKL.

Original commit date: Tue Dec 17 17:12:18 2019 +0530
Change-Id: Ic9acb67b9892994a677d307f7ad422b832f73976
Original commit hash: a6ec206a56af31c49ebeaaf96300f5c4dac0645c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 1b858efc68187ba98d024d8d0cfd6af8bd70e254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:08 2020 +0530 
-------------------------------------------------------------------------------- 
Add support for RKL Board IDs, LP board swizzling and SPD table.

Original commit date: Mon Dec 16 21:39:18 2019 +0200
Change-Id: I8b6ee7a638d8fc2065affdd016980dbe72fd4b6a
Original commit hash: 2f47f3a5ec7755355cdff55e7ce27cd424bae10f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 55d0a3e3b6b423bf8b27e9b7a70eeb8c7c195721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:20:01 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Tue Dec 17 09:04:11 2019 -0800
Change-Id: I85fce86ca577db89825be9be57dd5980402b9207
Original commit hash: cdea55090c82598393cbac6937e4b5219011cd71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 429196052eefe947dbd02b5d143ed875f81ce811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:56 2020 +0530 
-------------------------------------------------------------------------------- 
Code clean up

Original commit date: Tue Dec 17 08:41:42 2019 -0800
Change-Id: I517e611de130b8d026c5bf308ee146a84aebf6d5
Original commit hash: 6bc469826ec24e048b93fb23afd49891cacc6085

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h

================================================================================ 
Commit: afcaccb00718e0fb6bf7b416828746f49e6ae2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:49 2020 +0530 
-------------------------------------------------------------------------------- 
Updated PCIe Gen3 support.

Original commit date: Tue Dec 10 20:00:15 2019 +0530
Change-Id: Ib6cd2d7ebb5703687f607bb699bde9fdd690ad64
Original commit hash: 782ad6cd5b9a7030ce9537abd0855f50882131aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c

================================================================================ 
Commit: 5427d03f05ed5057b80c134ed21a2568019c16d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:47 2020 +0530 
-------------------------------------------------------------------------------- 
Add option to configure Global Reset Mask/Trigger

Original commit date: Wed Dec 4 17:24:57 2019 +0100
Change-Id: Ie906ba38b560920629edb11f36f7c6b83f591e27
Original commit hash: b35f45d6b3ce7f65febb3dceead2746918345d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/PmConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 1a4af2598fff3c4168323d8de4bd80fae076e643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:41 2020 +0530 
-------------------------------------------------------------------------------- 
Disabling Low power S0 Idle for Performance Build.

Original commit date: Tue Dec 17 10:58:29 2019 +0530
Change-Id: I8247382bc919ae6b9390bb4e119c8cd4ecc2f10b
Original commit hash: 8a61188c74f0ccde568fc079c234371b772df60b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: ba316df1b80d82dcf2139a5647d8ee2cb75f594b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:40 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed the KW issues for JasperLakeplatsamplPkg and JasperLakeBoardPkg

Original commit date: Tue Dec 17 12:59:28 2019 +0530
Change-Id: Id4ef5ef151deeb6c690995d73f8fcfc01bf09614
Original commit hash: a16177666f7373bc8336a3d04b56728b3f797bf7

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
JasperLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
JasperLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c

================================================================================ 
Commit: 1246b66ce71aa960782a11056e6fdbb433b252e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:37 2020 +0530 
-------------------------------------------------------------------------------- 
Add CML BIOS Compatibility support for Gfx.

Original commit date: Tue Dec 17 13:22:47 2019 +0530
Change-Id: Ic952581a2a1f070655e0b40053be8134c09c8602
Original commit hash: bb4c1a0366071ea0c470978734f9436b457183f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 56af11adb0581858251e86277d1532fb97b7ab87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:32 2020 +0530 
-------------------------------------------------------------------------------- 
Updated to fetch the SMBIOS Tpm Device info in shell
         
Original commit date: Tue Dec 17 12:40:12 2019 +0530
Change-Id: I646bca2afa3dd6f5e802d3852077d1407a7b5482
Original commit hash: cbc3ed852b8e0ee9066acffb8960454fb4da1546

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2d36ff89bde037481082cd573938e560f60acde8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:30 2020 +0530 
-------------------------------------------------------------------------------- 
Modified the I2C Bus number for I2S based codec

Original commit date: Mon Dec 16 14:04:53 2019 +0530
Change-Id: Ia79956f8692acac265666f6aa6645eba1c7f5b58
Original commit hash: 1e23576a428376dec69768feda6a7fcbb4404f3c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/JasperLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
JasperLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: f3a8b7210ea3c0268ffe4707af60c0c7fa074fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:27 2020 +0530 
-------------------------------------------------------------------------------- 
Updated PCIE settings in the case of PKGC demotion from C9/C10 to C3

Original commit date: Fri Dec 13 16:13:57 2019 +0530
Change-Id: I58b4d5df244d84ed473d6f2c696a02d206d6b3c7
Original commit hash: f7dd765b8e73bbb88e537581b5ad0e70beaa0111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a9a720940a2c83bd95ac2d2c4723caec0c5be0c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:11 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1511_00

Original commit date: Mon Dec 16 21:26:04 2019 -0800
Change-Id: Ia2861a39a7d1afcb3601675c74b3563354bd653d
Original commit hash: 37b513db32ed646a7b80b21bdbdd4cbcd1958793

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aaf76b2f56a9a53244b466cc9fa4ffe00f78f28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 10:19:06 2020 +0530 
-------------------------------------------------------------------------------- 
Updated config block GUID for OcPreMemConfig

Original commit date: Mon Dec 16 15:28:21 2019 -0800
Change-Id: I68066326d66f217d73a75ad268880dbcaa445ae0
Original commit hash: 1eeda833f24e363e4e62c41f5a304060fa43482a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 230ab43063b71bf55da4ae85fa7c4c45405332e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:20:43 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code sync up.

Original commit date: Tue Dec 10 08:39:51 2019 -0800
Change-Id: Ida8fb11e8728c084aeafa33b999fcecd8190e390
Original commit hash: f9ed9e93a3e037b480ee13f45e2a54f893e99783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/Private/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.nasm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcBdat.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/DcttWrapper.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAddressFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttAnalyzer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttApiFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttCpgcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttDebug.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttInterpreter.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttLexer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMString.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMarginFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttMcFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParametersCheck.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttParser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPauseRefresh.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPermutations.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttPrintHelpers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttRegList.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSetContainer.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSwizzleFunctions.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbol.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSymbols.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttSysRestore.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Include/DcttVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/MrcDimmCellTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttLexer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMString.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMain.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMarginFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttMcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParametersCheck.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttParser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPauseRefresh.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPermutations.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttPrintHelpers.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSetContainer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSwizzleFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSysRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/McGdxcbar.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegister7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterEnum.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterMacro7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct4xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/MrcMcRegisterStruct7xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcRegisters/Pci000.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Build.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/Cln.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/FindEntryPoint.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/Fwpad.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin/PLACEPE.exe
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/far_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/near_jump.bin
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC16/padin_f.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcinit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/CPU/UCODE/LICENSE.TXT
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioLibrary.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioNativeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlH.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/GpioPinsCnlLp.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Io.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/MemoryUtils.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchLimits.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPcrLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibCnl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchPsfPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsDmi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpio.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsGpioCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsLpc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPcr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPmcCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsf.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsPsfCnl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsRcrb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchRegsSmbus.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PchSerialIoUartLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiDxeSmmPchSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PeiKscLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/PttPtpRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/Smb.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Common/uart16550.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcMiniBiosEfiDefs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2008_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2010_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2012_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2013_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2015_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/MiniBIOS_VS2017_Win7.txt
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/Prep.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/MiniBios/ReleaseNotes.txt
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 3ad52c84b7a2779becf61a6a83ebe4aa20baef60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:46 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue with SUT was not booting 

Original commit date: Mon Dec 16 11:52:41 2019 +0530
Change-Id: I1e33bcb8b492eef186d02acd876cdb7b4dd41625
Original commit hash: 1d9605d5fd25c1ae25d0e244e7effbd6a1414b8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 57ee0769c137d6d8edd62e660eddea8af52b5575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:40 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Mon Dec 16 08:59:41 2019 -0800
Change-Id: I202efa5aa24b9692a79b572e269c59ece2ce27a6
Original commit hash: be4feffe831fa2dea6413001794a19b4944164ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 6cd9fae87c3854091af73648d1204d8cc8d00c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:23 2020 +0530 
-------------------------------------------------------------------------------- 
Updated HeciReset operation 

Original commit date: Fri Dec 13 16:41:30 2019 +0100
Change-Id: Ieb41c2f720eabe3f77a83ab29e2d909caddbe61c
Original commit hash: d3a7739dc9bccd8d65d62c682961afd4bdede5e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: 9ac86abc008b55cd553b8baa9004d0164f5141ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:14 2020 +0530 
-------------------------------------------------------------------------------- 
Added MultiVC support DMI features for SIP16 controller

Original commit date: Fri Dec 13 11:33:34 2019 +0530
Change-Id: I68a62704ee922e77b327e308c164640ddd289932
Original commit hash: 44de27e7cb974a61f9801a5795f485b5e44b894e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/JslCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: a84c6c864cad95bed2edcbd2c35485731f371007 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:07 2020 +0530 
-------------------------------------------------------------------------------- 
Moving Binaries folder from PlatSampkePkg to BoardPkg

Original commit date: Mon Dec 16 10:33:29 2019 +0800
Change-Id: Ibba348bfe9efd12f9c039efa76b9bcef829de336
Original commit hash: 79106ecb14d8cfa9aff14cf10893377165acf883

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/REV1/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/ReleaseNotes.txt
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcm.bin
JasperLakeBoardPkg/Binaries/BootGuard/ACM/StartupAcmProd.bin
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfig.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Dxe/GopConfigBin.inf
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPei.efi
JasperLakeBoardPkg/Binaries/GopConfigBin/Pei/GopConfigPeiBin.inf
JasperLakeBoardPkg/Binaries/Hda/NhltIcl.bin
JasperLakeBoardPkg/Binaries/Microcode/m0190660_E8001000.pdb
JasperLakeBoardPkg/Binaries/Microcode/m190660_E0001003.pdb
JasperLakeBoardPkg/Binaries/NiftyRock/Ppam.bin
JasperLakeBoardPkg/Binaries/NiftyRock/PpamManifest.bin
JasperLakeBoardPkg/Binaries/NiftyRock/SmmEntryPoint.bin
JasperLakeBoardPkg/Binaries/ObbDigest/DummySha256Digest.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Gop.inf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriver.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/IntelGopDriverDebug.efi
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bin
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.bsf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt.btf
JasperLakeBoardPkg/Binaries/UefiDriver/Gop/Vbt_tgl_Mipi.bin
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakeBoardPkg/Include/Fdf/TsnMacAddressInclude.fdf
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bdd0693cc90c75f547be9f3059ff3d7ffdf4a3e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:19:02 2020 +0530 
-------------------------------------------------------------------------------- 
Description: Code clean up for *.uni file

Original commit date: Fri Dec 13 14:44:05 2019 +0800
Change-Id: Iac49985b390e6b566f36d5f0dbe5762e9cc5a6c5
Original commit hash: c10ed76fff3b6f131e54cd6ec6159b65f1c94467

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8d75fc3a1182ab328889771b4c829dd9ccd02f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:18:59 2020 +0530 
-------------------------------------------------------------------------------- 
Clean up all TraceHub relative code

Original commit date: Wed Dec 11 11:19:43 2019 +0800
Change-Id: Ib6fdbc1f7c637efbdf29cbfa8dd7932a95e0bb50
Original commit hash: b6ccda22a6a127f0bcb1ec519e19e13e4faa3237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientSiliconPkg/Include/Library/TraceHubHookLib.h
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PatchHowTo.txt
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf

================================================================================ 
Commit: 03153582a120bca965d9650a317898c2b242469e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:18:22 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1507_00

Original commit date: Sun Dec 15 17:34:44 2019 -0800
Change-Id: Id3542f42dfa45d18c9e4cd8513457ec52f2a3e1f
Original commit hash: 093b3c943167983435cba3a575c413c3b47338b1

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b174fe78b426ea59d67cf49c439a5e8fd8b530a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:18:06 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sun Dec 15 09:02:51 2019 -0800
Change-Id: I2ef005e1398b823b1f8f3d99574ba8943e7960ab
Original commit hash: 43ce3725c700d4f98c5579bcd29ba222b03c0feb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 8a2bc88390d9fe6639b778178a16a2fbd25194f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:18:01 2020 +0530 
-------------------------------------------------------------------------------- 
WeeklyUpdate_FSP/RC CI

Original commit date: Sun Dec 15 08:48:27 2019 -0800
Change-Id: I3920cc1fd71d3121a8a763131d889ef50059cef9
Original commit hash: f827a08fa72252d0e48b677996e682c335f240b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 10d0e59a0e22549b0135e0e2a389db8f5f663272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:17:50 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1506_00

Original commit date: Sat Dec 14 17:33:20 2019 -0800
Change-Id: Ieddc7a9d57b1005153e623fb28b05a79473d7ab4
Original commit hash: 5cde8adc76425dfa6d46655ae76864d0d28cfb30

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c618ea299cbb674d59c2ae814312bba917ea7f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:17:46 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Sat Dec 14 09:09:00 2019 -0800
Change-Id: Ibbcfaa3564eec0fb76691618c901351a5e347872
Original commit hash: 98b9a9265a67a907fd9d9b23169264796a3dff8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 86a593ca2a4765424fe8038bb786b6aa63c9070d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:17:38 2020 +0530 
-------------------------------------------------------------------------------- 
GPIO configured for ALS device

Original commit date: Sat Dec 14 18:01:21 2019 +0530
Change-Id: I834598ce96119ba676b2b45a226628da4923f46c
Original commit hash: f4dc24e04d34fd021d96a742d03328331d907b6c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 627c271da9f91a84d787783a1aea3757cbc2517c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:17:32 2020 +0530 
-------------------------------------------------------------------------------- 
CI Update auto-generated NVS structure definitions

Original commit date: Sat Dec 14 01:53:47 2019 -0800
Change-Id: I85b170ab132e19b086e79e359562ee1a8adf509c
Original commit hash: 67e088c5eba63f15e4f54f9147324795cbc3bcf2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
JasperLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 50e380f6fd719f46fa1da955c571168f39c4eebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:37 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1505_01

Original commit date: Fri Dec 13 17:33:23 2019 -0800
Change-Id: I4871d42d1193f3ebbd4abac4f45843a4c7a47617
Original commit hash: 3c6b964c71669f2134e72ad1881e8ce5563d545b

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 22daf0b0f9493b35555964d4231d21133c1e337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:28 2020 +0530 
-------------------------------------------------------------------------------- 
Fix build error in GraphicsInitLib and PmcPrivateLib 

Original commit date: Wed Dec 11 14:35:34 2019 -0800
Change-Id: I21c5323cb67aaa89ff355a2aa1083563636d8caf
Original commit hash: cf20d892b5da42e142f94d05936e97b0ab028983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: 1fd92efd6dc7f01e015cdf808cdca2227f63c40e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:15 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Fri Dec 13 09:00:20 2019 -0800
Change-Id: Ib56805c91b9ab8c8b2cbb9f7dfcbedf9e80641b8
Original commit hash: 756bef2e382c68aa5a75a70dfd8ade6f77b88b71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: bf7c2fa494aa9a4641ab9a41ac1b35d48f88d254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:13 2020 +0530 
-------------------------------------------------------------------------------- 
Dekel request for FW download when one of lane goes into PS0

Impacted Platforms: TGL
Original commit date: Tue Nov 26 10:11:28 2019 +0530
Change-Id: Ie19d32f59fba9e5ba6a19b80f416dc81fe0c8246
Original commit hash: 634acc851fb44256fed4df64922783d102b52e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h

================================================================================ 
Commit: 97b19bccf129561cc121e3ed685aa9f1afeeb470 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:10 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1505_00

Original commit date: Fri Dec 13 08:15:33 2019 -0800
Change-Id: Id74aeaf52670ba79197bcd7c15591cd63ebbf9b4
Original commit hash: 2f011911fccf504d0c52ae31ceba0e1b495028a2

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ce423294946364b84efe02129fbdcac112b24d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:16:06 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed External EDK II Xcode build issues

Original commit date: Fri Dec 13 20:44:02 2019 +0800
Change-Id: I271a6442015c2305d58702b7d4c1f5c8372d41db
Original commit hash: ba6cef5bfde071987151dfd1ad1abc6d48dd8f70

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: 263cdb45d834ffb8c2b88919550fe8df009bf678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:57 2020 +0530 
-------------------------------------------------------------------------------- 
Changing hot-plug to use single GPIO for each SATA controller

Original commit date: Fri Nov 29 15:41:39 2019 +0100
Change-Id: Ife86e46bb74a25fce4db71aa0c6718c897c23003
Original commit hash: 5a2c3cac0d65dedc873bc060b1624f7871f5e56f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c

================================================================================ 
Commit: 14943f7d8c3034dff4a71ff7a9217b21b29aef83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:51 2020 +0530 
-------------------------------------------------------------------------------- 
Updated ALS device handling based on i2c interfaces

Original commit date: Fri Dec 13 17:15:57 2019 +0530
Change-Id: I2815192ec53de69188f68a691872d99ebca19f38
Original commit hash: 3bf3e50178663286135f473a0c52d162387edd78

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cAls.asl
JasperLakeBoardPkg/Acpi/AcpiTables/Dsdt/Vcnl4200.asl
JasperLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
JasperLakePlatSamplePkg/Include/SetupVariable.h
JasperLakePlatSamplePkg/Setup/PchSetup.hfr
JasperLakePlatSamplePkg/Setup/PchSetup.uni
JasperLakePlatSamplePkg/Setup/SaSetup.hfr
JasperLakePlatSamplePkg/Setup/SaSetup.uni
JasperLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 40821df797f1d7606ea77fc4d78cc21575c583a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:39 2020 +0530 
-------------------------------------------------------------------------------- 
Updated PCIe settings

Hsd-es-id: 14010563552
Impacted Platforms: TGL

Original commit date: Thu Dec 12 12:16:10 2019 +0530
Change-Id: I52f0f44d282b32120aa8637ceb58cd03aeca630f
Original commit hash: 862d0add19ee1ad30b26799ed5e7a9545e059b96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 0312a5bfe20dab36abb7f4f0c04f7524fd9b8751 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:37 2020 +0530 
-------------------------------------------------------------------------------- 
Add IO standby settings for MIPI_PANEL_RESET function

Original commit date: Tue Dec 10 11:37:58 2019 +0100
Change-Id: I2c5f3f5d36c3f639d6fd97eb45a6456210f3eeee
Original commit hash: 3e5338db9311638e2cdc1e785dd1654af8735862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 7d6481d5c6ee692c369020169be4e9899d5bc3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:26 2020 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures"
This reverts commit f451d4f4886b90094fc92397d53789f4b9381ef2.
Impacted Platforms:TGL

Original commit date: Thu Dec 12 15:50:43 2019 +0530
Change-Id: I02d49861e2b5229b6288613a652f8897e914cde3
Original commit hash: a083150012731dbd385033e4a6fc286874db6fe5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 8129fe99d4f6eab37bfbd3e1eb7090910e400f43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:19 2020 +0530 
-------------------------------------------------------------------------------- 
Improve build scripts

Original commit date: Fri Dec 6 17:20:08 2019 -0800
Change-Id: I4f5a252a6cd8d8689af10d1d9097844aabd928e9
Original commit hash: e4d8066bc522294c2c65025bf0059583eea37fcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/JasperLake/JasperLakeSiliconBuild.bat
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/cln.bat
JasperLakeBoardPkg/prebuild.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh
JasperLakePlatSamplePkg/cln.bat

================================================================================ 
Commit: 6672f1945c8dfa0aad23215049a1056c9afad0ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:15:16 2020 +0530 
-------------------------------------------------------------------------------- 
Updated configuration for FastBoot 

Original commit date: Thu Dec 12 15:19:22 2019 +0800
Change-Id: Ibb632edfa64b0dcbe97876c408c6a4b12335b43e
Original commit hash: 07e5e37c984e5317186b92192eaecae451095caa

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeFspPkg/JasperLakeFspPkg.dsc
JasperLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
JasperLakePlatSamplePkg/Setup/Boot.vfr

================================================================================ 
Commit: a76872e7c1dda51fee6c0ce8f59de4ca97c131d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:14:59 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1504_00

Original commit date: Thu Dec 12 17:35:56 2019 -0800
Change-Id: I967c1ed35fd7525c3429262862b6f1136b9e2037
Original commit hash: 90992c99833796329b62028f8c7935a19d1fa385

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ad39ab8e1fca3873ca8c837a0d3e14074fde7cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:14:56 2020 +0530 
-------------------------------------------------------------------------------- 
Megablock Configuration updated

Original commit date: Thu Dec 12 16:46:44 2019 +0800
Change-Id: I6a349b8f9e90ce5a8aa7b72352ad2e516a5f1b20
Original commit hash: c0513d829450a8c175bdd596374c4777c85f63be

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkg.dsc
JasperLakeBoardPkg/BoardPkg.fdf
JasperLakePlatSamplePkg/PlatformPkg.dsc
JasperLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: d98b9d832437a50834359545e63320f411020565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:14:36 2020 +0530 
-------------------------------------------------------------------------------- 
Disabling the setting of a bit in a PMC register.

Original commit date: Tue Dec 10 10:37:55 2019 -0800
Change-Id: Ie8a59f488e849a0e14cb73d590b765e78b8ab8d3
Original commit hash: 76a51ea2fdc73667847c33963960b71d36f48804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 3a59eb2d3270905fe1c5bcbf848a5887bf8dbded 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:14:26 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Original commit date: Thu Dec 12 08:58:21 2019 -0800
Change-Id: Idb83c9858d888c4502ab737d4f09b69db34bf2ad
Original commit hash: e8468432b1e9eaf90a01fd53621762732a126c61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 23943e6a7700a76c18e6609891a699ab122d5a75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:14:09 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS changes to support Ignition FW

Original commit date: Fri Dec 6 14:20:42 2019 +0100
Change-Id: Ie0b3d6eabc48b008f92410252c5ff13fc4226aa9
Original commit hash: fa01011edddf47b682b5359e52243b250dd11342

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeTypeLib.h

================================================================================ 
Commit: 18215c488a632efa668dca10b59383dc30a5d1a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:13:33 2020 +0530 
-------------------------------------------------------------------------------- 
Configure Power Management as final step before OS

Original commit date: Thu Dec 5 11:05:29 2019 +0530
Change-Id: I8f3aee3d4ea0f3db519a9a2a9aa73a8df1163a21
Original commit hash: fb31cfa615817a962aac814e69594f034e8fb957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: f6510f69fe0b0d481701efe3e1e425dcead270e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:13:12 2020 +0530 
-------------------------------------------------------------------------------- 
BIOS ID update CI BIOS Version to 1503_00

Original commit date: Wed Dec 11 17:48:21 2019 -0800
Change-Id: I4961cdea04d66c0f0a850dcf2103f66577698aaf
Original commit hash: 96fd7608c65a2531501a7799314b5ec39c80464c

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a3e16be2a7dcba095c7e1d350d0c0a77efcf276 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:13:00 2020 +0530 
-------------------------------------------------------------------------------- 
Updated the prebuild scripts

Original commit date: Wed Nov 27 13:44:01 2019 +0800
Change-Id: Idb2b3ae2c2431724c6e83d54ea337d356a988ad1
Original commit hash: 9cdcb7070335842e73aea04d8074118c0813c202

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/KeyEnroll/KeyEnroll.c
ClientSiliconPkg/BuildFsp.cmd
ClientSiliconPkg/BuildFsp.sh
JasperLakeBoardPkg/BuildIafw.sh
JasperLakeBoardPkg/PreBuild.sh
JasperLakeBoardPkg/bld.bat
JasperLakeBoardPkg/prebuild.bat
JasperLakeBoardPkg/prep.bat
JasperLakeFspPkg/BuildFv.cmd
JasperLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 544c1a3be810c0f00eb53ed5cd9b1ea928d556e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:12:38 2020 +0530 
-------------------------------------------------------------------------------- 
Auto-Commit DailyUpdate_FSP/RC CI

Wed Dec 11 08:58:24 2019 -0800
Original commit date: Wed Dec 11 08:58:24 2019 -0800
Original commit hash: 1750538c82250c567cf76f4d040e628a42bb2e06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: fd4ec6b898554464d3f5797e788a357f77c642e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:12:36 2020 +0530 
-------------------------------------------------------------------------------- 
Updated Gen3 PCIe equalization programming

Original commit date: Tue Nov 19 18:59:53 2019 +0100
Change-Id: I8977051aa4466e7de4b4fd616a91c9431955439c
Original commit hash: 756d2b073d7ccce8ab9f5fa7f266f3cd5f41f111

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/EnterprisePcieConfig.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieBifurcation.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibVer3.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 998a17c17eabd4b0eb2caaab4322e4317fe6e6bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:12:14 2020 +0530 
-------------------------------------------------------------------------------- 
HID Event Filter support with respect to Low power setup option in BIOS

Original commit date: Mon Dec 9 15:47:48 2019 +0530
Change-Id: I03642b31f394a7af52d7be2ca79df4580ed24a89
Original commit hash: 1479fa6d4e8ccbc3abdf6b272be36038ca4f89e3

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 791cf2f8eb60d2f64ba8278dbf2e6fb15a57eaf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:12:11 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue with core count values in SMBIOS table

Original commit date: Mon Dec 9 15:17:48 2019 +0530
Change-Id: Ie04f181007f8c9c1afce84e40eb7880568f2ada8
Original commit hash: 3ee943aa4e0a4f3593f2af2df6480201f3682fc8

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3c0673bcf16cdfb28856fbef5b87a030d367ec8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:12:04 2020 +0530 
-------------------------------------------------------------------------------- 
Create Graphics Data Hob to save Number of External Graphics Card detected Data into Hob

Original commit date: Wed Nov 27 04:05:50 2019 +0530
Change-Id: I19b6827b6250571d8df00b4b6bdeb8a157f427c5
Original commit hash: 7c12ecee87a8a69f4c94841c674b8555569b0558

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/Product/JasperLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 6b28a6e85ce9506518feb634140922e750b44ce9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 11 08:11:51 2020 +0530 
-------------------------------------------------------------------------------- 
Fixed issue of OBB authention by IBB 

Original commit date: Tue Dec 10 20:39:56 2019 +0530
Change-Id: Ib15ae3c882f52f4b8c76b442c98521e9afe24bf2
Original commit hash: 1ea0e738b54160daf030f62f643979e47505dacb

-------------------------------------------------------------------------------- 
[Changed Files]
JasperLakeBoardPkg/BoardPkgPcd.dsc
