// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_pool_out_0_address0,
        max_pool_out_0_ce0,
        max_pool_out_0_we0,
        max_pool_out_0_d0,
        max_pool_out_0_address1,
        max_pool_out_0_ce1,
        max_pool_out_0_we1,
        max_pool_out_0_d1,
        max_pool_out_1_address0,
        max_pool_out_1_ce0,
        max_pool_out_1_we0,
        max_pool_out_1_d0,
        max_pool_out_1_address1,
        max_pool_out_1_ce1,
        max_pool_out_1_we1,
        max_pool_out_1_d1,
        max_pool_out_2_0_address0,
        max_pool_out_2_0_ce0,
        max_pool_out_2_0_we0,
        max_pool_out_2_0_d0,
        conv_2_out_0_address0,
        conv_2_out_0_ce0,
        conv_2_out_0_q0,
        conv_2_out_0_address1,
        conv_2_out_0_ce1,
        conv_2_out_0_q1,
        conv_2_out_1_address0,
        conv_2_out_1_ce0,
        conv_2_out_1_q0,
        conv_2_out_1_address1,
        conv_2_out_1_ce1,
        conv_2_out_1_q1,
        conv_2_out_2_address0,
        conv_2_out_2_ce0,
        conv_2_out_2_q0,
        conv_2_out_2_address1,
        conv_2_out_2_ce1,
        conv_2_out_2_q1,
        conv_2_out_3_address0,
        conv_2_out_3_ce0,
        conv_2_out_3_q0,
        conv_2_out_3_address1,
        conv_2_out_3_ce1,
        conv_2_out_3_q1,
        conv_2_out_4_address0,
        conv_2_out_4_ce0,
        conv_2_out_4_q0,
        conv_2_out_4_address1,
        conv_2_out_4_ce1,
        conv_2_out_4_q1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] max_pool_out_0_address0;
output   max_pool_out_0_ce0;
output   max_pool_out_0_we0;
output  [31:0] max_pool_out_0_d0;
output  [7:0] max_pool_out_0_address1;
output   max_pool_out_0_ce1;
output   max_pool_out_0_we1;
output  [31:0] max_pool_out_0_d1;
output  [7:0] max_pool_out_1_address0;
output   max_pool_out_1_ce0;
output   max_pool_out_1_we0;
output  [31:0] max_pool_out_1_d0;
output  [7:0] max_pool_out_1_address1;
output   max_pool_out_1_ce1;
output   max_pool_out_1_we1;
output  [31:0] max_pool_out_1_d1;
output  [6:0] max_pool_out_2_0_address0;
output   max_pool_out_2_0_ce0;
output   max_pool_out_2_0_we0;
output  [31:0] max_pool_out_2_0_d0;
output  [9:0] conv_2_out_0_address0;
output   conv_2_out_0_ce0;
input  [31:0] conv_2_out_0_q0;
output  [9:0] conv_2_out_0_address1;
output   conv_2_out_0_ce1;
input  [31:0] conv_2_out_0_q1;
output  [8:0] conv_2_out_1_address0;
output   conv_2_out_1_ce0;
input  [31:0] conv_2_out_1_q0;
output  [8:0] conv_2_out_1_address1;
output   conv_2_out_1_ce1;
input  [31:0] conv_2_out_1_q1;
output  [8:0] conv_2_out_2_address0;
output   conv_2_out_2_ce0;
input  [31:0] conv_2_out_2_q0;
output  [8:0] conv_2_out_2_address1;
output   conv_2_out_2_ce1;
input  [31:0] conv_2_out_2_q1;
output  [8:0] conv_2_out_3_address0;
output   conv_2_out_3_ce0;
input  [31:0] conv_2_out_3_q0;
output  [8:0] conv_2_out_3_address1;
output   conv_2_out_3_ce1;
input  [31:0] conv_2_out_3_q1;
output  [8:0] conv_2_out_4_address0;
output   conv_2_out_4_ce0;
input  [31:0] conv_2_out_4_q0;
output  [8:0] conv_2_out_4_address1;
output   conv_2_out_4_ce1;
input  [31:0] conv_2_out_4_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg max_pool_out_0_ce0;
reg max_pool_out_0_we0;
reg max_pool_out_0_ce1;
reg max_pool_out_0_we1;
reg max_pool_out_1_ce0;
reg max_pool_out_1_we0;
reg max_pool_out_1_ce1;
reg max_pool_out_1_we1;
reg max_pool_out_2_0_ce0;
reg max_pool_out_2_0_we0;
reg[9:0] conv_2_out_0_address0;
reg conv_2_out_0_ce0;
reg[9:0] conv_2_out_0_address1;
reg conv_2_out_0_ce1;
reg[8:0] conv_2_out_1_address0;
reg conv_2_out_1_ce0;
reg[8:0] conv_2_out_1_address1;
reg conv_2_out_1_ce1;
reg[8:0] conv_2_out_2_address0;
reg conv_2_out_2_ce0;
reg[8:0] conv_2_out_2_address1;
reg conv_2_out_2_ce1;
reg[8:0] conv_2_out_3_address0;
reg conv_2_out_3_ce0;
reg[8:0] conv_2_out_3_address1;
reg conv_2_out_3_ce1;
reg[8:0] conv_2_out_4_address0;
reg conv_2_out_4_ce0;
reg[8:0] conv_2_out_4_address1;
reg conv_2_out_4_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_382;
reg   [4:0] f_0_reg_393;
reg   [2:0] r_0_reg_404;
reg   [31:0] reg_470;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln10_reg_2469;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_2469_pp0_iter1_reg;
reg   [31:0] reg_477;
reg   [31:0] reg_484;
reg   [31:0] reg_491;
reg   [31:0] reg_497;
wire   [0:0] icmp_ln10_fu_503_p2;
reg   [0:0] icmp_ln10_reg_2469_pp0_iter2_reg;
wire   [6:0] add_ln10_fu_509_p2;
reg   [6:0] add_ln10_reg_2473;
wire   [2:0] select_ln29_20_fu_527_p3;
reg   [2:0] select_ln29_20_reg_2478;
reg   [2:0] select_ln29_20_reg_2478_pp0_iter1_reg;
reg   [2:0] select_ln29_20_reg_2478_pp0_iter2_reg;
wire   [4:0] select_ln29_21_fu_535_p3;
reg   [4:0] select_ln29_21_reg_2486;
reg   [4:0] select_ln29_21_reg_2486_pp0_iter1_reg;
reg   [4:0] select_ln29_21_reg_2486_pp0_iter2_reg;
wire   [9:0] zext_ln14_fu_543_p1;
reg   [9:0] zext_ln14_reg_2495;
wire   [10:0] zext_ln14_1_fu_547_p1;
reg   [10:0] zext_ln14_1_reg_2500;
wire   [7:0] tmp_fu_551_p3;
reg   [7:0] tmp_reg_2506;
reg   [7:0] tmp_reg_2506_pp0_iter1_reg;
reg   [7:0] tmp_reg_2506_pp0_iter2_reg;
reg   [31:0] conv_2_out_1_load_reg_2561;
wire   [10:0] add_ln29_4_fu_744_p2;
reg   [10:0] add_ln29_4_reg_2573;
wire   [63:0] zext_ln29_6_fu_764_p1;
reg   [63:0] zext_ln29_6_reg_2578;
wire   [63:0] zext_ln29_7_fu_789_p1;
reg   [63:0] zext_ln29_7_reg_2584;
reg   [31:0] conv_2_out_3_load_reg_2610;
reg   [31:0] conv_2_out_0_load_2_reg_2617;
reg   [31:0] conv_2_out_2_load_2_reg_2624;
reg   [31:0] conv_2_out_4_load_2_reg_2631;
wire   [2:0] r_fu_795_p2;
reg   [2:0] r_reg_2638;
wire   [31:0] select_ln29_fu_842_p3;
reg   [31:0] select_ln29_reg_2643;
reg   [31:0] conv_2_out_0_load_1_reg_2650;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] select_ln29_4_fu_893_p3;
reg   [31:0] select_ln29_4_reg_2657;
reg   [31:0] conv_2_out_2_load_1_reg_2664;
wire   [31:0] select_ln29_8_fu_944_p3;
reg   [31:0] select_ln29_8_reg_2671;
reg   [31:0] conv_2_out_4_load_1_reg_2678;
wire   [31:0] select_ln29_12_fu_995_p3;
reg   [31:0] select_ln29_12_reg_2685;
reg   [31:0] conv_2_out_1_load_3_reg_2692;
wire   [31:0] select_ln29_16_fu_1046_p3;
reg   [31:0] select_ln29_16_reg_2699;
reg   [31:0] conv_2_out_3_load_3_reg_2706;
wire   [31:0] select_ln29_1_fu_1137_p3;
reg   [31:0] select_ln29_1_reg_2713;
wire   [31:0] select_ln29_5_fu_1230_p3;
reg   [31:0] select_ln29_5_reg_2745;
wire   [31:0] select_ln29_9_fu_1319_p3;
reg   [31:0] select_ln29_9_reg_2752;
wire   [31:0] select_ln29_13_fu_1408_p3;
reg   [31:0] select_ln29_13_reg_2759;
wire   [31:0] select_ln29_17_fu_1497_p3;
reg   [31:0] select_ln29_17_reg_2766;
wire   [31:0] select_ln29_2_fu_1586_p3;
reg   [31:0] select_ln29_2_reg_2773;
wire   [31:0] select_ln29_6_fu_1675_p3;
reg   [31:0] select_ln29_6_reg_2780;
wire   [31:0] select_ln29_10_fu_1764_p3;
reg   [31:0] select_ln29_10_reg_2787;
wire   [31:0] select_ln29_14_fu_1853_p3;
reg   [31:0] select_ln29_14_reg_2794;
wire   [31:0] select_ln29_18_fu_1942_p3;
reg   [31:0] select_ln29_18_reg_2801;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage1_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_386_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_f_0_phi_fu_397_p4;
reg   [2:0] ap_phi_mux_r_0_phi_fu_408_p4;
wire  signed [63:0] sext_ln29_fu_609_p1;
wire  signed [63:0] sext_ln29_1_fu_626_p1;
wire   [63:0] zext_ln29_2_fu_649_p1;
wire   [63:0] zext_ln29_3_fu_677_p1;
wire  signed [63:0] sext_ln29_2_fu_733_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln29_3_fu_1144_p1;
wire   [63:0] zext_ln36_fu_1961_p1;
wire   [63:0] zext_ln36_1_fu_1986_p1;
wire   [63:0] zext_ln36_3_fu_2009_p1;
reg   [31:0] grp_fu_415_p0;
reg   [31:0] grp_fu_415_p1;
reg   [31:0] grp_fu_421_p0;
reg   [31:0] grp_fu_421_p1;
reg   [31:0] grp_fu_427_p0;
reg   [31:0] grp_fu_427_p1;
reg   [31:0] grp_fu_433_p0;
reg   [31:0] grp_fu_433_p1;
reg   [31:0] grp_fu_439_p0;
reg   [31:0] grp_fu_439_p1;
reg   [31:0] grp_fu_445_p0;
reg   [31:0] grp_fu_445_p1;
reg   [31:0] grp_fu_449_p0;
reg   [31:0] grp_fu_449_p1;
reg   [31:0] grp_fu_453_p0;
reg   [31:0] grp_fu_453_p1;
reg   [31:0] grp_fu_457_p0;
reg   [31:0] grp_fu_457_p1;
reg   [31:0] grp_fu_461_p0;
reg   [31:0] grp_fu_461_p1;
wire   [0:0] icmp_ln13_fu_521_p2;
wire   [4:0] f_fu_515_p2;
wire   [9:0] tmp_58_fu_559_p3;
wire   [10:0] zext_ln29_fu_567_p1;
wire   [10:0] zext_ln29_1_fu_571_p1;
wire   [10:0] sub_ln29_fu_575_p2;
wire   [4:0] trunc_ln29_fu_581_p1;
wire   [5:0] tmp_59_fu_591_p4;
wire   [4:0] or_ln29_35_fu_585_p2;
wire   [10:0] tmp_60_fu_601_p3;
wire   [10:0] or_ln29_36_fu_614_p2;
wire   [10:0] add_ln29_fu_620_p2;
wire   [8:0] tmp_62_fu_639_p4;
wire   [8:0] tmp_61_fu_631_p3;
wire   [8:0] or_ln29_37_fu_657_p2;
wire   [9:0] tmp_67_cast_fu_663_p3;
wire   [9:0] add_ln29_1_fu_671_p2;
wire   [3:0] shl_ln_fu_685_p3;
wire   [3:0] or_ln26_fu_692_p2;
wire   [9:0] tmp_63_fu_698_p3;
wire   [7:0] tmp_64_fu_710_p3;
wire   [10:0] zext_ln29_4_fu_706_p1;
wire   [10:0] zext_ln29_5_fu_718_p1;
wire   [10:0] sub_ln29_1_fu_722_p2;
wire   [10:0] add_ln29_2_fu_728_p2;
wire   [10:0] add_ln29_3_fu_738_p2;
wire   [8:0] tmp_66_fu_757_p3;
wire   [8:0] tmp_65_fu_749_p3;
wire   [8:0] or_ln29_38_fu_770_p2;
wire   [9:0] tmp_72_cast_fu_776_p3;
wire   [9:0] add_ln29_5_fu_784_p2;
wire   [31:0] bitcast_ln29_fu_800_p1;
wire   [7:0] tmp_2_fu_804_p4;
wire   [22:0] trunc_ln29_1_fu_814_p1;
wire   [0:0] icmp_ln29_1_fu_824_p2;
wire   [0:0] icmp_ln29_fu_818_p2;
wire   [0:0] or_ln29_fu_830_p2;
wire   [0:0] grp_fu_415_p2;
wire   [0:0] and_ln29_fu_836_p2;
wire   [31:0] bitcast_ln29_7_fu_851_p1;
wire   [7:0] tmp_12_fu_855_p4;
wire   [22:0] trunc_ln29_8_fu_865_p1;
wire   [0:0] icmp_ln29_15_fu_875_p2;
wire   [0:0] icmp_ln29_14_fu_869_p2;
wire   [0:0] or_ln29_7_fu_881_p2;
wire   [0:0] grp_fu_421_p2;
wire   [0:0] and_ln29_7_fu_887_p2;
wire   [31:0] bitcast_ln29_14_fu_902_p1;
wire   [7:0] tmp_23_fu_906_p4;
wire   [22:0] trunc_ln29_15_fu_916_p1;
wire   [0:0] icmp_ln29_29_fu_926_p2;
wire   [0:0] icmp_ln29_28_fu_920_p2;
wire   [0:0] or_ln29_14_fu_932_p2;
wire   [0:0] grp_fu_427_p2;
wire   [0:0] and_ln29_14_fu_938_p2;
wire   [31:0] bitcast_ln29_21_fu_953_p1;
wire   [7:0] tmp_34_fu_957_p4;
wire   [22:0] trunc_ln29_22_fu_967_p1;
wire   [0:0] icmp_ln29_43_fu_977_p2;
wire   [0:0] icmp_ln29_42_fu_971_p2;
wire   [0:0] or_ln29_21_fu_983_p2;
wire   [0:0] grp_fu_433_p2;
wire   [0:0] and_ln29_21_fu_989_p2;
wire   [31:0] bitcast_ln29_28_fu_1004_p1;
wire   [7:0] tmp_45_fu_1008_p4;
wire   [22:0] trunc_ln29_29_fu_1018_p1;
wire   [0:0] icmp_ln29_57_fu_1028_p2;
wire   [0:0] icmp_ln29_56_fu_1022_p2;
wire   [0:0] or_ln29_28_fu_1034_p2;
wire   [0:0] grp_fu_439_p2;
wire   [0:0] and_ln29_28_fu_1040_p2;
wire   [31:0] bitcast_ln29_1_fu_1055_p1;
wire   [31:0] bitcast_ln29_2_fu_1072_p1;
wire   [7:0] tmp_4_fu_1058_p4;
wire   [22:0] trunc_ln29_2_fu_1068_p1;
wire   [0:0] icmp_ln29_3_fu_1095_p2;
wire   [0:0] icmp_ln29_2_fu_1089_p2;
wire   [7:0] tmp_5_fu_1075_p4;
wire   [22:0] trunc_ln29_3_fu_1085_p1;
wire   [0:0] icmp_ln29_5_fu_1113_p2;
wire   [0:0] icmp_ln29_4_fu_1107_p2;
wire   [0:0] or_ln29_1_fu_1101_p2;
wire   [0:0] or_ln29_2_fu_1119_p2;
wire   [0:0] and_ln29_1_fu_1125_p2;
wire   [0:0] and_ln29_2_fu_1131_p2;
wire   [31:0] bitcast_ln29_8_fu_1148_p1;
wire   [31:0] bitcast_ln29_9_fu_1165_p1;
wire   [7:0] tmp_14_fu_1151_p4;
wire   [22:0] trunc_ln29_9_fu_1161_p1;
wire   [0:0] icmp_ln29_17_fu_1188_p2;
wire   [0:0] icmp_ln29_16_fu_1182_p2;
wire   [7:0] tmp_15_fu_1168_p4;
wire   [22:0] trunc_ln29_10_fu_1178_p1;
wire   [0:0] icmp_ln29_19_fu_1206_p2;
wire   [0:0] icmp_ln29_18_fu_1200_p2;
wire   [0:0] or_ln29_8_fu_1194_p2;
wire   [0:0] or_ln29_9_fu_1212_p2;
wire   [0:0] and_ln29_8_fu_1218_p2;
wire   [0:0] and_ln29_9_fu_1224_p2;
wire   [31:0] bitcast_ln29_15_fu_1237_p1;
wire   [31:0] bitcast_ln29_16_fu_1254_p1;
wire   [7:0] tmp_25_fu_1240_p4;
wire   [22:0] trunc_ln29_16_fu_1250_p1;
wire   [0:0] icmp_ln29_31_fu_1277_p2;
wire   [0:0] icmp_ln29_30_fu_1271_p2;
wire   [7:0] tmp_26_fu_1257_p4;
wire   [22:0] trunc_ln29_17_fu_1267_p1;
wire   [0:0] icmp_ln29_33_fu_1295_p2;
wire   [0:0] icmp_ln29_32_fu_1289_p2;
wire   [0:0] or_ln29_15_fu_1283_p2;
wire   [0:0] or_ln29_16_fu_1301_p2;
wire   [0:0] and_ln29_15_fu_1307_p2;
wire   [0:0] and_ln29_16_fu_1313_p2;
wire   [31:0] bitcast_ln29_22_fu_1326_p1;
wire   [31:0] bitcast_ln29_23_fu_1343_p1;
wire   [7:0] tmp_36_fu_1329_p4;
wire   [22:0] trunc_ln29_23_fu_1339_p1;
wire   [0:0] icmp_ln29_45_fu_1366_p2;
wire   [0:0] icmp_ln29_44_fu_1360_p2;
wire   [7:0] tmp_37_fu_1346_p4;
wire   [22:0] trunc_ln29_24_fu_1356_p1;
wire   [0:0] icmp_ln29_47_fu_1384_p2;
wire   [0:0] icmp_ln29_46_fu_1378_p2;
wire   [0:0] or_ln29_22_fu_1372_p2;
wire   [0:0] or_ln29_23_fu_1390_p2;
wire   [0:0] and_ln29_22_fu_1396_p2;
wire   [0:0] and_ln29_23_fu_1402_p2;
wire   [31:0] bitcast_ln29_29_fu_1415_p1;
wire   [31:0] bitcast_ln29_30_fu_1432_p1;
wire   [7:0] tmp_47_fu_1418_p4;
wire   [22:0] trunc_ln29_30_fu_1428_p1;
wire   [0:0] icmp_ln29_59_fu_1455_p2;
wire   [0:0] icmp_ln29_58_fu_1449_p2;
wire   [7:0] tmp_48_fu_1435_p4;
wire   [22:0] trunc_ln29_31_fu_1445_p1;
wire   [0:0] icmp_ln29_61_fu_1473_p2;
wire   [0:0] icmp_ln29_60_fu_1467_p2;
wire   [0:0] or_ln29_29_fu_1461_p2;
wire   [0:0] or_ln29_30_fu_1479_p2;
wire   [0:0] and_ln29_29_fu_1485_p2;
wire   [0:0] and_ln29_30_fu_1491_p2;
wire   [31:0] bitcast_ln29_3_fu_1504_p1;
wire   [31:0] bitcast_ln29_4_fu_1521_p1;
wire   [7:0] tmp_7_fu_1507_p4;
wire   [22:0] trunc_ln29_4_fu_1517_p1;
wire   [0:0] icmp_ln29_7_fu_1544_p2;
wire   [0:0] icmp_ln29_6_fu_1538_p2;
wire   [7:0] tmp_8_fu_1524_p4;
wire   [22:0] trunc_ln29_5_fu_1534_p1;
wire   [0:0] icmp_ln29_9_fu_1562_p2;
wire   [0:0] icmp_ln29_8_fu_1556_p2;
wire   [0:0] or_ln29_3_fu_1550_p2;
wire   [0:0] or_ln29_4_fu_1568_p2;
wire   [0:0] and_ln29_3_fu_1574_p2;
wire   [0:0] grp_fu_445_p2;
wire   [0:0] and_ln29_4_fu_1580_p2;
wire   [31:0] bitcast_ln29_10_fu_1593_p1;
wire   [31:0] bitcast_ln29_11_fu_1610_p1;
wire   [7:0] tmp_17_fu_1596_p4;
wire   [22:0] trunc_ln29_11_fu_1606_p1;
wire   [0:0] icmp_ln29_21_fu_1633_p2;
wire   [0:0] icmp_ln29_20_fu_1627_p2;
wire   [7:0] tmp_18_fu_1613_p4;
wire   [22:0] trunc_ln29_12_fu_1623_p1;
wire   [0:0] icmp_ln29_23_fu_1651_p2;
wire   [0:0] icmp_ln29_22_fu_1645_p2;
wire   [0:0] or_ln29_10_fu_1639_p2;
wire   [0:0] or_ln29_11_fu_1657_p2;
wire   [0:0] and_ln29_10_fu_1663_p2;
wire   [0:0] grp_fu_449_p2;
wire   [0:0] and_ln29_11_fu_1669_p2;
wire   [31:0] bitcast_ln29_17_fu_1682_p1;
wire   [31:0] bitcast_ln29_18_fu_1699_p1;
wire   [7:0] tmp_28_fu_1685_p4;
wire   [22:0] trunc_ln29_18_fu_1695_p1;
wire   [0:0] icmp_ln29_35_fu_1722_p2;
wire   [0:0] icmp_ln29_34_fu_1716_p2;
wire   [7:0] tmp_29_fu_1702_p4;
wire   [22:0] trunc_ln29_19_fu_1712_p1;
wire   [0:0] icmp_ln29_37_fu_1740_p2;
wire   [0:0] icmp_ln29_36_fu_1734_p2;
wire   [0:0] or_ln29_17_fu_1728_p2;
wire   [0:0] or_ln29_18_fu_1746_p2;
wire   [0:0] and_ln29_17_fu_1752_p2;
wire   [0:0] grp_fu_453_p2;
wire   [0:0] and_ln29_18_fu_1758_p2;
wire   [31:0] bitcast_ln29_24_fu_1771_p1;
wire   [31:0] bitcast_ln29_25_fu_1788_p1;
wire   [7:0] tmp_39_fu_1774_p4;
wire   [22:0] trunc_ln29_25_fu_1784_p1;
wire   [0:0] icmp_ln29_49_fu_1811_p2;
wire   [0:0] icmp_ln29_48_fu_1805_p2;
wire   [7:0] tmp_40_fu_1791_p4;
wire   [22:0] trunc_ln29_26_fu_1801_p1;
wire   [0:0] icmp_ln29_51_fu_1829_p2;
wire   [0:0] icmp_ln29_50_fu_1823_p2;
wire   [0:0] or_ln29_24_fu_1817_p2;
wire   [0:0] or_ln29_25_fu_1835_p2;
wire   [0:0] and_ln29_24_fu_1841_p2;
wire   [0:0] grp_fu_457_p2;
wire   [0:0] and_ln29_25_fu_1847_p2;
wire   [31:0] bitcast_ln29_31_fu_1860_p1;
wire   [31:0] bitcast_ln29_32_fu_1877_p1;
wire   [7:0] tmp_50_fu_1863_p4;
wire   [22:0] trunc_ln29_32_fu_1873_p1;
wire   [0:0] icmp_ln29_63_fu_1900_p2;
wire   [0:0] icmp_ln29_62_fu_1894_p2;
wire   [7:0] tmp_51_fu_1880_p4;
wire   [22:0] trunc_ln29_33_fu_1890_p1;
wire   [0:0] icmp_ln29_65_fu_1918_p2;
wire   [0:0] icmp_ln29_64_fu_1912_p2;
wire   [0:0] or_ln29_31_fu_1906_p2;
wire   [0:0] or_ln29_32_fu_1924_p2;
wire   [0:0] and_ln29_31_fu_1930_p2;
wire   [0:0] grp_fu_461_p2;
wire   [0:0] and_ln29_32_fu_1936_p2;
wire   [7:0] tmp_56_fu_1955_p3;
wire   [7:0] or_ln36_fu_1967_p2;
wire   [8:0] zext_ln14_3_fu_1952_p1;
wire   [8:0] tmp_58_cast_fu_1972_p3;
wire   [8:0] add_ln36_fu_1980_p2;
wire   [6:0] tmp_57_fu_1992_p3;
wire   [7:0] zext_ln14_2_fu_1949_p1;
wire   [7:0] zext_ln36_2_fu_1999_p1;
wire   [7:0] add_ln36_1_fu_2003_p2;
wire   [31:0] bitcast_ln29_5_fu_2014_p1;
wire   [31:0] bitcast_ln29_6_fu_2032_p1;
wire   [7:0] tmp_s_fu_2018_p4;
wire   [22:0] trunc_ln29_6_fu_2028_p1;
wire   [0:0] icmp_ln29_11_fu_2055_p2;
wire   [0:0] icmp_ln29_10_fu_2049_p2;
wire   [7:0] tmp_10_fu_2035_p4;
wire   [22:0] trunc_ln29_7_fu_2045_p1;
wire   [0:0] icmp_ln29_13_fu_2073_p2;
wire   [0:0] icmp_ln29_12_fu_2067_p2;
wire   [0:0] or_ln29_5_fu_2061_p2;
wire   [0:0] or_ln29_6_fu_2079_p2;
wire   [0:0] and_ln29_5_fu_2085_p2;
wire   [0:0] and_ln29_6_fu_2091_p2;
wire   [31:0] bitcast_ln29_12_fu_2105_p1;
wire   [31:0] bitcast_ln29_13_fu_2123_p1;
wire   [7:0] tmp_20_fu_2109_p4;
wire   [22:0] trunc_ln29_13_fu_2119_p1;
wire   [0:0] icmp_ln29_25_fu_2146_p2;
wire   [0:0] icmp_ln29_24_fu_2140_p2;
wire   [7:0] tmp_21_fu_2126_p4;
wire   [22:0] trunc_ln29_14_fu_2136_p1;
wire   [0:0] icmp_ln29_27_fu_2164_p2;
wire   [0:0] icmp_ln29_26_fu_2158_p2;
wire   [0:0] or_ln29_12_fu_2152_p2;
wire   [0:0] or_ln29_13_fu_2170_p2;
wire   [0:0] and_ln29_12_fu_2176_p2;
wire   [0:0] and_ln29_13_fu_2182_p2;
wire   [31:0] bitcast_ln29_19_fu_2196_p1;
wire   [31:0] bitcast_ln29_20_fu_2214_p1;
wire   [7:0] tmp_31_fu_2200_p4;
wire   [22:0] trunc_ln29_20_fu_2210_p1;
wire   [0:0] icmp_ln29_39_fu_2237_p2;
wire   [0:0] icmp_ln29_38_fu_2231_p2;
wire   [7:0] tmp_32_fu_2217_p4;
wire   [22:0] trunc_ln29_21_fu_2227_p1;
wire   [0:0] icmp_ln29_41_fu_2255_p2;
wire   [0:0] icmp_ln29_40_fu_2249_p2;
wire   [0:0] or_ln29_19_fu_2243_p2;
wire   [0:0] or_ln29_20_fu_2261_p2;
wire   [0:0] and_ln29_19_fu_2267_p2;
wire   [0:0] and_ln29_20_fu_2273_p2;
wire   [31:0] bitcast_ln29_26_fu_2287_p1;
wire   [31:0] bitcast_ln29_27_fu_2305_p1;
wire   [7:0] tmp_42_fu_2291_p4;
wire   [22:0] trunc_ln29_27_fu_2301_p1;
wire   [0:0] icmp_ln29_53_fu_2328_p2;
wire   [0:0] icmp_ln29_52_fu_2322_p2;
wire   [7:0] tmp_43_fu_2308_p4;
wire   [22:0] trunc_ln29_28_fu_2318_p1;
wire   [0:0] icmp_ln29_55_fu_2346_p2;
wire   [0:0] icmp_ln29_54_fu_2340_p2;
wire   [0:0] or_ln29_26_fu_2334_p2;
wire   [0:0] or_ln29_27_fu_2352_p2;
wire   [0:0] and_ln29_26_fu_2358_p2;
wire   [0:0] and_ln29_27_fu_2364_p2;
wire   [31:0] bitcast_ln29_33_fu_2378_p1;
wire   [31:0] bitcast_ln29_34_fu_2396_p1;
wire   [7:0] tmp_53_fu_2382_p4;
wire   [22:0] trunc_ln29_34_fu_2392_p1;
wire   [0:0] icmp_ln29_67_fu_2419_p2;
wire   [0:0] icmp_ln29_66_fu_2413_p2;
wire   [7:0] tmp_54_fu_2399_p4;
wire   [22:0] trunc_ln29_35_fu_2409_p1;
wire   [0:0] icmp_ln29_69_fu_2437_p2;
wire   [0:0] icmp_ln29_68_fu_2431_p2;
wire   [0:0] or_ln29_33_fu_2425_p2;
wire   [0:0] or_ln29_34_fu_2443_p2;
wire   [0:0] and_ln29_33_fu_2449_p2;
wire   [0:0] and_ln29_34_fu_2455_p2;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state8;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_415_p0),
    .din1(grp_fu_415_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_415_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_421_p0),
    .din1(grp_fu_421_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_421_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_427_p0),
    .din1(grp_fu_427_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_427_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_433_p0),
    .din1(grp_fu_433_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_433_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_439_p0),
    .din1(grp_fu_439_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_439_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_445_p0),
    .din1(grp_fu_445_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_445_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_449_p0),
    .din1(grp_fu_449_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_449_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_453_p0),
    .din1(grp_fu_453_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_453_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_457_p0),
    .din1(grp_fu_457_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_457_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_461_p0),
    .din1(grp_fu_461_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_461_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469 == 1'd0))) begin
        f_0_reg_393 <= select_ln29_21_reg_2486;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_393 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469 == 1'd0))) begin
        indvar_flatten_reg_382 <= add_ln10_reg_2473;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_382 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469 == 1'd0))) begin
        r_0_reg_404 <= r_reg_2638;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_404 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0))) begin
        reg_470 <= conv_2_out_0_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_470 <= conv_2_out_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0))) begin
        reg_477 <= conv_2_out_2_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_477 <= conv_2_out_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0))) begin
        reg_484 <= conv_2_out_4_q1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        reg_484 <= conv_2_out_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln10_reg_2473 <= add_ln10_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln29_4_reg_2573 <= add_ln29_4_fu_744_p2;
        zext_ln29_6_reg_2578[4 : 0] <= zext_ln29_6_fu_764_p1[4 : 0];
zext_ln29_6_reg_2578[8 : 6] <= zext_ln29_6_fu_764_p1[8 : 6];
        zext_ln29_7_reg_2584[9 : 0] <= zext_ln29_7_fu_789_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469 == 1'd0))) begin
        conv_2_out_0_load_1_reg_2650 <= conv_2_out_0_q0;
        conv_2_out_1_load_3_reg_2692 <= conv_2_out_1_q0;
        conv_2_out_2_load_1_reg_2664 <= conv_2_out_2_q0;
        conv_2_out_3_load_3_reg_2706 <= conv_2_out_3_q0;
        conv_2_out_4_load_1_reg_2678 <= conv_2_out_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_2_out_0_load_2_reg_2617 <= conv_2_out_0_q1;
        conv_2_out_1_load_reg_2561 <= conv_2_out_1_q0;
        conv_2_out_2_load_2_reg_2624 <= conv_2_out_2_q1;
        conv_2_out_3_load_reg_2610 <= conv_2_out_3_q0;
        conv_2_out_4_load_2_reg_2631 <= conv_2_out_4_q1;
        r_reg_2638 <= r_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln10_reg_2469 <= icmp_ln10_fu_503_p2;
        icmp_ln10_reg_2469_pp0_iter1_reg <= icmp_ln10_reg_2469;
        icmp_ln10_reg_2469_pp0_iter2_reg <= icmp_ln10_reg_2469_pp0_iter1_reg;
        select_ln29_20_reg_2478_pp0_iter1_reg <= select_ln29_20_reg_2478;
        select_ln29_20_reg_2478_pp0_iter2_reg <= select_ln29_20_reg_2478_pp0_iter1_reg;
        select_ln29_21_reg_2486_pp0_iter1_reg <= select_ln29_21_reg_2486;
        select_ln29_21_reg_2486_pp0_iter2_reg <= select_ln29_21_reg_2486_pp0_iter1_reg;
        tmp_reg_2506_pp0_iter1_reg[7 : 5] <= tmp_reg_2506[7 : 5];
        tmp_reg_2506_pp0_iter2_reg[7 : 5] <= tmp_reg_2506_pp0_iter1_reg[7 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_491 <= conv_2_out_1_q1;
        reg_497 <= conv_2_out_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0))) begin
        select_ln29_10_reg_2787 <= select_ln29_10_fu_1764_p3;
        select_ln29_14_reg_2794 <= select_ln29_14_fu_1853_p3;
        select_ln29_18_reg_2801 <= select_ln29_18_fu_1942_p3;
        select_ln29_2_reg_2773 <= select_ln29_2_fu_1586_p3;
        select_ln29_6_reg_2780 <= select_ln29_6_fu_1675_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_2469 == 1'd0))) begin
        select_ln29_12_reg_2685 <= select_ln29_12_fu_995_p3;
        select_ln29_16_reg_2699 <= select_ln29_16_fu_1046_p3;
        select_ln29_4_reg_2657 <= select_ln29_4_fu_893_p3;
        select_ln29_8_reg_2671 <= select_ln29_8_fu_944_p3;
        select_ln29_reg_2643 <= select_ln29_fu_842_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln29_13_reg_2759 <= select_ln29_13_fu_1408_p3;
        select_ln29_17_reg_2766 <= select_ln29_17_fu_1497_p3;
        select_ln29_1_reg_2713 <= select_ln29_1_fu_1137_p3;
        select_ln29_5_reg_2745 <= select_ln29_5_fu_1230_p3;
        select_ln29_9_reg_2752 <= select_ln29_9_fu_1319_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_503_p2 == 1'd0))) begin
        select_ln29_20_reg_2478 <= select_ln29_20_fu_527_p3;
        tmp_reg_2506[7 : 5] <= tmp_fu_551_p3[7 : 5];
        zext_ln14_1_reg_2500[4 : 0] <= zext_ln14_1_fu_547_p1[4 : 0];
        zext_ln14_reg_2495[4 : 0] <= zext_ln14_fu_543_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_503_p2 == 1'd0))) begin
        select_ln29_21_reg_2486 <= select_ln29_21_fu_535_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_503_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2469 == 1'd0))) begin
        ap_phi_mux_f_0_phi_fu_397_p4 = select_ln29_21_reg_2486;
    end else begin
        ap_phi_mux_f_0_phi_fu_397_p4 = f_0_reg_393;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2469 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_386_p4 = add_ln10_reg_2473;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_386_p4 = indvar_flatten_reg_382;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln10_reg_2469 == 1'd0))) begin
        ap_phi_mux_r_0_phi_fu_408_p4 = r_reg_2638;
    end else begin
        ap_phi_mux_r_0_phi_fu_408_p4 = r_0_reg_404;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_0_address0 = sext_ln29_2_fu_733_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_0_address0 = sext_ln29_fu_609_p1;
        end else begin
            conv_2_out_0_address0 = 'bx;
        end
    end else begin
        conv_2_out_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_0_address1 = sext_ln29_3_fu_1144_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_0_address1 = sext_ln29_1_fu_626_p1;
    end else begin
        conv_2_out_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_0_ce0 = 1'b1;
    end else begin
        conv_2_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_0_ce1 = 1'b1;
    end else begin
        conv_2_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_1_address0 = zext_ln29_7_fu_789_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_1_address0 = zext_ln29_2_fu_649_p1;
        end else begin
            conv_2_out_1_address0 = 'bx;
        end
    end else begin
        conv_2_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_1_address1 = zext_ln29_6_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_1_address1 = zext_ln29_3_fu_677_p1;
    end else begin
        conv_2_out_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_1_ce0 = 1'b1;
    end else begin
        conv_2_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_1_ce1 = 1'b1;
    end else begin
        conv_2_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_2_address0 = zext_ln29_6_fu_764_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_2_address0 = zext_ln29_2_fu_649_p1;
        end else begin
            conv_2_out_2_address0 = 'bx;
        end
    end else begin
        conv_2_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_2_address1 = zext_ln29_7_reg_2584;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_2_address1 = zext_ln29_3_fu_677_p1;
    end else begin
        conv_2_out_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_2_ce0 = 1'b1;
    end else begin
        conv_2_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_2_ce1 = 1'b1;
    end else begin
        conv_2_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_3_address0 = zext_ln29_7_fu_789_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_3_address0 = zext_ln29_2_fu_649_p1;
        end else begin
            conv_2_out_3_address0 = 'bx;
        end
    end else begin
        conv_2_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_3_address1 = zext_ln29_6_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_3_address1 = zext_ln29_3_fu_677_p1;
    end else begin
        conv_2_out_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_3_ce0 = 1'b1;
    end else begin
        conv_2_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_3_ce1 = 1'b1;
    end else begin
        conv_2_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_2_out_4_address0 = zext_ln29_6_fu_764_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_2_out_4_address0 = zext_ln29_2_fu_649_p1;
        end else begin
            conv_2_out_4_address0 = 'bx;
        end
    end else begin
        conv_2_out_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_2_out_4_address1 = zext_ln29_7_reg_2584;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_2_out_4_address1 = zext_ln29_3_fu_677_p1;
    end else begin
        conv_2_out_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_4_ce0 = 1'b1;
    end else begin
        conv_2_out_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_2_out_4_ce1 = 1'b1;
    end else begin
        conv_2_out_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_415_p0 = conv_2_out_1_load_reg_2561;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_415_p0 = conv_2_out_0_q0;
    end else begin
        grp_fu_415_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_415_p1 = select_ln29_fu_842_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_415_p1 = 32'd8388608;
    end else begin
        grp_fu_415_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_421_p0 = conv_2_out_3_load_reg_2610;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_421_p0 = conv_2_out_2_q0;
    end else begin
        grp_fu_421_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_421_p1 = select_ln29_4_fu_893_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_421_p1 = 32'd8388608;
    end else begin
        grp_fu_421_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_427_p0 = conv_2_out_0_load_2_reg_2617;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_427_p0 = conv_2_out_4_q0;
    end else begin
        grp_fu_427_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_427_p1 = select_ln29_8_fu_944_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_427_p1 = 32'd8388608;
    end else begin
        grp_fu_427_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_433_p0 = conv_2_out_2_load_2_reg_2624;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_433_p0 = conv_2_out_1_q1;
    end else begin
        grp_fu_433_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_433_p1 = select_ln29_12_fu_995_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_433_p1 = 32'd8388608;
    end else begin
        grp_fu_433_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_439_p0 = conv_2_out_4_load_2_reg_2631;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_439_p0 = conv_2_out_3_q1;
    end else begin
        grp_fu_439_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_439_p1 = select_ln29_16_fu_1046_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_439_p1 = 32'd8388608;
    end else begin
        grp_fu_439_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_445_p0 = conv_2_out_1_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_445_p0 = conv_2_out_0_load_1_reg_2650;
    end else begin
        grp_fu_445_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_445_p1 = select_ln29_2_fu_1586_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_445_p1 = select_ln29_1_fu_1137_p3;
    end else begin
        grp_fu_445_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_449_p0 = conv_2_out_3_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_449_p0 = conv_2_out_2_load_1_reg_2664;
    end else begin
        grp_fu_449_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_449_p1 = select_ln29_6_fu_1675_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_449_p1 = select_ln29_5_fu_1230_p3;
    end else begin
        grp_fu_449_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p0 = conv_2_out_0_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_453_p0 = conv_2_out_4_load_1_reg_2678;
    end else begin
        grp_fu_453_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_453_p1 = select_ln29_10_fu_1764_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_453_p1 = select_ln29_9_fu_1319_p3;
    end else begin
        grp_fu_453_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_457_p0 = conv_2_out_2_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_457_p0 = conv_2_out_1_load_3_reg_2692;
    end else begin
        grp_fu_457_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_457_p1 = select_ln29_14_fu_1853_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_457_p1 = select_ln29_13_fu_1408_p3;
    end else begin
        grp_fu_457_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_461_p0 = conv_2_out_4_q1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_461_p0 = conv_2_out_3_load_3_reg_2706;
    end else begin
        grp_fu_461_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_461_p1 = select_ln29_18_fu_1942_p3;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_461_p1 = select_ln29_17_fu_1497_p3;
    end else begin
        grp_fu_461_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_ce0 = 1'b1;
    end else begin
        max_pool_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_ce1 = 1'b1;
    end else begin
        max_pool_out_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_we0 = 1'b1;
    end else begin
        max_pool_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_0_we1 = 1'b1;
    end else begin
        max_pool_out_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_ce0 = 1'b1;
    end else begin
        max_pool_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_ce1 = 1'b1;
    end else begin
        max_pool_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_we0 = 1'b1;
    end else begin
        max_pool_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_1_we1 = 1'b1;
    end else begin
        max_pool_out_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_2_0_ce0 = 1'b1;
    end else begin
        max_pool_out_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln10_reg_2469_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        max_pool_out_2_0_we0 = 1'b1;
    end else begin
        max_pool_out_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_503_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln10_fu_503_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_509_p2 = (ap_phi_mux_indvar_flatten_phi_fu_386_p4 + 7'd1);

assign add_ln29_1_fu_671_p2 = (zext_ln14_fu_543_p1 + tmp_67_cast_fu_663_p3);

assign add_ln29_2_fu_728_p2 = (zext_ln14_1_reg_2500 + sub_ln29_1_fu_722_p2);

assign add_ln29_3_fu_738_p2 = (11'd16 + sub_ln29_1_fu_722_p2);

assign add_ln29_4_fu_744_p2 = (zext_ln14_1_reg_2500 + add_ln29_3_fu_738_p2);

assign add_ln29_5_fu_784_p2 = (zext_ln14_reg_2495 + tmp_72_cast_fu_776_p3);

assign add_ln29_fu_620_p2 = (zext_ln14_1_fu_547_p1 + or_ln29_36_fu_614_p2);

assign add_ln36_1_fu_2003_p2 = (zext_ln14_2_fu_1949_p1 + zext_ln36_2_fu_1999_p1);

assign add_ln36_fu_1980_p2 = (zext_ln14_3_fu_1952_p1 + tmp_58_cast_fu_1972_p3);

assign and_ln29_10_fu_1663_p2 = (or_ln29_11_fu_1657_p2 & or_ln29_10_fu_1639_p2);

assign and_ln29_11_fu_1669_p2 = (grp_fu_449_p2 & and_ln29_10_fu_1663_p2);

assign and_ln29_12_fu_2176_p2 = (or_ln29_13_fu_2170_p2 & or_ln29_12_fu_2152_p2);

assign and_ln29_13_fu_2182_p2 = (grp_fu_449_p2 & and_ln29_12_fu_2176_p2);

assign and_ln29_14_fu_938_p2 = (or_ln29_14_fu_932_p2 & grp_fu_427_p2);

assign and_ln29_15_fu_1307_p2 = (or_ln29_16_fu_1301_p2 & or_ln29_15_fu_1283_p2);

assign and_ln29_16_fu_1313_p2 = (grp_fu_427_p2 & and_ln29_15_fu_1307_p2);

assign and_ln29_17_fu_1752_p2 = (or_ln29_18_fu_1746_p2 & or_ln29_17_fu_1728_p2);

assign and_ln29_18_fu_1758_p2 = (grp_fu_453_p2 & and_ln29_17_fu_1752_p2);

assign and_ln29_19_fu_2267_p2 = (or_ln29_20_fu_2261_p2 & or_ln29_19_fu_2243_p2);

assign and_ln29_1_fu_1125_p2 = (or_ln29_2_fu_1119_p2 & or_ln29_1_fu_1101_p2);

assign and_ln29_20_fu_2273_p2 = (grp_fu_453_p2 & and_ln29_19_fu_2267_p2);

assign and_ln29_21_fu_989_p2 = (or_ln29_21_fu_983_p2 & grp_fu_433_p2);

assign and_ln29_22_fu_1396_p2 = (or_ln29_23_fu_1390_p2 & or_ln29_22_fu_1372_p2);

assign and_ln29_23_fu_1402_p2 = (grp_fu_433_p2 & and_ln29_22_fu_1396_p2);

assign and_ln29_24_fu_1841_p2 = (or_ln29_25_fu_1835_p2 & or_ln29_24_fu_1817_p2);

assign and_ln29_25_fu_1847_p2 = (grp_fu_457_p2 & and_ln29_24_fu_1841_p2);

assign and_ln29_26_fu_2358_p2 = (or_ln29_27_fu_2352_p2 & or_ln29_26_fu_2334_p2);

assign and_ln29_27_fu_2364_p2 = (grp_fu_457_p2 & and_ln29_26_fu_2358_p2);

assign and_ln29_28_fu_1040_p2 = (or_ln29_28_fu_1034_p2 & grp_fu_439_p2);

assign and_ln29_29_fu_1485_p2 = (or_ln29_30_fu_1479_p2 & or_ln29_29_fu_1461_p2);

assign and_ln29_2_fu_1131_p2 = (grp_fu_415_p2 & and_ln29_1_fu_1125_p2);

assign and_ln29_30_fu_1491_p2 = (grp_fu_439_p2 & and_ln29_29_fu_1485_p2);

assign and_ln29_31_fu_1930_p2 = (or_ln29_32_fu_1924_p2 & or_ln29_31_fu_1906_p2);

assign and_ln29_32_fu_1936_p2 = (grp_fu_461_p2 & and_ln29_31_fu_1930_p2);

assign and_ln29_33_fu_2449_p2 = (or_ln29_34_fu_2443_p2 & or_ln29_33_fu_2425_p2);

assign and_ln29_34_fu_2455_p2 = (grp_fu_461_p2 & and_ln29_33_fu_2449_p2);

assign and_ln29_3_fu_1574_p2 = (or_ln29_4_fu_1568_p2 & or_ln29_3_fu_1550_p2);

assign and_ln29_4_fu_1580_p2 = (grp_fu_445_p2 & and_ln29_3_fu_1574_p2);

assign and_ln29_5_fu_2085_p2 = (or_ln29_6_fu_2079_p2 & or_ln29_5_fu_2061_p2);

assign and_ln29_6_fu_2091_p2 = (grp_fu_445_p2 & and_ln29_5_fu_2085_p2);

assign and_ln29_7_fu_887_p2 = (or_ln29_7_fu_881_p2 & grp_fu_421_p2);

assign and_ln29_8_fu_1218_p2 = (or_ln29_9_fu_1212_p2 & or_ln29_8_fu_1194_p2);

assign and_ln29_9_fu_1224_p2 = (grp_fu_421_p2 & and_ln29_8_fu_1218_p2);

assign and_ln29_fu_836_p2 = (or_ln29_fu_830_p2 & grp_fu_415_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln29_10_fu_1593_p1 = conv_2_out_2_load_1_reg_2664;

assign bitcast_ln29_11_fu_1610_p1 = select_ln29_5_reg_2745;

assign bitcast_ln29_12_fu_2105_p1 = reg_497;

assign bitcast_ln29_13_fu_2123_p1 = select_ln29_6_reg_2780;

assign bitcast_ln29_14_fu_902_p1 = reg_484;

assign bitcast_ln29_15_fu_1237_p1 = conv_2_out_0_load_2_reg_2617;

assign bitcast_ln29_16_fu_1254_p1 = select_ln29_8_reg_2671;

assign bitcast_ln29_17_fu_1682_p1 = conv_2_out_4_load_1_reg_2678;

assign bitcast_ln29_18_fu_1699_p1 = select_ln29_9_reg_2752;

assign bitcast_ln29_19_fu_2196_p1 = reg_470;

assign bitcast_ln29_1_fu_1055_p1 = conv_2_out_1_load_reg_2561;

assign bitcast_ln29_20_fu_2214_p1 = select_ln29_10_reg_2787;

assign bitcast_ln29_21_fu_953_p1 = reg_491;

assign bitcast_ln29_22_fu_1326_p1 = conv_2_out_2_load_2_reg_2624;

assign bitcast_ln29_23_fu_1343_p1 = select_ln29_12_reg_2685;

assign bitcast_ln29_24_fu_1771_p1 = conv_2_out_1_load_3_reg_2692;

assign bitcast_ln29_25_fu_1788_p1 = select_ln29_13_reg_2759;

assign bitcast_ln29_26_fu_2287_p1 = reg_477;

assign bitcast_ln29_27_fu_2305_p1 = select_ln29_14_reg_2794;

assign bitcast_ln29_28_fu_1004_p1 = reg_497;

assign bitcast_ln29_29_fu_1415_p1 = conv_2_out_4_load_2_reg_2631;

assign bitcast_ln29_2_fu_1072_p1 = select_ln29_reg_2643;

assign bitcast_ln29_30_fu_1432_p1 = select_ln29_16_reg_2699;

assign bitcast_ln29_31_fu_1860_p1 = conv_2_out_3_load_3_reg_2706;

assign bitcast_ln29_32_fu_1877_p1 = select_ln29_17_reg_2766;

assign bitcast_ln29_33_fu_2378_p1 = reg_484;

assign bitcast_ln29_34_fu_2396_p1 = select_ln29_18_reg_2801;

assign bitcast_ln29_3_fu_1504_p1 = conv_2_out_0_load_1_reg_2650;

assign bitcast_ln29_4_fu_1521_p1 = select_ln29_1_reg_2713;

assign bitcast_ln29_5_fu_2014_p1 = reg_491;

assign bitcast_ln29_6_fu_2032_p1 = select_ln29_2_reg_2773;

assign bitcast_ln29_7_fu_851_p1 = reg_477;

assign bitcast_ln29_8_fu_1148_p1 = conv_2_out_3_load_reg_2610;

assign bitcast_ln29_9_fu_1165_p1 = select_ln29_4_reg_2657;

assign bitcast_ln29_fu_800_p1 = reg_470;

assign f_fu_515_p2 = (5'd1 + ap_phi_mux_f_0_phi_fu_397_p4);

assign icmp_ln10_fu_503_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_386_p4 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_521_p2 = ((ap_phi_mux_r_0_phi_fu_408_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln29_10_fu_2049_p2 = ((tmp_s_fu_2018_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_11_fu_2055_p2 = ((trunc_ln29_6_fu_2028_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_12_fu_2067_p2 = ((tmp_10_fu_2035_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_13_fu_2073_p2 = ((trunc_ln29_7_fu_2045_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_14_fu_869_p2 = ((tmp_12_fu_855_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_15_fu_875_p2 = ((trunc_ln29_8_fu_865_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_16_fu_1182_p2 = ((tmp_14_fu_1151_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_17_fu_1188_p2 = ((trunc_ln29_9_fu_1161_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_18_fu_1200_p2 = ((tmp_15_fu_1168_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_19_fu_1206_p2 = ((trunc_ln29_10_fu_1178_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_1_fu_824_p2 = ((trunc_ln29_1_fu_814_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_20_fu_1627_p2 = ((tmp_17_fu_1596_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_21_fu_1633_p2 = ((trunc_ln29_11_fu_1606_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_22_fu_1645_p2 = ((tmp_18_fu_1613_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_23_fu_1651_p2 = ((trunc_ln29_12_fu_1623_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_24_fu_2140_p2 = ((tmp_20_fu_2109_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_25_fu_2146_p2 = ((trunc_ln29_13_fu_2119_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_26_fu_2158_p2 = ((tmp_21_fu_2126_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_27_fu_2164_p2 = ((trunc_ln29_14_fu_2136_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_28_fu_920_p2 = ((tmp_23_fu_906_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_29_fu_926_p2 = ((trunc_ln29_15_fu_916_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_2_fu_1089_p2 = ((tmp_4_fu_1058_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_30_fu_1271_p2 = ((tmp_25_fu_1240_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_31_fu_1277_p2 = ((trunc_ln29_16_fu_1250_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_32_fu_1289_p2 = ((tmp_26_fu_1257_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_33_fu_1295_p2 = ((trunc_ln29_17_fu_1267_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_34_fu_1716_p2 = ((tmp_28_fu_1685_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_35_fu_1722_p2 = ((trunc_ln29_18_fu_1695_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_36_fu_1734_p2 = ((tmp_29_fu_1702_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_37_fu_1740_p2 = ((trunc_ln29_19_fu_1712_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_38_fu_2231_p2 = ((tmp_31_fu_2200_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_39_fu_2237_p2 = ((trunc_ln29_20_fu_2210_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_3_fu_1095_p2 = ((trunc_ln29_2_fu_1068_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_40_fu_2249_p2 = ((tmp_32_fu_2217_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_41_fu_2255_p2 = ((trunc_ln29_21_fu_2227_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_42_fu_971_p2 = ((tmp_34_fu_957_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_43_fu_977_p2 = ((trunc_ln29_22_fu_967_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_44_fu_1360_p2 = ((tmp_36_fu_1329_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_45_fu_1366_p2 = ((trunc_ln29_23_fu_1339_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_46_fu_1378_p2 = ((tmp_37_fu_1346_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_47_fu_1384_p2 = ((trunc_ln29_24_fu_1356_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_48_fu_1805_p2 = ((tmp_39_fu_1774_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_49_fu_1811_p2 = ((trunc_ln29_25_fu_1784_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_4_fu_1107_p2 = ((tmp_5_fu_1075_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_50_fu_1823_p2 = ((tmp_40_fu_1791_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_51_fu_1829_p2 = ((trunc_ln29_26_fu_1801_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_52_fu_2322_p2 = ((tmp_42_fu_2291_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_53_fu_2328_p2 = ((trunc_ln29_27_fu_2301_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_54_fu_2340_p2 = ((tmp_43_fu_2308_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_55_fu_2346_p2 = ((trunc_ln29_28_fu_2318_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_56_fu_1022_p2 = ((tmp_45_fu_1008_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_57_fu_1028_p2 = ((trunc_ln29_29_fu_1018_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_58_fu_1449_p2 = ((tmp_47_fu_1418_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_59_fu_1455_p2 = ((trunc_ln29_30_fu_1428_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_5_fu_1113_p2 = ((trunc_ln29_3_fu_1085_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_60_fu_1467_p2 = ((tmp_48_fu_1435_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_61_fu_1473_p2 = ((trunc_ln29_31_fu_1445_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_62_fu_1894_p2 = ((tmp_50_fu_1863_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_63_fu_1900_p2 = ((trunc_ln29_32_fu_1873_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_64_fu_1912_p2 = ((tmp_51_fu_1880_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_65_fu_1918_p2 = ((trunc_ln29_33_fu_1890_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_66_fu_2413_p2 = ((tmp_53_fu_2382_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_67_fu_2419_p2 = ((trunc_ln29_34_fu_2392_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_68_fu_2431_p2 = ((tmp_54_fu_2399_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_69_fu_2437_p2 = ((trunc_ln29_35_fu_2409_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_6_fu_1538_p2 = ((tmp_7_fu_1507_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1544_p2 = ((trunc_ln29_4_fu_1517_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_8_fu_1556_p2 = ((tmp_8_fu_1524_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln29_9_fu_1562_p2 = ((trunc_ln29_5_fu_1534_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_818_p2 = ((tmp_2_fu_804_p4 != 8'd255) ? 1'b1 : 1'b0);

assign max_pool_out_0_address0 = zext_ln36_fu_1961_p1;

assign max_pool_out_0_address1 = zext_ln36_1_fu_1986_p1;

assign max_pool_out_0_d0 = ((and_ln29_6_fu_2091_p2[0:0] === 1'b1) ? reg_491 : select_ln29_2_reg_2773);

assign max_pool_out_0_d1 = ((and_ln29_27_fu_2364_p2[0:0] === 1'b1) ? reg_477 : select_ln29_14_reg_2794);

assign max_pool_out_1_address0 = zext_ln36_fu_1961_p1;

assign max_pool_out_1_address1 = zext_ln36_1_fu_1986_p1;

assign max_pool_out_1_d0 = ((and_ln29_13_fu_2182_p2[0:0] === 1'b1) ? reg_497 : select_ln29_6_reg_2780);

assign max_pool_out_1_d1 = ((and_ln29_34_fu_2455_p2[0:0] === 1'b1) ? reg_484 : select_ln29_18_reg_2801);

assign max_pool_out_2_0_address0 = zext_ln36_3_fu_2009_p1;

assign max_pool_out_2_0_d0 = ((and_ln29_20_fu_2273_p2[0:0] === 1'b1) ? reg_470 : select_ln29_10_reg_2787);

assign or_ln26_fu_692_p2 = (shl_ln_fu_685_p3 | 4'd1);

assign or_ln29_10_fu_1639_p2 = (icmp_ln29_21_fu_1633_p2 | icmp_ln29_20_fu_1627_p2);

assign or_ln29_11_fu_1657_p2 = (icmp_ln29_23_fu_1651_p2 | icmp_ln29_22_fu_1645_p2);

assign or_ln29_12_fu_2152_p2 = (icmp_ln29_25_fu_2146_p2 | icmp_ln29_24_fu_2140_p2);

assign or_ln29_13_fu_2170_p2 = (icmp_ln29_27_fu_2164_p2 | icmp_ln29_26_fu_2158_p2);

assign or_ln29_14_fu_932_p2 = (icmp_ln29_29_fu_926_p2 | icmp_ln29_28_fu_920_p2);

assign or_ln29_15_fu_1283_p2 = (icmp_ln29_31_fu_1277_p2 | icmp_ln29_30_fu_1271_p2);

assign or_ln29_16_fu_1301_p2 = (icmp_ln29_33_fu_1295_p2 | icmp_ln29_32_fu_1289_p2);

assign or_ln29_17_fu_1728_p2 = (icmp_ln29_35_fu_1722_p2 | icmp_ln29_34_fu_1716_p2);

assign or_ln29_18_fu_1746_p2 = (icmp_ln29_37_fu_1740_p2 | icmp_ln29_36_fu_1734_p2);

assign or_ln29_19_fu_2243_p2 = (icmp_ln29_39_fu_2237_p2 | icmp_ln29_38_fu_2231_p2);

assign or_ln29_1_fu_1101_p2 = (icmp_ln29_3_fu_1095_p2 | icmp_ln29_2_fu_1089_p2);

assign or_ln29_20_fu_2261_p2 = (icmp_ln29_41_fu_2255_p2 | icmp_ln29_40_fu_2249_p2);

assign or_ln29_21_fu_983_p2 = (icmp_ln29_43_fu_977_p2 | icmp_ln29_42_fu_971_p2);

assign or_ln29_22_fu_1372_p2 = (icmp_ln29_45_fu_1366_p2 | icmp_ln29_44_fu_1360_p2);

assign or_ln29_23_fu_1390_p2 = (icmp_ln29_47_fu_1384_p2 | icmp_ln29_46_fu_1378_p2);

assign or_ln29_24_fu_1817_p2 = (icmp_ln29_49_fu_1811_p2 | icmp_ln29_48_fu_1805_p2);

assign or_ln29_25_fu_1835_p2 = (icmp_ln29_51_fu_1829_p2 | icmp_ln29_50_fu_1823_p2);

assign or_ln29_26_fu_2334_p2 = (icmp_ln29_53_fu_2328_p2 | icmp_ln29_52_fu_2322_p2);

assign or_ln29_27_fu_2352_p2 = (icmp_ln29_55_fu_2346_p2 | icmp_ln29_54_fu_2340_p2);

assign or_ln29_28_fu_1034_p2 = (icmp_ln29_57_fu_1028_p2 | icmp_ln29_56_fu_1022_p2);

assign or_ln29_29_fu_1461_p2 = (icmp_ln29_59_fu_1455_p2 | icmp_ln29_58_fu_1449_p2);

assign or_ln29_2_fu_1119_p2 = (icmp_ln29_5_fu_1113_p2 | icmp_ln29_4_fu_1107_p2);

assign or_ln29_30_fu_1479_p2 = (icmp_ln29_61_fu_1473_p2 | icmp_ln29_60_fu_1467_p2);

assign or_ln29_31_fu_1906_p2 = (icmp_ln29_63_fu_1900_p2 | icmp_ln29_62_fu_1894_p2);

assign or_ln29_32_fu_1924_p2 = (icmp_ln29_65_fu_1918_p2 | icmp_ln29_64_fu_1912_p2);

assign or_ln29_33_fu_2425_p2 = (icmp_ln29_67_fu_2419_p2 | icmp_ln29_66_fu_2413_p2);

assign or_ln29_34_fu_2443_p2 = (icmp_ln29_69_fu_2437_p2 | icmp_ln29_68_fu_2431_p2);

assign or_ln29_35_fu_585_p2 = (trunc_ln29_fu_581_p1 | select_ln29_21_fu_535_p3);

assign or_ln29_36_fu_614_p2 = (sub_ln29_fu_575_p2 | 11'd16);

assign or_ln29_37_fu_657_p2 = (tmp_61_fu_631_p3 | 9'd16);

assign or_ln29_38_fu_770_p2 = (tmp_65_fu_749_p3 | 9'd16);

assign or_ln29_3_fu_1550_p2 = (icmp_ln29_7_fu_1544_p2 | icmp_ln29_6_fu_1538_p2);

assign or_ln29_4_fu_1568_p2 = (icmp_ln29_9_fu_1562_p2 | icmp_ln29_8_fu_1556_p2);

assign or_ln29_5_fu_2061_p2 = (icmp_ln29_11_fu_2055_p2 | icmp_ln29_10_fu_2049_p2);

assign or_ln29_6_fu_2079_p2 = (icmp_ln29_13_fu_2073_p2 | icmp_ln29_12_fu_2067_p2);

assign or_ln29_7_fu_881_p2 = (icmp_ln29_15_fu_875_p2 | icmp_ln29_14_fu_869_p2);

assign or_ln29_8_fu_1194_p2 = (icmp_ln29_17_fu_1188_p2 | icmp_ln29_16_fu_1182_p2);

assign or_ln29_9_fu_1212_p2 = (icmp_ln29_19_fu_1206_p2 | icmp_ln29_18_fu_1200_p2);

assign or_ln29_fu_830_p2 = (icmp_ln29_fu_818_p2 | icmp_ln29_1_fu_824_p2);

assign or_ln36_fu_1967_p2 = (tmp_reg_2506_pp0_iter2_reg | 8'd16);

assign r_fu_795_p2 = (3'd1 + select_ln29_20_reg_2478);

assign select_ln29_10_fu_1764_p3 = ((and_ln29_18_fu_1758_p2[0:0] === 1'b1) ? conv_2_out_4_load_1_reg_2678 : select_ln29_9_reg_2752);

assign select_ln29_12_fu_995_p3 = ((and_ln29_21_fu_989_p2[0:0] === 1'b1) ? reg_491 : 32'd8388608);

assign select_ln29_13_fu_1408_p3 = ((and_ln29_23_fu_1402_p2[0:0] === 1'b1) ? conv_2_out_2_load_2_reg_2624 : select_ln29_12_reg_2685);

assign select_ln29_14_fu_1853_p3 = ((and_ln29_25_fu_1847_p2[0:0] === 1'b1) ? conv_2_out_1_load_3_reg_2692 : select_ln29_13_reg_2759);

assign select_ln29_16_fu_1046_p3 = ((and_ln29_28_fu_1040_p2[0:0] === 1'b1) ? reg_497 : 32'd8388608);

assign select_ln29_17_fu_1497_p3 = ((and_ln29_30_fu_1491_p2[0:0] === 1'b1) ? conv_2_out_4_load_2_reg_2631 : select_ln29_16_reg_2699);

assign select_ln29_18_fu_1942_p3 = ((and_ln29_32_fu_1936_p2[0:0] === 1'b1) ? conv_2_out_3_load_3_reg_2706 : select_ln29_17_reg_2766);

assign select_ln29_1_fu_1137_p3 = ((and_ln29_2_fu_1131_p2[0:0] === 1'b1) ? conv_2_out_1_load_reg_2561 : select_ln29_reg_2643);

assign select_ln29_20_fu_527_p3 = ((icmp_ln13_fu_521_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_r_0_phi_fu_408_p4);

assign select_ln29_21_fu_535_p3 = ((icmp_ln13_fu_521_p2[0:0] === 1'b1) ? f_fu_515_p2 : ap_phi_mux_f_0_phi_fu_397_p4);

assign select_ln29_2_fu_1586_p3 = ((and_ln29_4_fu_1580_p2[0:0] === 1'b1) ? conv_2_out_0_load_1_reg_2650 : select_ln29_1_reg_2713);

assign select_ln29_4_fu_893_p3 = ((and_ln29_7_fu_887_p2[0:0] === 1'b1) ? reg_477 : 32'd8388608);

assign select_ln29_5_fu_1230_p3 = ((and_ln29_9_fu_1224_p2[0:0] === 1'b1) ? conv_2_out_3_load_reg_2610 : select_ln29_4_reg_2657);

assign select_ln29_6_fu_1675_p3 = ((and_ln29_11_fu_1669_p2[0:0] === 1'b1) ? conv_2_out_2_load_1_reg_2664 : select_ln29_5_reg_2745);

assign select_ln29_8_fu_944_p3 = ((and_ln29_14_fu_938_p2[0:0] === 1'b1) ? reg_484 : 32'd8388608);

assign select_ln29_9_fu_1319_p3 = ((and_ln29_16_fu_1313_p2[0:0] === 1'b1) ? conv_2_out_0_load_2_reg_2617 : select_ln29_8_reg_2671);

assign select_ln29_fu_842_p3 = ((and_ln29_fu_836_p2[0:0] === 1'b1) ? reg_470 : 32'd8388608);

assign sext_ln29_1_fu_626_p1 = $signed(add_ln29_fu_620_p2);

assign sext_ln29_2_fu_733_p1 = $signed(add_ln29_2_fu_728_p2);

assign sext_ln29_3_fu_1144_p1 = $signed(add_ln29_4_reg_2573);

assign sext_ln29_fu_609_p1 = $signed(tmp_60_fu_601_p3);

assign shl_ln_fu_685_p3 = {{select_ln29_20_reg_2478}, {1'd0}};

assign sub_ln29_1_fu_722_p2 = (zext_ln29_4_fu_706_p1 - zext_ln29_5_fu_718_p1);

assign sub_ln29_fu_575_p2 = (zext_ln29_fu_567_p1 - zext_ln29_1_fu_571_p1);

assign tmp_10_fu_2035_p4 = {{bitcast_ln29_6_fu_2032_p1[30:23]}};

assign tmp_12_fu_855_p4 = {{bitcast_ln29_7_fu_851_p1[30:23]}};

assign tmp_14_fu_1151_p4 = {{bitcast_ln29_8_fu_1148_p1[30:23]}};

assign tmp_15_fu_1168_p4 = {{bitcast_ln29_9_fu_1165_p1[30:23]}};

assign tmp_17_fu_1596_p4 = {{bitcast_ln29_10_fu_1593_p1[30:23]}};

assign tmp_18_fu_1613_p4 = {{bitcast_ln29_11_fu_1610_p1[30:23]}};

assign tmp_20_fu_2109_p4 = {{bitcast_ln29_12_fu_2105_p1[30:23]}};

assign tmp_21_fu_2126_p4 = {{bitcast_ln29_13_fu_2123_p1[30:23]}};

assign tmp_23_fu_906_p4 = {{bitcast_ln29_14_fu_902_p1[30:23]}};

assign tmp_25_fu_1240_p4 = {{bitcast_ln29_15_fu_1237_p1[30:23]}};

assign tmp_26_fu_1257_p4 = {{bitcast_ln29_16_fu_1254_p1[30:23]}};

assign tmp_28_fu_1685_p4 = {{bitcast_ln29_17_fu_1682_p1[30:23]}};

assign tmp_29_fu_1702_p4 = {{bitcast_ln29_18_fu_1699_p1[30:23]}};

assign tmp_2_fu_804_p4 = {{bitcast_ln29_fu_800_p1[30:23]}};

assign tmp_31_fu_2200_p4 = {{bitcast_ln29_19_fu_2196_p1[30:23]}};

assign tmp_32_fu_2217_p4 = {{bitcast_ln29_20_fu_2214_p1[30:23]}};

assign tmp_34_fu_957_p4 = {{bitcast_ln29_21_fu_953_p1[30:23]}};

assign tmp_36_fu_1329_p4 = {{bitcast_ln29_22_fu_1326_p1[30:23]}};

assign tmp_37_fu_1346_p4 = {{bitcast_ln29_23_fu_1343_p1[30:23]}};

assign tmp_39_fu_1774_p4 = {{bitcast_ln29_24_fu_1771_p1[30:23]}};

assign tmp_40_fu_1791_p4 = {{bitcast_ln29_25_fu_1788_p1[30:23]}};

assign tmp_42_fu_2291_p4 = {{bitcast_ln29_26_fu_2287_p1[30:23]}};

assign tmp_43_fu_2308_p4 = {{bitcast_ln29_27_fu_2305_p1[30:23]}};

assign tmp_45_fu_1008_p4 = {{bitcast_ln29_28_fu_1004_p1[30:23]}};

assign tmp_47_fu_1418_p4 = {{bitcast_ln29_29_fu_1415_p1[30:23]}};

assign tmp_48_fu_1435_p4 = {{bitcast_ln29_30_fu_1432_p1[30:23]}};

assign tmp_4_fu_1058_p4 = {{bitcast_ln29_1_fu_1055_p1[30:23]}};

assign tmp_50_fu_1863_p4 = {{bitcast_ln29_31_fu_1860_p1[30:23]}};

assign tmp_51_fu_1880_p4 = {{bitcast_ln29_32_fu_1877_p1[30:23]}};

assign tmp_53_fu_2382_p4 = {{bitcast_ln29_33_fu_2378_p1[30:23]}};

assign tmp_54_fu_2399_p4 = {{bitcast_ln29_34_fu_2396_p1[30:23]}};

assign tmp_56_fu_1955_p3 = {{select_ln29_20_reg_2478_pp0_iter2_reg}, {select_ln29_21_reg_2486_pp0_iter2_reg}};

assign tmp_57_fu_1992_p3 = {{select_ln29_20_reg_2478_pp0_iter2_reg}, {4'd0}};

assign tmp_58_cast_fu_1972_p3 = {{1'd0}, {or_ln36_fu_1967_p2}};

assign tmp_58_fu_559_p3 = {{select_ln29_20_fu_527_p3}, {7'd0}};

assign tmp_59_fu_591_p4 = {{sub_ln29_fu_575_p2[10:5]}};

assign tmp_5_fu_1075_p4 = {{bitcast_ln29_2_fu_1072_p1[30:23]}};

assign tmp_60_fu_601_p3 = {{tmp_59_fu_591_p4}, {or_ln29_35_fu_585_p2}};

assign tmp_61_fu_631_p3 = {{select_ln29_20_fu_527_p3}, {6'd0}};

assign tmp_62_fu_639_p4 = {{{select_ln29_20_fu_527_p3}, {1'd0}}, {select_ln29_21_fu_535_p3}};

assign tmp_63_fu_698_p3 = {{or_ln26_fu_692_p2}, {6'd0}};

assign tmp_64_fu_710_p3 = {{or_ln26_fu_692_p2}, {4'd0}};

assign tmp_65_fu_749_p3 = {{or_ln26_fu_692_p2}, {5'd0}};

assign tmp_66_fu_757_p3 = {{or_ln26_fu_692_p2}, {select_ln29_21_reg_2486}};

assign tmp_67_cast_fu_663_p3 = {{1'd0}, {or_ln29_37_fu_657_p2}};

assign tmp_72_cast_fu_776_p3 = {{1'd0}, {or_ln29_38_fu_770_p2}};

assign tmp_7_fu_1507_p4 = {{bitcast_ln29_3_fu_1504_p1[30:23]}};

assign tmp_8_fu_1524_p4 = {{bitcast_ln29_4_fu_1521_p1[30:23]}};

assign tmp_fu_551_p3 = {{select_ln29_20_fu_527_p3}, {5'd0}};

assign tmp_s_fu_2018_p4 = {{bitcast_ln29_5_fu_2014_p1[30:23]}};

assign trunc_ln29_10_fu_1178_p1 = bitcast_ln29_9_fu_1165_p1[22:0];

assign trunc_ln29_11_fu_1606_p1 = bitcast_ln29_10_fu_1593_p1[22:0];

assign trunc_ln29_12_fu_1623_p1 = bitcast_ln29_11_fu_1610_p1[22:0];

assign trunc_ln29_13_fu_2119_p1 = bitcast_ln29_12_fu_2105_p1[22:0];

assign trunc_ln29_14_fu_2136_p1 = bitcast_ln29_13_fu_2123_p1[22:0];

assign trunc_ln29_15_fu_916_p1 = bitcast_ln29_14_fu_902_p1[22:0];

assign trunc_ln29_16_fu_1250_p1 = bitcast_ln29_15_fu_1237_p1[22:0];

assign trunc_ln29_17_fu_1267_p1 = bitcast_ln29_16_fu_1254_p1[22:0];

assign trunc_ln29_18_fu_1695_p1 = bitcast_ln29_17_fu_1682_p1[22:0];

assign trunc_ln29_19_fu_1712_p1 = bitcast_ln29_18_fu_1699_p1[22:0];

assign trunc_ln29_1_fu_814_p1 = bitcast_ln29_fu_800_p1[22:0];

assign trunc_ln29_20_fu_2210_p1 = bitcast_ln29_19_fu_2196_p1[22:0];

assign trunc_ln29_21_fu_2227_p1 = bitcast_ln29_20_fu_2214_p1[22:0];

assign trunc_ln29_22_fu_967_p1 = bitcast_ln29_21_fu_953_p1[22:0];

assign trunc_ln29_23_fu_1339_p1 = bitcast_ln29_22_fu_1326_p1[22:0];

assign trunc_ln29_24_fu_1356_p1 = bitcast_ln29_23_fu_1343_p1[22:0];

assign trunc_ln29_25_fu_1784_p1 = bitcast_ln29_24_fu_1771_p1[22:0];

assign trunc_ln29_26_fu_1801_p1 = bitcast_ln29_25_fu_1788_p1[22:0];

assign trunc_ln29_27_fu_2301_p1 = bitcast_ln29_26_fu_2287_p1[22:0];

assign trunc_ln29_28_fu_2318_p1 = bitcast_ln29_27_fu_2305_p1[22:0];

assign trunc_ln29_29_fu_1018_p1 = bitcast_ln29_28_fu_1004_p1[22:0];

assign trunc_ln29_2_fu_1068_p1 = bitcast_ln29_1_fu_1055_p1[22:0];

assign trunc_ln29_30_fu_1428_p1 = bitcast_ln29_29_fu_1415_p1[22:0];

assign trunc_ln29_31_fu_1445_p1 = bitcast_ln29_30_fu_1432_p1[22:0];

assign trunc_ln29_32_fu_1873_p1 = bitcast_ln29_31_fu_1860_p1[22:0];

assign trunc_ln29_33_fu_1890_p1 = bitcast_ln29_32_fu_1877_p1[22:0];

assign trunc_ln29_34_fu_2392_p1 = bitcast_ln29_33_fu_2378_p1[22:0];

assign trunc_ln29_35_fu_2409_p1 = bitcast_ln29_34_fu_2396_p1[22:0];

assign trunc_ln29_3_fu_1085_p1 = bitcast_ln29_2_fu_1072_p1[22:0];

assign trunc_ln29_4_fu_1517_p1 = bitcast_ln29_3_fu_1504_p1[22:0];

assign trunc_ln29_5_fu_1534_p1 = bitcast_ln29_4_fu_1521_p1[22:0];

assign trunc_ln29_6_fu_2028_p1 = bitcast_ln29_5_fu_2014_p1[22:0];

assign trunc_ln29_7_fu_2045_p1 = bitcast_ln29_6_fu_2032_p1[22:0];

assign trunc_ln29_8_fu_865_p1 = bitcast_ln29_7_fu_851_p1[22:0];

assign trunc_ln29_9_fu_1161_p1 = bitcast_ln29_8_fu_1148_p1[22:0];

assign trunc_ln29_fu_581_p1 = sub_ln29_fu_575_p2[4:0];

assign zext_ln14_1_fu_547_p1 = select_ln29_21_fu_535_p3;

assign zext_ln14_2_fu_1949_p1 = select_ln29_21_reg_2486_pp0_iter2_reg;

assign zext_ln14_3_fu_1952_p1 = select_ln29_21_reg_2486_pp0_iter2_reg;

assign zext_ln14_fu_543_p1 = select_ln29_21_fu_535_p3;

assign zext_ln29_1_fu_571_p1 = tmp_fu_551_p3;

assign zext_ln29_2_fu_649_p1 = tmp_62_fu_639_p4;

assign zext_ln29_3_fu_677_p1 = add_ln29_1_fu_671_p2;

assign zext_ln29_4_fu_706_p1 = tmp_63_fu_698_p3;

assign zext_ln29_5_fu_718_p1 = tmp_64_fu_710_p3;

assign zext_ln29_6_fu_764_p1 = tmp_66_fu_757_p3;

assign zext_ln29_7_fu_789_p1 = add_ln29_5_fu_784_p2;

assign zext_ln29_fu_567_p1 = tmp_58_fu_559_p3;

assign zext_ln36_1_fu_1986_p1 = add_ln36_fu_1980_p2;

assign zext_ln36_2_fu_1999_p1 = tmp_57_fu_1992_p3;

assign zext_ln36_3_fu_2009_p1 = add_ln36_1_fu_2003_p2;

assign zext_ln36_fu_1961_p1 = tmp_56_fu_1955_p3;

always @ (posedge ap_clk) begin
    zext_ln14_reg_2495[9:5] <= 5'b00000;
    zext_ln14_1_reg_2500[10:5] <= 6'b000000;
    tmp_reg_2506[4:0] <= 5'b00000;
    tmp_reg_2506_pp0_iter1_reg[4:0] <= 5'b00000;
    tmp_reg_2506_pp0_iter2_reg[4:0] <= 5'b00000;
    zext_ln29_6_reg_2578[5] <= 1'b1;
    zext_ln29_6_reg_2578[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln29_7_reg_2584[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //max_pool_2
