Warning (10268): Verilog HDL information at data_memory.v(66): always construct contains both blocking and non-blocking assignments File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v Line: 66
Info (10281): Verilog HDL Declaration information at Priority Encoder.v(11): object "significand" differs only in case from object "Significand" in the same scope File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Priority Encoder.v Line: 11
Info (10281): Verilog HDL Declaration information at Division.v(51): object "x0" differs only in case from object "X0" in the same scope File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v Line: 51
Warning (10268): Verilog HDL information at fpu.v(102): always construct contains both blocking and non-blocking assignments File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v Line: 102
Warning (10268): Verilog HDL information at reg_file.v(57): always construct contains both blocking and non-blocking assignments File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/reg_file/reg_file.v Line: 57
Warning (10268): Verilog HDL information at jtag_uart.v(50): always construct contains both blocking and non-blocking assignments File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v Line: 50
Warning (10268): Verilog HDL information at jtag_uart.v(157): always construct contains both blocking and non-blocking assignments File: E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v Line: 157
