--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf GenIO.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7715 paths analyzed, 756 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.624ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_23/State_FSM_FFd14 (SLICE_X30Y34.BY), 224 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_23/State_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.624ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_23/State_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X12Y7.G1       net (fanout=40)       2.814   XLXI_23/cntIdx<2>
    SLICE_X12Y7.Y        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003161
    SLICE_X14Y6.F2       net (fanout=1)        0.398   XLXI_23/Mrom_DO_varindex000316
    SLICE_X14Y6.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003201_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5_G
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.F4       net (fanout=1)        0.343   XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.X        Tilo                  0.759   XLXI_23/N5
                                                       XLXI_23/cntIdx<6>85
    SLICE_X20Y10.F4      net (fanout=2)        0.888   XLXI_23/N5
    SLICE_X20Y10.X       Tilo                  0.759   N43
                                                       XLXI_23/State_not0000_SW0
    SLICE_X30Y18.F3      net (fanout=2)        1.251   N43
    SLICE_X30Y18.X       Tilo                  0.759   XLXI_23/State_FSM_FFd9
                                                       XLXI_23/State_FSM_FFd14-In_SW0
    SLICE_X30Y34.BY      net (fanout=1)        1.034   N45
    SLICE_X30Y34.CLK     Tsrck                 1.117   XLXI_23/State_FSM_FFd14
                                                       XLXI_23/State_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     12.624ns (5.896ns logic, 6.728ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_23/State_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.113ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_23/State_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X13Y6.G4       net (fanout=40)       2.716   XLXI_23/cntIdx<2>
    SLICE_X13Y6.Y        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000339
                                                       XLXI_23/Mrom_DO_varindex0003401
    SLICE_X12Y6.G2       net (fanout=1)        0.110   XLXI_23/Mrom_DO_varindex000340
    SLICE_X12Y6.X        Tif5x                 1.152   XLXI_23/cntIdx<6>557
                                                       XLXI_23/cntIdx<6>557_F
                                                       XLXI_23/cntIdx<6>557
    SLICE_X12Y10.F1      net (fanout=1)        0.371   XLXI_23/cntIdx<6>557
    SLICE_X12Y10.X       Tilo                  0.759   XLXI_23/N9
                                                       XLXI_23/cntIdx<6>560
    SLICE_X20Y10.F1      net (fanout=2)        0.790   XLXI_23/N9
    SLICE_X20Y10.X       Tilo                  0.759   N43
                                                       XLXI_23/State_not0000_SW0
    SLICE_X30Y18.F3      net (fanout=2)        1.251   N43
    SLICE_X30Y18.X       Tilo                  0.759   XLXI_23/State_FSM_FFd9
                                                       XLXI_23/State_FSM_FFd14-In_SW0
    SLICE_X30Y34.BY      net (fanout=1)        1.034   N45
    SLICE_X30Y34.CLK     Tsrck                 1.117   XLXI_23/State_FSM_FFd14
                                                       XLXI_23/State_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     12.113ns (5.841ns logic, 6.272ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_4 (FF)
  Destination:          XLXI_23/State_FSM_FFd14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.108ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_4 to XLXI_23/State_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.XQ      Tcko                  0.591   XLXI_23/cntIdx<4>
                                                       XLXI_23/cntIdx_4
    SLICE_X15Y6.F1       net (fanout=28)       1.968   XLXI_23/cntIdx<4>
    SLICE_X15Y6.X        Tilo                  0.704   N109
                                                       XLXI_23/Mrom_DO_varindex0003271_6_SW0
    SLICE_X15Y8.G4       net (fanout=1)        0.313   N109
    SLICE_X15Y8.Y        Tilo                  0.704   N101
                                                       XLXI_23/Mrom_DO_varindex0003271_6
    SLICE_X14Y8.F2       net (fanout=2)        0.093   XLXI_23/Mrom_DO_varindex0003271_6
    SLICE_X14Y8.X        Tilo                  0.759   N100
                                                       XLXI_23/cntIdx<6>3144_SW0
    SLICE_X20Y10.G2      net (fanout=1)        0.701   N100
    SLICE_X20Y10.Y       Tilo                  0.759   N43
                                                       XLXI_23/cntIdx<6>3144
    SLICE_X20Y10.F3      net (fanout=2)        0.596   XLXI_23/N6
    SLICE_X20Y10.X       Tilo                  0.759   N43
                                                       XLXI_23/State_not0000_SW0
    SLICE_X30Y18.F3      net (fanout=2)        1.251   N43
    SLICE_X30Y18.X       Tilo                  0.759   XLXI_23/State_FSM_FFd9
                                                       XLXI_23/State_FSM_FFd14-In_SW0
    SLICE_X30Y34.BY      net (fanout=1)        1.034   N45
    SLICE_X30Y34.CLK     Tsrck                 1.117   XLXI_23/State_FSM_FFd14
                                                       XLXI_23/State_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                     12.108ns (6.152ns logic, 5.956ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_3.B (RAMB16_X1Y3.DIB2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.473ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X12Y7.G1       net (fanout=40)       2.814   XLXI_23/cntIdx<2>
    SLICE_X12Y7.Y        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003161
    SLICE_X14Y6.F2       net (fanout=1)        0.398   XLXI_23/Mrom_DO_varindex000316
    SLICE_X14Y6.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003201_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5_G
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.F4       net (fanout=1)        0.343   XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.X        Tilo                  0.759   XLXI_23/N5
                                                       XLXI_23/cntIdx<6>85
    SLICE_X29Y21.F3      net (fanout=2)        2.245   XLXI_23/N5
    SLICE_X29Y21.X       Tilo                  0.704   XLXN_2<2>
                                                       XLXI_23/DO<2>123
    SLICE_X30Y19.G3      net (fanout=1)        0.345   XLXN_2<2>
    SLICE_X30Y19.Y       Tilo                  0.759   XLXI_9/XLXN_698<3>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y3.DIB2     net (fanout=1)        1.377   XLXI_9/XLXN_698<2>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.473ns (4.951ns logic, 7.522ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.758ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X17Y7.G3       net (fanout=40)       2.118   XLXI_23/cntIdx<2>
    SLICE_X17Y7.Y        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000331
                                                       XLXI_23/Mrom_DO_varindex000314
    SLICE_X14Y6.G2       net (fanout=1)        0.434   XLXI_23/Mrom_DO_varindex000314
    SLICE_X14Y6.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003201_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5_F
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.F4       net (fanout=1)        0.343   XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.X        Tilo                  0.759   XLXI_23/N5
                                                       XLXI_23/cntIdx<6>85
    SLICE_X29Y21.F3      net (fanout=2)        2.245   XLXI_23/N5
    SLICE_X29Y21.X       Tilo                  0.704   XLXN_2<2>
                                                       XLXI_23/DO<2>123
    SLICE_X30Y19.G3      net (fanout=1)        0.345   XLXN_2<2>
    SLICE_X30Y19.Y       Tilo                  0.759   XLXI_9/XLXN_698<3>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y3.DIB2     net (fanout=1)        1.377   XLXI_9/XLXN_698<2>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     11.758ns (4.896ns logic, 6.862ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_1 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.605ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_1 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y10.YQ      Tcko                  0.587   XLXI_23/cntIdx<0>
                                                       XLXI_23/cntIdx_1
    SLICE_X12Y7.G3       net (fanout=42)       1.950   XLXI_23/cntIdx<1>
    SLICE_X12Y7.Y        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003161
    SLICE_X14Y6.F2       net (fanout=1)        0.398   XLXI_23/Mrom_DO_varindex000316
    SLICE_X14Y6.X        Tif5x                 1.152   XLXI_23/Mrom_DO_varindex0003201_5_f5
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5_G
                                                       XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.F4       net (fanout=1)        0.343   XLXI_23/Mrom_DO_varindex0003201_5_f5
    SLICE_X16Y7.X        Tilo                  0.759   XLXI_23/N5
                                                       XLXI_23/cntIdx<6>85
    SLICE_X29Y21.F3      net (fanout=2)        2.245   XLXI_23/N5
    SLICE_X29Y21.X       Tilo                  0.704   XLXN_2<2>
                                                       XLXI_23/DO<2>123
    SLICE_X30Y19.G3      net (fanout=1)        0.345   XLXN_2<2>
    SLICE_X30Y19.Y       Tilo                  0.759   XLXI_9/XLXN_698<3>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X1Y3.DIB2     net (fanout=1)        1.377   XLXI_9/XLXN_698<2>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     11.605ns (4.947ns logic, 6.658ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_9/XLXI_3.B (RAMB16_X1Y3.DIB6), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.212ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X13Y6.G4       net (fanout=40)       2.716   XLXI_23/cntIdx<2>
    SLICE_X13Y6.Y        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000339
                                                       XLXI_23/Mrom_DO_varindex0003401
    SLICE_X12Y6.G2       net (fanout=1)        0.110   XLXI_23/Mrom_DO_varindex000340
    SLICE_X12Y6.X        Tif5x                 1.152   XLXI_23/cntIdx<6>557
                                                       XLXI_23/cntIdx<6>557_F
                                                       XLXI_23/cntIdx<6>557
    SLICE_X12Y10.F1      net (fanout=1)        0.371   XLXI_23/cntIdx<6>557
    SLICE_X12Y10.X       Tilo                  0.759   XLXI_23/N9
                                                       XLXI_23/cntIdx<6>560
    SLICE_X28Y19.F1      net (fanout=2)        1.661   XLXI_23/N9
    SLICE_X28Y19.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>88
    SLICE_X31Y18.F2      net (fanout=1)        0.427   XLXN_2<6>
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_9/XLXN_698<6>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y3.DIB6     net (fanout=1)        2.031   XLXI_9/XLXN_698<6>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.212ns (4.896ns logic, 7.316ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.120ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X13Y6.F4       net (fanout=40)       2.713   XLXI_23/cntIdx<2>
    SLICE_X13Y6.X        Tilo                  0.704   XLXI_23/Mrom_DO_varindex000339
                                                       XLXI_23/Mrom_DO_varindex0003392
    SLICE_X12Y6.G3       net (fanout=1)        0.021   XLXI_23/Mrom_DO_varindex000339
    SLICE_X12Y6.X        Tif5x                 1.152   XLXI_23/cntIdx<6>557
                                                       XLXI_23/cntIdx<6>557_F
                                                       XLXI_23/cntIdx<6>557
    SLICE_X12Y10.F1      net (fanout=1)        0.371   XLXI_23/cntIdx<6>557
    SLICE_X12Y10.X       Tilo                  0.759   XLXI_23/N9
                                                       XLXI_23/cntIdx<6>560
    SLICE_X28Y19.F1      net (fanout=2)        1.661   XLXI_23/N9
    SLICE_X28Y19.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>88
    SLICE_X31Y18.F2      net (fanout=1)        0.427   XLXN_2<6>
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_9/XLXN_698<6>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y3.DIB6     net (fanout=1)        2.031   XLXI_9/XLXN_698<6>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     12.120ns (4.896ns logic, 7.224ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/cntIdx_2 (FF)
  Destination:          XLXI_9/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      11.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.104 - 0.109)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_23/cntIdx_2 to XLXI_9/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.591   XLXI_23/cntIdx<2>
                                                       XLXI_23/cntIdx_2
    SLICE_X12Y7.F4       net (fanout=40)       2.348   XLXI_23/cntIdx<2>
    SLICE_X12Y7.X        Tilo                  0.759   XLXI_23/Mrom_DO_varindex000341
                                                       XLXI_23/Mrom_DO_varindex0003411
    SLICE_X12Y6.F2       net (fanout=1)        0.072   XLXI_23/Mrom_DO_varindex000341
    SLICE_X12Y6.X        Tif5x                 1.152   XLXI_23/cntIdx<6>557
                                                       XLXI_23/cntIdx<6>557_G
                                                       XLXI_23/cntIdx<6>557
    SLICE_X12Y10.F1      net (fanout=1)        0.371   XLXI_23/cntIdx<6>557
    SLICE_X12Y10.X       Tilo                  0.759   XLXI_23/N9
                                                       XLXI_23/cntIdx<6>560
    SLICE_X28Y19.F1      net (fanout=2)        1.661   XLXI_23/N9
    SLICE_X28Y19.X       Tilo                  0.759   XLXN_2<6>
                                                       XLXI_23/DO<6>88
    SLICE_X31Y18.F2      net (fanout=1)        0.427   XLXN_2<6>
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_9/XLXN_698<6>
                                                       XLXI_9/I_CursorCnt/RAM_DI_Out<6>1
    RAMB16_X1Y3.DIB6     net (fanout=1)        2.031   XLXI_9/XLXN_698<6>
    RAMB16_X1Y3.CLKB     Tbdck                 0.227   XLXI_9/XLXI_3
                                                       XLXI_9/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     11.861ns (4.951ns logic, 6.910ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_17/reg11b_9 (SLICE_X43Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/reg11b_10 (FF)
  Destination:          XLXI_17/reg11b_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/reg11b_10 to XLXI_17/reg11b_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.XQ      Tcko                  0.473   XLXI_17/reg11b<10>
                                                       XLXI_17/reg11b_10
    SLICE_X43Y61.BY      net (fanout=2)        0.382   XLXI_17/reg11b<10>
    SLICE_X43Y61.CLK     Tckdi       (-Th)    -0.135   XLXI_17/reg11b<10>
                                                       XLXI_17/reg11b_9
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.608ns logic, 0.382ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/E0 (SLICE_X32Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/qE0 (FF)
  Destination:          XLXI_17/E0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/qE0 to XLXI_17/E0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y59.YQ      Tcko                  0.470   XLXI_17/qE0
                                                       XLXI_17/qE0
    SLICE_X32Y59.BY      net (fanout=1)        0.379   XLXI_17/qE0
    SLICE_X32Y59.CLK     Tckdi       (-Th)    -0.152   XLXN_47
                                                       XLXI_17/E0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/ResDORdy/DInToggle (SLICE_X33Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_17/ResDORdy/DInToggle (FF)
  Destination:          XLXI_17/ResDORdy/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_17/ResDORdy/DInToggle to XLXI_17/ResDORdy/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y57.YQ      Tcko                  0.470   XLXI_17/ResDORdy/DInToggle
                                                       XLXI_17/ResDORdy/DInToggle
    SLICE_X33Y57.BY      net (fanout=2)        0.420   XLXI_17/ResDORdy/DInToggle
    SLICE_X33Y57.CLK     Tckdi       (-Th)    -0.135   XLXI_17/ResDORdy/DInToggle
                                                       XLXI_17/ResDORdy/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_9/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   12.624|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7715 paths, 0 nets, and 1907 connections

Design statistics:
   Minimum period:  12.624ns{1}   (Maximum frequency:  79.214MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 11 11:04:01 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



