{
    "line_num": [
        [
            126,
            126
        ],
        [
            123,
            125
        ]
    ],
    "blocks": [
        "assign core_stall = o_fetch_stall || i_mem_stall || i_exec_stall || i_conflict;",
        "always @(posedge i_clk)\n    wb_req_r <= o_wb_req && !i_wb_ready;\n"
    ]
}