

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_gelu_loop'
================================================================
* Date:           Tue Oct 14 10:12:00 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49241|    49241|  0.492 ms|  0.492 ms|  49241|  49241|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_generic_erf_float_s_fu_72  |generic_erf_float_s  |       75|       75|  0.750 us|  0.750 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- gelu_loop  |    49239|    49239|        89|          1|          1|  49152|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 89


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 1, D = 89, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 92 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i11"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%i_9 = load i16 %i" [activation_accelerator.cpp:241]   --->   Operation 95 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.10ns)   --->   "%icmp_ln241 = icmp_eq  i16 %i_9, i16 49152" [activation_accelerator.cpp:241]   --->   Operation 96 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 97 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.85ns)   --->   "%add_ln241 = add i16 %i_9, i16 1" [activation_accelerator.cpp:241]   --->   Operation 98 'add' 'add_ln241' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.body.i11.split, void %if.end71.loopexit.exitStub" [activation_accelerator.cpp:241]   --->   Operation 99 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i16 %i_9" [activation_accelerator.cpp:241]   --->   Operation 100 'zext' 'zext_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln241" [activation_accelerator.cpp:243]   --->   Operation 101 'getelementptr' 'x_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:243]   --->   Operation 102 'load' 'x_load' <Predicate = (!icmp_ln241)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln241 = store i16 %add_ln241, i16 %i" [activation_accelerator.cpp:241]   --->   Operation 103 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 104 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:243]   --->   Operation 104 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 105 [3/3] (7.01ns)   --->   "%mul_i6 = fmul i32 %x_load, i32 0.5" [activation_accelerator.cpp:243]   --->   Operation 105 'fmul' 'mul_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [3/3] (7.01ns)   --->   "%x_assign = fmul i32 %x_load, i32 0.70693" [activation_accelerator.cpp:243]   --->   Operation 106 'fmul' 'x_assign' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 107 [2/3] (7.01ns)   --->   "%mul_i6 = fmul i32 %x_load, i32 0.5" [activation_accelerator.cpp:243]   --->   Operation 107 'fmul' 'mul_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/3] (7.01ns)   --->   "%x_assign = fmul i32 %x_load, i32 0.70693" [activation_accelerator.cpp:243]   --->   Operation 108 'fmul' 'x_assign' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 109 [1/3] (7.01ns)   --->   "%mul_i6 = fmul i32 %x_load, i32 0.5" [activation_accelerator.cpp:243]   --->   Operation 109 'fmul' 'mul_i6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/3] (7.01ns)   --->   "%x_assign = fmul i32 %x_load, i32 0.70693" [activation_accelerator.cpp:243]   --->   Operation 110 'fmul' 'x_assign' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 111 [77/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 111 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 112 [76/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 112 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 113 [75/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 113 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 114 [74/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 114 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 115 [73/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 115 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 116 [72/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 116 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 117 [71/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 117 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.05>
ST_13 : Operation 118 [70/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 118 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 119 [69/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 119 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 120 [68/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 120 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 121 [67/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 121 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 122 [66/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 122 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 123 [65/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 123 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 124 [64/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 124 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 125 [63/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 125 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 126 [62/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 126 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 127 [61/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 127 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.05>
ST_23 : Operation 128 [60/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 128 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.05>
ST_24 : Operation 129 [59/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 129 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.05>
ST_25 : Operation 130 [58/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 130 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.05>
ST_26 : Operation 131 [57/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 131 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.05>
ST_27 : Operation 132 [56/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 132 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.05>
ST_28 : Operation 133 [55/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 133 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.05>
ST_29 : Operation 134 [54/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 134 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.05>
ST_30 : Operation 135 [53/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 135 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.05>
ST_31 : Operation 136 [52/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 136 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.05>
ST_32 : Operation 137 [51/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 137 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.05>
ST_33 : Operation 138 [50/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 138 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.05>
ST_34 : Operation 139 [49/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 139 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.05>
ST_35 : Operation 140 [48/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 140 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.05>
ST_36 : Operation 141 [47/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 141 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.05>
ST_37 : Operation 142 [46/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 142 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.05>
ST_38 : Operation 143 [45/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 143 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.05>
ST_39 : Operation 144 [44/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 144 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.05>
ST_40 : Operation 145 [43/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 145 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 7.05>
ST_41 : Operation 146 [42/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 146 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 7.05>
ST_42 : Operation 147 [41/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 147 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.05>
ST_43 : Operation 148 [40/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 148 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.05>
ST_44 : Operation 149 [39/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 149 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 7.05>
ST_45 : Operation 150 [38/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 150 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 7.05>
ST_46 : Operation 151 [37/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 151 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 7.05>
ST_47 : Operation 152 [36/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 152 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 7.05>
ST_48 : Operation 153 [35/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 153 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 7.05>
ST_49 : Operation 154 [34/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 154 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 7.05>
ST_50 : Operation 155 [33/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 155 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 7.05>
ST_51 : Operation 156 [32/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 156 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 7.05>
ST_52 : Operation 157 [31/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 157 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 7.05>
ST_53 : Operation 158 [30/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 158 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 7.05>
ST_54 : Operation 159 [29/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 159 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 7.05>
ST_55 : Operation 160 [28/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 160 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.05>
ST_56 : Operation 161 [27/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 161 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 7.05>
ST_57 : Operation 162 [26/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 162 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 7.05>
ST_58 : Operation 163 [25/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 163 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 7.05>
ST_59 : Operation 164 [24/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 164 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 7.05>
ST_60 : Operation 165 [23/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 165 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 7.05>
ST_61 : Operation 166 [22/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 166 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 7.05>
ST_62 : Operation 167 [21/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 167 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 7.05>
ST_63 : Operation 168 [20/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 168 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 7.05>
ST_64 : Operation 169 [19/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 169 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 7.05>
ST_65 : Operation 170 [18/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 170 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 7.05>
ST_66 : Operation 171 [17/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 171 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 7.05>
ST_67 : Operation 172 [16/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 172 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 7.05>
ST_68 : Operation 173 [15/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 173 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 7.05>
ST_69 : Operation 174 [14/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 174 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 7.05>
ST_70 : Operation 175 [13/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 175 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 7.05>
ST_71 : Operation 176 [12/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 176 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 7.05>
ST_72 : Operation 177 [11/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 177 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 7.05>
ST_73 : Operation 178 [10/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 178 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 7.05>
ST_74 : Operation 179 [9/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 179 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 7.05>
ST_75 : Operation 180 [8/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 180 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 7.05>
ST_76 : Operation 181 [7/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 181 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 7.05>
ST_77 : Operation 182 [6/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 182 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 7.05>
ST_78 : Operation 183 [5/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 183 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 7.05>
ST_79 : Operation 184 [4/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 184 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 7.05>
ST_80 : Operation 185 [3/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 185 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 7.05>
ST_81 : Operation 186 [2/77] (7.05ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 186 'call' 'tmp' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 7.20>
ST_82 : Operation 187 [1/77] (0.77ns)   --->   "%tmp = call i32 @generic_erf<float>, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c/erffloat.cpp:7]   --->   Operation 187 'call' 'tmp' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_82 : Operation 188 [4/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [activation_accelerator.cpp:243]   --->   Operation 188 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 189 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [activation_accelerator.cpp:243]   --->   Operation 189 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : Operation 190 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [activation_accelerator.cpp:243]   --->   Operation 190 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 191 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [activation_accelerator.cpp:243]   --->   Operation 191 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.01>
ST_86 : Operation 192 [3/3] (7.01ns)   --->   "%xtrue = fmul i32 %mul_i6, i32 %add_i" [activation_accelerator.cpp:243]   --->   Operation 192 'fmul' 'xtrue' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.01>
ST_87 : Operation 193 [2/3] (7.01ns)   --->   "%xtrue = fmul i32 %mul_i6, i32 %add_i" [activation_accelerator.cpp:243]   --->   Operation 193 'fmul' 'xtrue' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.01>
ST_88 : Operation 194 [1/3] (7.01ns)   --->   "%xtrue = fmul i32 %mul_i6, i32 %add_i" [activation_accelerator.cpp:243]   --->   Operation 194 'fmul' 'xtrue' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln245 = bitcast i32 %xtrue" [activation_accelerator.cpp:245]   --->   Operation 195 'bitcast' 'bitcast_ln245' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln245, i32 16, i32 31" [activation_accelerator.cpp:245]   --->   Operation 196 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 202 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 202 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 89 <SV = 88> <Delay = 1.23>
ST_89 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln242 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:242]   --->   Operation 197 'specpipeline' 'specpipeline_ln242' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [activation_accelerator.cpp:241]   --->   Operation 198 'specloopname' 'specloopname_ln241' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 199 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln241" [activation_accelerator.cpp:245]   --->   Operation 199 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %trunc_ln, i16 %buf2_addr" [activation_accelerator.cpp:245]   --->   Operation 200 'store' 'store_ln245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_89 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.body.i11" [activation_accelerator.cpp:241]   --->   Operation 201 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_9                (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln241         (icmp             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln241          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln241           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln241         (zext             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x_addr             (getelementptr    ) [ 011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln241        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_load             (load             ) [ 010111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i6             (fmul             ) [ 010000111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
x_assign           (fmul             ) [ 010000111111111111111111111111111111111111111111111111111111111111111111111111111110000000]
tmp                (call             ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000001110000]
add_i              (fadd             ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
xtrue              (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln245      (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln           (partselect       ) [ 010000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln242 (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln241 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buf2_addr          (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln245        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln241           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_erf<float>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="x_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="16" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="buf2_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="16" slack="88"/>
<pin id="63" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/89 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln245_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="1"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln245/89 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_generic_erf_float_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/82 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="81"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i6/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="81"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="xtrue/86 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_9_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln241_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="15" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="87"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln241_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln241_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln241_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bitcast_ln245_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln245/88 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="0" index="3" bw="6" slack="0"/>
<pin id="136" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/88 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="148" class="1005" name="icmp_ln241_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="87"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="152" class="1005" name="zext_ln241_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="88"/>
<pin id="154" dir="1" index="1" bw="64" slack="88"/>
</pin_list>
<bind>
<opset="zext_ln241 "/>
</bind>
</comp>

<comp id="157" class="1005" name="x_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="x_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="168" class="1005" name="mul_i6_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="81"/>
<pin id="170" dir="1" index="1" bw="32" slack="81"/>
</pin_list>
<bind>
<opset="mul_i6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="x_assign_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="add_i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="188" class="1005" name="trunc_ln_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="126"><net_src comp="111" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="93" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="144"><net_src comp="42" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="151"><net_src comp="105" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="117" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="160"><net_src comp="46" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="165"><net_src comp="53" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="171"><net_src comp="83" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="176"><net_src comp="88" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="181"><net_src comp="72" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="186"><net_src comp="77" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="191"><net_src comp="131" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf2 | {89 }
 - Input state : 
	Port: activation_accelerator_Pipeline_gelu_loop : x | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln241 : 2
		add_ln241 : 2
		br_ln241 : 3
		zext_ln241 : 2
		x_addr : 3
		x_load : 4
		store_ln241 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
		add_i : 1
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		bitcast_ln245 : 1
		trunc_ln : 2
	State 89
		store_ln245 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_erf_float_s_fu_72 |   242   |  17.619 |  19695  |  17863  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_83           |    3    |    0    |   128   |   135   |
|   fmul   |           grp_fu_88           |    3    |    0    |   128   |   135   |
|          |           grp_fu_93           |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_77           |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |        add_ln241_fu_111       |    0    |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln241_fu_105       |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |       zext_ln241_fu_117       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|        trunc_ln_fu_131        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |   253   |  17.619 |  20306  |  18518  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   add_i_reg_183  |   32   |
|     i_reg_141    |   16   |
|icmp_ln241_reg_148|    1   |
|  mul_i6_reg_168  |   32   |
|    tmp_reg_178   |   32   |
| trunc_ln_reg_188 |   16   |
|  x_addr_reg_157  |   16   |
| x_assign_reg_173 |   32   |
|  x_load_reg_162  |   32   |
|zext_ln241_reg_152|   64   |
+------------------+--------+
|       Total      |   273  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_77    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   253  |   17   |  20306 |  18518 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   253  |   18   |  20579 |  18536 |
+-----------+--------+--------+--------+--------+
