# Combinational-Logic-Design-Using-Verilog-HDL
Basic combinational logic design using Verilog hardware description language (HDL). A step-by-step basic combinational logic design using built-in primitives. Used Vivado 2018.3 as a text editor and simulator.
Always use the same file name and module name.
Keep the .v files in the same folder or the same project file.

**Recommended Software to use:
1. Vivado Design Suite
2. Quartus® Prime Design
3. ModelSim-Intel® FPGAs Standard Edition **
