{"Source Block": ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@282:292@HdlIdDef", "   //--------------------\n   //Write Address Channel\n   //--------------------\n\n   reg            aw_wait;\n   reg            w_wait;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );\n"], "Clone Blocks": [["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@284:297", "   //--------------------\n\n   reg            aw_wait;\n   reg            w_wait;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );\n\n   // Generate valid signals, internal waits\n   always @( posedge M_AXI_ACLK ) begin\n\t  if( M_AXI_ARESETN == 1'b0 ) begin\n\n"], ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@281:291", "\n   //--------------------\n   //Write Address Channel\n   //--------------------\n\n   reg            aw_wait;\n   reg            w_wait;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n"]], "Diff Content": {"Delete": [[287, "   reg            w_wait;\n"]], "Add": [[287, "   reg                              awvalid_b;\n"], [287, "   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   awaddr_b;\n"], [287, "   reg [2:0]                        awsize_b;\n"], [287, "   reg [7:0]                        awlen_b;\n"], [287, "   reg                              wvalid_b;\n"], [287, "   reg [C_M_AXI_DATA_WIDTH-1 : 0]   wdata_b;\n"], [287, "   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] wstrb_b;\n"], [287, "   wire                             aw_go = axi_awvalid & M_AXI_AWREADY;\n"], [287, "   wire                             w_go  = axi_wvalid & M_AXI_WREADY;\n"]]}}