
---------- Begin Simulation Statistics ----------
final_tick                               2541874635500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224664                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   224662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.67                       # Real time elapsed on the host
host_tick_rate                              635540602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194167                       # Number of instructions simulated
sim_ops                                       4194167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011865                       # Number of seconds simulated
sim_ticks                                 11864790500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.378325                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  390986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861614                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81517                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279005                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226003                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980143                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64945                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26795                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194167                       # Number of instructions committed
system.cpu.committedOps                       4194167                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.654503                       # CPI: cycles per instruction
system.cpu.discardedOps                        191377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   605981                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450945                       # DTB hits
system.cpu.dtb.data_misses                       7545                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404657                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848686                       # DTB read hits
system.cpu.dtb.read_misses                       6690                       # DTB read misses
system.cpu.dtb.write_accesses                  201324                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602259                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18053                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388423                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032770                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662314                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16730694                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176850                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978126                       # ITB accesses
system.cpu.itb.fetch_acv                          697                       # ITB acv
system.cpu.itb.fetch_hits                      971229                       # ITB hits
system.cpu.itb.fetch_misses                      6897                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10946492500     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9154500      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17777000      0.15%     92.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895758000      7.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11869182000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7999271000     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3869911000     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23715929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85388      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540429     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838864     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592297     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194167                       # Class of committed instruction
system.cpu.quiesceCycles                        13652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6985235                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22718456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22718456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22718456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22718456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116504.902564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116504.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116504.902564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116504.902564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12958487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12958487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12958487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12958487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66453.779487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66453.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66453.779487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66453.779487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22368959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22368959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116504.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116504.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12758990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12758990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66453.072917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66453.072917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.258029                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539457568000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.258029                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203627                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203627                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128078                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34850                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86522                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29000                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11108544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11108544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810097                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157387                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002815                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052979                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156944     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157387                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820665034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375795750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461883250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469551991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376805642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846357633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469551991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469551991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187984777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187984777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187984777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469551991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376805642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034342410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000181866750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406711                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111601                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121156                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121156                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2300                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5711                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2011145500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4760401750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13716.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32466.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80080                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121156                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.712063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.314210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.421131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34383     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24329     29.89%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9898     12.16%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4613      5.67%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2411      2.96%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1418      1.74%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          929      1.14%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.72%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81386                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.426007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.726556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1298     17.73%     17.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5543     75.72%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           292      3.99%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.48%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.233607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6554     89.54%     89.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.30%     90.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      6.28%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.12%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.72%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7605120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11864785500                       # Total gap between requests
system.mem_ctrls.avgGap                      42669.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4945024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7605120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416781400.396408200264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374140950.908488452435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640982240.689374208450                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121156                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515472750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244929000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291295670250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28897.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32136.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404302.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313553100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166630860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559597500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308465460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5194999950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7660686630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.665562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    419577750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11049232750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267635760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142229010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487319280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311827140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5124620340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240610080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7510338330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.993758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572053250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10896757250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11857590500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1664872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664872                       # number of overall hits
system.cpu.icache.overall_hits::total         1664872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87113                       # number of overall misses
system.cpu.icache.overall_misses::total         87113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5365599000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5365599000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5365599000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5365599000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751985                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049722                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049722                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049722                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049722                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61593.550905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61593.550905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61593.550905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61593.550905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86522                       # number of writebacks
system.cpu.icache.writebacks::total             86522                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87113                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87113                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87113                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87113                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5278487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5278487000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5278487000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5278487000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049722                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049722                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049722                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049722                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60593.562384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60593.562384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60593.562384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60593.562384                       # average overall mshr miss latency
system.cpu.icache.replacements                  86522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5365599000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5365599000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049722                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61593.550905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61593.550905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87113                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5278487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5278487000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049722                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60593.562384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60593.562384                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.818208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1686415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.473614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.818208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3591082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3591082                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312033                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312033                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105631                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105631                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105631                       # number of overall misses
system.cpu.dcache.overall_misses::total        105631                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773394000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773394000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773394000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417664                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074511                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64123.164601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64123.164601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64123.164601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64123.164601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34674                       # number of writebacks
system.cpu.dcache.writebacks::total             34674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392176000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392176000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392176000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63679.642759                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63679.642759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63679.642759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63679.642759                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67121.256815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67121.256815                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2671361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2671361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66852.548863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66852.548863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473981500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61513.616645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61513.616645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29014                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720815000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720815000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59309.815951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59309.815951                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64048000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64048000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080486                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71164.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71164.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63148000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080486                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70164.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70164.444444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541874635500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.481708                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373733                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.958057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.481708                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978986                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949779                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739570246500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   305595                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   292.56                       # Real time elapsed on the host
host_tick_rate                              667992073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404530                       # Number of instructions simulated
sim_ops                                      89404530                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195427                       # Number of seconds simulated
sim_ticks                                195427286000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.245945                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6066277                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9297554                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3794                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            225382                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9014688                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2240761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857946                       # Number of indirect misses.
system.cpu.branchPred.lookups                10037791                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  430584                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84400                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469154                       # Number of instructions committed
system.cpu.committedOps                      84469154                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.620777                       # CPI: cycles per instruction
system.cpu.discardedOps                        677283                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049053                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32058427                       # DTB hits
system.cpu.dtb.data_misses                      34805                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632418                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8640242                       # DTB read hits
system.cpu.dtb.read_misses                       8656                       # DTB read misses
system.cpu.dtb.write_accesses                13416635                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418185                       # DTB write hits
system.cpu.dtb.write_misses                     26149                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4085                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47741988                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9012095                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23817296                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286625927                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216414                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12129757                       # ITB accesses
system.cpu.itb.fetch_acv                           90                       # ITB acv
system.cpu.itb.fetch_hits                    12128690                       # ITB hits
system.cpu.itb.fetch_misses                      1067                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54465     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63805                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88759                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29532     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32974     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62833                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28239     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28240     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56806                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179618176000     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228083500      0.12%     92.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               220140000      0.11%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15363915500      7.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195430315000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956217                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856432                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904079                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6506                      
system.cpu.kern.mode_good::user                  6506                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6506                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796231                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886557                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116795762000     59.76%     59.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78634553000     40.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390313088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026401      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675897     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61182      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708475     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428464     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564083      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469154                       # Class of committed instruction
system.cpu.quiesceCycles                       541484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103687161                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          828                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2875989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5751396                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20958167732                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20958167732                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20958167732                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20958167732                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117888.219890                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117888.219890                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117888.219890                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117888.219890                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           680                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.285714                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12059180096                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12059180096                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12059180096                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12059180096                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67832.040139                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67832.040139                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67832.040139                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67832.040139                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44097130                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44097130                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118540.672043                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118540.672043                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25497130                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25497130                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68540.672043                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68540.672043                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20914070602                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20914070602                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117886.851788                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117886.851788                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12033682966                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12033682966                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67830.554237                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67830.554237                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1017067                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893642                       # Transaction distribution
system.membus.trans_dist::WritebackClean       413225                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682446                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682446                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         413226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602325                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1239677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1239677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6861000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8456244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52892864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52892864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256039360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256048051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320295475                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              381                       # Total snoops (count)
system.membus.snoopTraffic                      24384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2879330                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000286                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016914                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878506     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     824      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2879330                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7324000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15488059482                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12072081000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2175372000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26446464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146200384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26446464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26446464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121193088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121193088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          413226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893642                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893642                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135326364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748106301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883434957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135326364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135326364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620144149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620144149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620144149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135326364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748106301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503579106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2303646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    324866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000166726500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142604                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142604                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7233712                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167745                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697614                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2306679                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2306679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3033                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           178085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151001                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25501068500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13011280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74293368500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9799.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28549.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       560                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2273396                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2003152                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697614                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2306679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2551957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 133949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 142957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.898254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.259421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.464593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148358     23.57%     23.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115707     18.39%     41.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57272      9.10%     51.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38443      6.11%     57.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22407      3.56%     60.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18160      2.89%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14860      2.36%     65.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12620      2.01%     67.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201512     32.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.248051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.287951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.269878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129107     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11014      7.72%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1201      0.84%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          652      0.46%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          545      0.38%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           46      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142604                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.154063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.717844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        135923     95.31%     95.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5625      3.94%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           949      0.67%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            61      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            21      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142604                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166544384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6102912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147432576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172647296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147627456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195427286000                       # Total gap between requests
system.mem_ctrls.avgGap                      39051.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20791424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145752512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147432576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106389565.272886201739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 745814543.011153459549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2292.412739129990                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754411418.270425081253                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       413226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2306679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11101678000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63190652000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1038500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4853322774250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26865.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27662.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    148357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2104030.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2260909560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1201679160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9253547100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5907306960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15426849360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76766109450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10399236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121215638550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.259540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25859062250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6525740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163043274500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2232670860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1186681320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9326639280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6117746040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15426849360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77444159790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9827996160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121562742810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.035670                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24302742500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6525740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164598940750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1125500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926444732                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5528000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              515500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197410011000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24333322                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24333322                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24333322                       # number of overall hits
system.cpu.icache.overall_hits::total        24333322                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       413226                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         413226                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       413226                       # number of overall misses
system.cpu.icache.overall_misses::total        413226                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24233665500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24233665500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24233665500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24233665500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24746548                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24746548                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24746548                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24746548                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58645.064686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58645.064686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58645.064686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58645.064686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       413225                       # number of writebacks
system.cpu.icache.writebacks::total            413225                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       413226                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       413226                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       413226                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       413226                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23820439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23820439500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23820439500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23820439500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016698                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016698                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016698                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016698                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57645.064686                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57645.064686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57645.064686                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57645.064686                       # average overall mshr miss latency
system.cpu.icache.replacements                 413225                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24333322                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24333322                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       413226                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        413226                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24233665500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24233665500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24746548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24746548                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58645.064686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58645.064686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       413226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       413226                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23820439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23820439500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016698                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57645.064686                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57645.064686                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24574813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            413225                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.470780                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49906322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49906322                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27596830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27596830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27596830                       # number of overall hits
system.cpu.dcache.overall_hits::total        27596830                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144900                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144900                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254752434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254752434000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254752434000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254752434000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31741730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31741730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31741730                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31741730                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130582                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130582                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130582                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130582                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61461.659871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61461.659871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61461.659871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61461.659871                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716234                       # number of writebacks
system.cpu.dcache.writebacks::total           1716234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279205                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279205                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134747868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134747868500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134747868500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134747868500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254980000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254980000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071805                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071805                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59120.556729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59120.556729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59120.556729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59120.556729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65446.611910                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65446.611910                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7661962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7661962                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48627170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48627170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8460533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8460533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094388                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60892.732143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60892.732143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35613228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35613228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254980000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254980000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59680.439460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59680.439460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 167971.014493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167971.014493                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346329                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206125264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206125264000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143735                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61597.429302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61597.429302                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99134640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99134640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58921.980026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58921.980026                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103269                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    395033000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    395033000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75474.398166                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75474.398166                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388997500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048137                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048137                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74477.790542                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74477.790542                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197695611000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29702308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284397                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.002253                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66201673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66201673                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3115582089500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 554782                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   554782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1483.32                       # Real time elapsed on the host
host_tick_rate                              253494168                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   822916382                       # Number of instructions simulated
sim_ops                                     822916382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.376012                       # Number of seconds simulated
sim_ticks                                376011843000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.451229                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                21746031                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             27370289                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21813                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2626502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          43244982                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             272816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1442085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1169269                       # Number of indirect misses.
system.cpu.branchPred.lookups                46099572                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  579188                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        77321                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   733511852                       # Number of instructions committed
system.cpu.committedOps                     733511852                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.025237                       # CPI: cycles per instruction
system.cpu.discardedOps                       6754262                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                130312122                       # DTB accesses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_hits                    133478296                       # DTB hits
system.cpu.dtb.data_misses                      44455                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104110849                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    105103510                       # DTB read hits
system.cpu.dtb.read_misses                      35189                       # DTB read misses
system.cpu.dtb.write_accesses                26201273                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    28374786                       # DTB write hits
system.cpu.dtb.write_misses                      9266                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              180484                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          595955585                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         110426544                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         29669169                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       204316993                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.975384                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               106325699                       # ITB accesses
system.cpu.itb.fetch_acv                         5348                       # ITB acv
system.cpu.itb.fetch_hits                   106297694                       # ITB hits
system.cpu.itb.fetch_misses                     28005                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   938      1.87%      1.87% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      1.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18448     36.75%     38.63% # number of callpals executed
system.cpu.kern.callpal::rdps                    1550      3.09%     41.72% # number of callpals executed
system.cpu.kern.callpal::rti                     2944      5.86%     47.58% # number of callpals executed
system.cpu.kern.callpal::callsys                 1012      2.02%     49.60% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     49.61% # number of callpals executed
system.cpu.kern.callpal::rdunique               25295     50.39%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50199                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      96224                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8867     40.72%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     385      1.77%     42.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12525     57.51%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21777                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8867     48.94%     48.94% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      385      2.12%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8867     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18119                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             367885836000     97.84%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               545259500      0.15%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7579263500      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         376010359000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.707944                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832025                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2905                      
system.cpu.kern.mode_good::user                  2905                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3882                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2905                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.748326                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.856048                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33759145500      8.98%      8.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         342251213500     91.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      938                       # number of times the context was actually changed
system.cpu.numCycles                        752023686                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            27056623      3.69%      3.69% # Class of committed instruction
system.cpu.op_class_0::IntAlu               573610780     78.20%     81.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                  89253      0.01%     81.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 84456      0.01%     81.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21723      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7241      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.92% # Class of committed instruction
system.cpu.op_class_0::MemRead              103706775     14.14%     96.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28323305      3.86%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             27003      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            26867      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               557826      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                733511852                       # Class of committed instruction
system.cpu.tickCycles                       547706693                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           35                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1914463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3828926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1407475                       # Transaction distribution
system.membus.trans_dist::WriteReq                385                       # Transaction distribution
system.membus.trans_dist::WriteResp               385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       748559                       # Transaction distribution
system.membus.trans_dist::WritebackClean       628234                       # Transaction distribution
system.membus.trans_dist::CleanEvict           537670                       # Transaction distribution
system.membus.trans_dist::ReadExReq            506988                       # Transaction distribution
system.membus.trans_dist::ReadExResp           506988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         628234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        779241                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1884702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1884702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3858687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3859457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5744159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     80413952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     80413952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    130226432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    130229512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               210643464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1914848                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004275                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1914813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      35      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1914848                       # Request fanout histogram
system.membus.reqLayer0.occupancy              962500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9724002500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6851059500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3325886999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       40206976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       82318656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          122525632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     40206976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40206976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47907776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47907776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          628234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1286229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1914463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       748559                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             748559                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         106930079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218925700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             325855779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    106930079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106930079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      127410285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            127410285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      127410285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        106930079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218925700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            453266064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1360483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    558200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1256715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000682564250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5005629                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1279785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1914463                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1376782                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1914463                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1376782                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99548                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16299                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            108176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            112328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             80253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            112308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            155925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            101238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            102303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            120769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            145629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           109577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            91481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           119007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           121558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             85470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            116667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             76240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             81892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            98808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72896                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20613986500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9074575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54643642750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11358.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30108.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1374469                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1039356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1914463                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1376782                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1714093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   97408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  75551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  83552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  83031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       761574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.848438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.905162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.426419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       271882     35.70%     35.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       212817     27.94%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97936     12.86%     76.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48587      6.38%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29492      3.87%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20744      2.72%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21250      2.79%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14426      1.89%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44440      5.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       761574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.137171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.980123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.912897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10183     12.42%     12.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         63200     77.09%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4893      5.97%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1702      2.08%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           812      0.99%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           463      0.56%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          256      0.31%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          179      0.22%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          138      0.17%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           61      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           32      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           27      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           12      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.594365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.567347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58306     71.12%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1327      1.62%     72.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20329     24.80%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1463      1.78%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              470      0.57%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               75      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              116154560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6371072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                87071296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               122525632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             88114048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       308.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    325.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  376011452000                       # Total gap between requests
system.mem_ctrls.avgGap                     114245.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     35724800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     80429760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     87071296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 95009773.402270197868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213902198.819838762283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231565302.053531318903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       628234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1286229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1376782                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17779750500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36863892250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9011861945750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28301.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28660.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6545598.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2865953160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1523286435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6510758940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3323553120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29681580240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     132098747730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33147496800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       209151376425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.236141                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  84879079250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12555660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 278577103750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2571720900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1366886895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6447734160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3778199460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29681580240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     128418131760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36246962880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       208511216295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        554.533641                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  93047972750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12555660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 270408210250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 385                       # Transaction distribution
system.iobus.trans_dist::WriteResp                385                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               962500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              385000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    376011843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    107696433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        107696433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    107696433                       # number of overall hits
system.cpu.icache.overall_hits::total       107696433                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       628233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         628233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       628233                       # number of overall misses
system.cpu.icache.overall_misses::total        628233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  38392614000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38392614000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  38392614000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38392614000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    108324666                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    108324666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    108324666                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    108324666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005800                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005800                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005800                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005800                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61112.061926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61112.061926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61112.061926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61112.061926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       628234                       # number of writebacks
system.cpu.icache.writebacks::total            628234                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       628233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       628233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       628233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       628233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  37764380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37764380000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  37764380000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37764380000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005800                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005800                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005800                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005800                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60112.060334                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60112.060334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60112.060334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60112.060334                       # average overall mshr miss latency
system.cpu.icache.replacements                 628234                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    107696433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       107696433                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       628233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        628233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  38392614000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38392614000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    108324666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    108324666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005800                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61112.061926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61112.061926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       628233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       628233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  37764380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37764380000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005800                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005800                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60112.060334                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60112.060334                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           108529109                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            628746                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            172.612007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         217277566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        217277566                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    130451918                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        130451918                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    130451918                       # number of overall hits
system.cpu.dcache.overall_hits::total       130451918                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1884128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1884128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1884128                       # number of overall misses
system.cpu.dcache.overall_misses::total       1884128                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 114890865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114890865000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 114890865000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114890865000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132336046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132336046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132336046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132336046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014237                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60978.269523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60978.269523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60978.269523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60978.269523                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       748559                       # number of writebacks
system.cpu.dcache.writebacks::total            748559                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       603568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       603568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       603568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       603568                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1280560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1280560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1280560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1280560                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  76856257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76856257500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  76856257500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76856257500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60017.693431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60017.693431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60017.693431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60017.693431                       # average overall mshr miss latency
system.cpu.dcache.replacements                1286229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    103196725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       103196725                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       886959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        886959                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  55227441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55227441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    104083684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    104083684                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62266.058521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62266.058521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       113369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       113369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       773590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       773590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47520462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47520462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61428.485373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61428.485373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27255193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27255193                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       997169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       997169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  59663424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59663424000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28252362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28252362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59832.810687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59832.810687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       490199                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       490199                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       506970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       506970                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          385                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          385                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29335795500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29335795500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017944                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57864.953548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57864.953548                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        79199                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        79199                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5669                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5669                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    421260000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    421260000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        84868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        84868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066798                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74309.402011                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74309.402011                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5669                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5669                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    415591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    415591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066798                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066798                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73309.402011                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73309.402011                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        84824                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        84824                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        84824                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        84824                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 376011843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           132324471                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1287253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.796009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         266297705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        266297705                       # Number of data accesses

---------- End Simulation Statistics   ----------
