Verilator Tree Dump (format 0x3900) from <e8766> to <e8768>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556e6aea0 <e2135> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2: VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2: VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2: VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2: VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2: VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2: VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2: VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2: VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2: VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2: VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2: VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2: TOPSCOPE 0x555556eed1e0 <e3880> {c1ai}
    1:2:2: SCOPE 0x555556e561e0 <e8767#> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556e6aea0]
    1:2:2:1: VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:1: VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed290 <e2949> {c2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1560 <e2946> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1680 <e2947> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [LV] => VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed340 <e3931> {c2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef17a0 <e2955> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef18c0 <e2956> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [LV] => VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed3f0 <e3932> {c2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef19e0 <e2964> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1b00 <e2965> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [LV] => VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed4a0 <e3933> {c7am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1c20 <e2973> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [RV] <- VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556ef1d40 <e2974> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [LV] => VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed550 <e3934> {c3al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556ef1e60 <e2982> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16000 <e2983> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [LV] => VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed600 <e3935> {c3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16120 <e2991> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16240 <e2992> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [LV] => VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed6b0 <e3936> {c3av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16360 <e3000> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [RV] <- VARSCOPE 0x555556f08b60 <e3900> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96300 <e2174> {c3av} @dt=0x555556e2e820@(G/w1)  c_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16480 <e3001> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [LV] => VARSCOPE 0x555556f09930 <e3967> {c3av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4900 <e1728> {c3av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed760 <e3937> {c7ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f165a0 <e3009> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [RV] <- VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f166c0 <e3010> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [LV] => VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed810 <e3938> {c4al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f167e0 <e3018> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16900 <e3019> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [LV] => VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed8c0 <e3939> {c4aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16a20 <e3027> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16b40 <e3028> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [LV] => VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eed970 <e3940> {c4av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16c60 <e3036> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [RV] <- VARSCOPE 0x555556f08ea0 <e3912> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96900 <e2198> {c4av} @dt=0x555556e2e820@(G/w1)  c_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16d80 <e3037> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [LV] => VARSCOPE 0x555556f09c70 <e3979> {c4av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4d80 <e1760> {c4av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eeda20 <e3941> {c7aw} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f16ea0 <e3045> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [RV] <- VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f16fc0 <e3046> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [LV] => VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedad0 <e3942> {c5al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f170e0 <e3054> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17200 <e3055> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [LV] => VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedb80 <e3943> {c5aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17320 <e3063> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17440 <e3064> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [LV] => VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedc30 <e3944> {c5av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17560 <e3072> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [RV] <- VARSCOPE 0x555556f091e0 <e3924> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96f00 <e2222> {c5av} @dt=0x555556e2e820@(G/w1)  c_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17680 <e3073> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [LV] => VARSCOPE 0x555556f18000 <e3991> {c5av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5200 <e1792> {c5av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedce0 <e3945> {c7bb} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f177a0 <e3081> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [RV] <- VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f178c0 <e3082> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [LV] => VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedd90 <e3946> {c7bg} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f179e0 <e3090> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [RV] <- VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17b00 <e3091> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [LV] => VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eede40 <e4007> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17c20 <e2659> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [RV] <- VARSCOPE 0x555556f095f0 <e3955> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556df4480 <e1696> {c2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_in [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f17d40 <e2660> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [LV] => VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556eedef0 <e4008> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f17e60 <e2668> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [RV] <- VARSCOPE 0x555556f09450 <e3949> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4180 <e3095> {c2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a000 <e2669> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [LV] => VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c000 <e4009> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a120 <e2677> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [RV] <- VARSCOPE 0x555556f09520 <e3952> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4300 <e1688> {c2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a240 <e2678> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [LV] => VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c0b0 <e4010> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a360 <e2686> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [RV] <- VARSCOPE 0x555556f096c0 <e3958> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5380 <e1704> {c7am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_0 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a480 <e2687> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [LV] => VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c160 <e4011> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a5a0 <e2695> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1a6c0 <e2696> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c210 <e4036> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1a7e0 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1a900 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f18b60 <e4041> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556eba900 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c2c0 <e4037> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1aa20 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1ab40 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f18c30 <e4044> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaa80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1c370 <e4038> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ac60 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1ad80 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f18d00 <e4047> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebac00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f1c420 <e4048> {e5af}
    1:2:2:2:1: SENTREE 0x555556f1c4d0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f1c580 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1aea0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f1c630 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1afc0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f68180 <e5911> {e8al}
    1:2:2:2:2:1: OR 0x555556f5d8c0 <e5907> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f5d810 <e5904> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f5d550 <e5895> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f5d600 <e5870> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f5ec60 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f5b000 <e5871> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f5d6b0 <e5896> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f5d760 <e5875> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f5ed80 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f5b100 <e5876> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f5b200 <e5905> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f68240 <e5889> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f5d290 <e5890> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f5d1e0 <e5870> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f5ea20 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556efc000 <e5871> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f37b00 <e5885> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f5c9a0 <e5807> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f5c8f0 <e5804> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f5c630 <e5795> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f5c6e0 <e5766> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f5e360 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f5a800 <e5767> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f5c790 <e5796> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f5c840 <e5775> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f5e480 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f5a900 <e5776> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f5aa00 <e5805> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f37bc0 <e5789> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f5c370 <e5790> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f5c2c0 <e5766> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f5e120 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556ee5f00 <e5767> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f1c9a0 <e5785> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556efc100 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f1b320 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f37c80 <e5799> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f5c4d0 <e5800> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f5c420 <e5775> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f5e240 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556efc200 <e5776> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f1cb00 <e5791> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556efc300 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f1b440 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f37d40 <e5808> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f5a700 <e5809> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f68300 <e5899> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f5d3f0 <e5900> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f5d340 <e5875> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f5eb40 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556efc400 <e5876> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f37e00 <e5891> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f5d130 <e5857> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f5d080 <e5854> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f5cdc0 <e5845> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f5ce70 <e5820> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f5e7e0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f5ac00 <e5821> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f5cf20 <e5846> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f5cfd0 <e5825> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f5e900 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f5ad00 <e5826> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f5ae00 <e5855> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f37ec0 <e5839> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f5cb00 <e5840> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f5ca50 <e5820> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f5e5a0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556efc500 <e5821> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f1cdc0 <e5835> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556efc600 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f1b680 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f68000 <e5849> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f5cc60 <e5850> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f5cbb0 <e5825> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f5e6c0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556efc700 <e5826> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f1cf20 <e5841> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556efc800 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f1b7a0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f680c0 <e5858> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f5ab00 <e5859> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f683c0 <e5908> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f5af00 <e5909> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f1cfd0 <e4049> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1b8c0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [RV] <- VARSCOPE 0x555556f185b0 <e4017> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97e00 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1b9e0 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f18dd0 <e4054> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebad80 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1d080 <e4050> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1bb00 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [RV] <- VARSCOPE 0x555556f18680 <e4020> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba000 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1bc20 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f18ea0 <e4057> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebaf00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1d130 <e4051> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1bd40 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1be60 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f18f70 <e4060> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb080 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f1d1e0 <e4061> {f5af}
    1:2:2:2:1: SENTREE 0x555556f1d290 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f1d340 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1e000 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f1d3f0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1e120 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f68a80 <e6061> {f8al}
    1:2:2:2:2:1: OR 0x555556f6afd0 <e6057> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f6af20 <e6054> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f6ac60 <e6045> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f6ad10 <e6020> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f5f9e0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f5bc00 <e6021> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f6adc0 <e6046> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f6ae70 <e6025> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f5fb00 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f5bd00 <e6026> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f5be00 <e6055> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f68b40 <e6039> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f6a9a0 <e6040> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f6a8f0 <e6020> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f5f7a0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556efc900 <e6021> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f68480 <e6035> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f6a0b0 <e5957> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f6a000 <e5954> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f5dce0 <e5945> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f5dd90 <e5920> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f5f0e0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f5b400 <e5921> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f5de40 <e5946> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f5def0 <e5925> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f5f200 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f5b500 <e5926> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f5b600 <e5955> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f68540 <e5939> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f5da20 <e5940> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f5d970 <e5920> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f5eea0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556efca00 <e5921> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f1d760 <e5935> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556efcb00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f1e480 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f68600 <e5949> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f5db80 <e5950> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f5dad0 <e5925> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f5efc0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556efcc00 <e5926> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f1d8c0 <e5941> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556efcd00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f1e5a0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f686c0 <e5958> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f5b300 <e5959> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f68c00 <e6049> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f6ab00 <e6050> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f6aa50 <e6025> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f5f8c0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_0 [RV] <- VARSCOPE 0x555556f08680 <e3882> {c2al} @dt=0x555556e2e820@(G/w1)  TOP->a_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51980 <e2139> {c2al} @dt=0x555556e2e820@(G/w1)  a_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556efce00 <e6026> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f68780 <e6041> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f6a840 <e6007> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f6a790 <e6004> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f6a4d0 <e5995> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f6a580 <e5970> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f5f560 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f5b800 <e5971> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f6a630 <e5996> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f6a6e0 <e5975> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f5f680 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f5b900 <e5976> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f5ba00 <e6005> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f68840 <e5989> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f6a210 <e5990> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f6a160 <e5970> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f5f320 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556efcf00 <e5971> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f1db80 <e5985> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556efd000 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f1e7e0 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f68900 <e5999> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f6a370 <e6000> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f6a2c0 <e5975> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f5f440 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_0 [RV] <- VARSCOPE 0x555556f08750 <e3885> {c2aq} @dt=0x555556e2e820@(G/w1)  TOP->b_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51b00 <e2144> {c2aq} @dt=0x555556e2e820@(G/w1)  b_0 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556efd100 <e5976> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f1dce0 <e5991> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556efd200 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f1e900 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f689c0 <e6008> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f5b700 <e6009> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f68cc0 <e6058> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f5bb00 <e6059> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f1dd90 <e4062> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ea20 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1eb40 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f19040 <e4067> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb200 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1de40 <e4063> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1ec60 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1ed80 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f19110 <e4070> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb380 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f1def0 <e4064> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1eea0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [RV] <- VARSCOPE 0x555556f18750 <e4023> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eba180 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1efc0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f191e0 <e4073> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb500 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f20000 <e4074> {e5af}
    1:2:2:2:1: SENTREE 0x555556f200b0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f20160 <e3739> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1f0e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f20210 <e3741> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f1f200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f69380 <e6211> {e8al}
    1:2:2:2:2:1: OR 0x555556f706e0 <e6207> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f70630 <e6204> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f70370 <e6195> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f70420 <e6170> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f6e7e0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f6c800 <e6171> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f704d0 <e6196> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f70580 <e6175> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f6e900 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f6c900 <e6176> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f6ca00 <e6205> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f69440 <e6189> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f700b0 <e6190> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f70000 <e6170> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f6e5a0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556efd300 <e6171> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f68d80 <e6185> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f6b760 <e6107> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f6b6b0 <e6104> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f6b3f0 <e6095> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f6b4a0 <e6070> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f5fe60 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f6c000 <e6071> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f6b550 <e6096> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f6b600 <e6075> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f6e000 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f6c100 <e6076> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f6c200 <e6105> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f68e40 <e6089> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f6b130 <e6090> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f6b080 <e6070> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f5fc20 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556efd400 <e6071> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f20580 <e6085> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556efd500 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f1f560 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3: IF 0x555556f68f00 <e6099> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f6b290 <e6100> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f6b1e0 <e6075> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f5fd40 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556efd600 <e6076> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f206e0 <e6091> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556efd700 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f1f680 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f68fc0 <e6108> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f5bf00 <e6109> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f69500 <e6199> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f70210 <e6200> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f70160 <e6175> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f6e6c0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556efd800 <e6176> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f69080 <e6191> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f6bef0 <e6157> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f6be40 <e6154> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f6bb80 <e6145> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f6bc30 <e6120> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f6e360 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f6c400 <e6121> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f6bce0 <e6146> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f6bd90 <e6125> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f6e480 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f6c500 <e6126> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f6c600 <e6155> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f69140 <e6139> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f6b8c0 <e6140> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f6b810 <e6120> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f6e120 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556efd900 <e6121> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f209a0 <e6135> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556efda00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f1f8c0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f69200 <e6149> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f6ba20 <e6150> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f6b970 <e6125> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f6e240 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556efdb00 <e6126> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f20b00 <e6141> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556efdc00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f1f9e0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_0 [LV] => VARSCOPE 0x555556f088f0 <e3891> {c7am} @dt=0x555556e2e820@(G/w1)  TOP->s_0 [T] [scopep=0x555556e561e0] -> VAR 0x555556e51e00 <e2156> {c7am} @dt=0x555556e2e820@(G/w1)  s_0 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f692c0 <e6158> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f6c300 <e6159> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f695c0 <e6208> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f6c700 <e6209> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f20bb0 <e4075> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1fb00 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f1fc20 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f192b0 <e4080> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb680 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f20c60 <e4076> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f1fd40 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [RV] <- VARSCOPE 0x555556f184e0 <e4014> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e97c80 <e2700> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f1fe60 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f19380 <e4083> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb800 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f20d10 <e4077> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22000 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22120 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f19450 <e4086> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebb980 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f20dc0 <e4087> {f5af}
    1:2:2:2:1: SENTREE 0x555556f20e70 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f20f20 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f22240 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f20fd0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f22360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f69c80 <e6361> {f8al}
    1:2:2:2:2:1: OR 0x555556f71d90 <e6357> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f71ce0 <e6354> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f71a20 <e6345> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f71ad0 <e6320> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f6f560 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f6d400 <e6321> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f71b80 <e6346> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f71c30 <e6325> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f6f680 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f6d500 <e6326> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f6d600 <e6355> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f69d40 <e6339> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f71760 <e6340> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f716b0 <e6320> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f6f320 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556efdd00 <e6321> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f69680 <e6335> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f70e70 <e6257> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f70dc0 <e6254> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f70b00 <e6245> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f70bb0 <e6220> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f6ec60 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f6cc00 <e6221> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f70c60 <e6246> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f70d10 <e6225> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f6ed80 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f6cd00 <e6226> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f6ce00 <e6255> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f69740 <e6239> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f70840 <e6240> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f70790 <e6220> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f6ea20 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556efde00 <e6221> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f21340 <e6235> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556efdf00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f226c0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f69800 <e6249> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f709a0 <e6250> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f708f0 <e6225> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f6eb40 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f24000 <e6226> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f214a0 <e6241> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f24100 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f227e0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f698c0 <e6258> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f6cb00 <e6259> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f69e00 <e6349> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f718c0 <e6350> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f71810 <e6325> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f6f440 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f188f0 <e4029> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eba480 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f24200 <e6326> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f69980 <e6341> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f71600 <e6307> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f71550 <e6304> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f71290 <e6295> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f71340 <e6270> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f6f0e0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f6d000 <e6271> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f713f0 <e6296> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f714a0 <e6275> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f6f200 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f6d100 <e6276> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f6d200 <e6305> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f69a40 <e6289> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f70fd0 <e6290> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f70f20 <e6270> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f6eea0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f24300 <e6271> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f21760 <e6285> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f24400 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f22a20 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f69b00 <e6299> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f71130 <e6300> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f71080 <e6275> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f6efc0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  c_in [RV] <- VARSCOPE 0x555556f08820 <e3888> {c2av} @dt=0x555556e2e820@(G/w1)  TOP->c_in [T] [scopep=0x555556e561e0] -> VAR 0x555556e51c80 <e2150> {c2av} @dt=0x555556e2e820@(G/w1)  c_in [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f24500 <e6276> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f218c0 <e6291> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f24600 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f22b40 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f69bc0 <e6308> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f6cf00 <e6309> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f69ec0 <e6358> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f6d300 <e6359> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f21970 <e4088> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22c60 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22d80 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f19520 <e4093> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbb00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f21a20 <e4089> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f22ea0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f22fc0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f195f0 <e4096> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbc80 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f21ad0 <e4090> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f230e0 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f18820 <e4026> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eba300 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f23200 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f196c0 <e4099> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ebbe00 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f21b80 <e4100> {g5af}
    1:2:2:2:1: SENTREE 0x555556f21c30 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f21ce0 <e3742> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f23320 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f21d90 <e3744> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f23440 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f74600 <e6511> {g8al}
    1:2:2:2:2:1: OR 0x555556f734a0 <e6507> {g7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f733f0 <e6504> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f73130 <e6495> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f731e0 <e6470> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f76360 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f78000 <e6471> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f73290 <e6496> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f73340 <e6475> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f76480 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f78100 <e6476> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f78200 <e6505> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f746c0 <e6489> {g8al}
    1:2:2:2:2:2:1: EQ 0x555556f72e70 <e6490> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f72dc0 <e6470> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f76120 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f24700 <e6471> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f74000 <e6485> {g9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f72580 <e6407> {g8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f724d0 <e6404> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f72210 <e6395> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f722c0 <e6370> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f6f9e0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f6d800 <e6371> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f72370 <e6396> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f72420 <e6375> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f6fb00 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f6d900 <e6376> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f6da00 <e6405> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f740c0 <e6389> {g9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f71ef0 <e6390> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f71e40 <e6370> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f6f7a0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f24800 <e6371> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f26160 <e6385> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f24900 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f237a0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f74180 <e6399> {g10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f720b0 <e6400> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f72000 <e6375> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f6f8c0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f24a00 <e6376> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f262c0 <e6391> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f24b00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f238c0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f74240 <e6408> {g8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f6d700 <e6409> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f74780 <e6499> {g12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f72fd0 <e6500> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f72f20 <e6475> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f76240 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f18a90 <e4035> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556eba780 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f24c00 <e6476> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f74300 <e6491> {g13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f72d10 <e6457> {g12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f72c60 <e6454> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f729a0 <e6445> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f72a50 <e6420> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f6fe60 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f6dc00 <e6421> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f72b00 <e6446> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f72bb0 <e6425> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f76000 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f6dd00 <e6426> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f6de00 <e6455> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f743c0 <e6439> {g13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f726e0 <e6440> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f72630 <e6420> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f6fc20 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f24d00 <e6421> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f26580 <e6435> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f24e00 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f23b00 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f74480 <e6449> {g14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f72840 <e6450> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f72790 <e6425> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f6fd40 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f189c0 <e4032> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eba600 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f24f00 <e6426> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f266e0 <e6441> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f25000 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f23c20 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [LV] => VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f74540 <e6458> {g12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f6db00 <e6459> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f74840 <e6508> {g7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f6df00 <e6509> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f26790 <e4101> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f23d40 <e2721> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f23e60 <e2722> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [LV] => VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26840 <e4102> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a000 <e2730> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [RV] <- VARSCOPE 0x555556f09790 <e3961> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4600 <e1712> {c3al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a120 <e2731> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [LV] => VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f268f0 <e4103> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a240 <e2739> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [RV] <- VARSCOPE 0x555556f09860 <e3964> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4780 <e1720> {c3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a360 <e2740> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [LV] => VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f269a0 <e4104> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a480 <e2748> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [RV] <- VARSCOPE 0x555556f09a00 <e3970> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5500 <e1736> {c7ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2a5a0 <e2749> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [LV] => VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26a50 <e4105> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a6c0 <e2757> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2a7e0 <e2758> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26b00 <e4130> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2a900 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2aa20 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f19e10 <e4135> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecac00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26bb0 <e4131> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ab40 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2ac60 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f19ee0 <e4138> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecad80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f26c60 <e4132> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ad80 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2aea0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2c000 <e4141> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaf00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f26d10 <e4142> {e5af}
    1:2:2:2:1: SENTREE 0x555556f26dc0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f26e70 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2afc0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f26f20 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2b0e0 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f74f00 <e6661> {e8al}
    1:2:2:2:2:1: OR 0x555556f7abb0 <e6657> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f7ab00 <e6654> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f7a840 <e6645> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f7a8f0 <e6620> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f770e0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f78c00 <e6621> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f7a9a0 <e6646> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f7aa50 <e6625> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f77200 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f78d00 <e6626> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f78e00 <e6655> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f74fc0 <e6639> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f7a580 <e6640> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f7a4d0 <e6620> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f76ea0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f25100 <e6621> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f74900 <e6635> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f73c30 <e6557> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f73b80 <e6554> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f738c0 <e6545> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f73970 <e6520> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f767e0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f78400 <e6521> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f73a20 <e6546> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f73ad0 <e6525> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f76900 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f78500 <e6526> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f78600 <e6555> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f749c0 <e6539> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f73600 <e6540> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f73550 <e6520> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f765a0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f25200 <e6521> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f27290 <e6535> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f25300 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f2b440 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f74a80 <e6549> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f73760 <e6550> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f736b0 <e6525> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f766c0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f25400 <e6526> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f273f0 <e6541> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f25500 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f2b560 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f74b40 <e6558> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f78300 <e6559> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f75080 <e6649> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f7a6e0 <e6650> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f7a630 <e6625> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f76fc0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f25600 <e6626> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f74c00 <e6641> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f7a420 <e6607> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f7a370 <e6604> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f7a0b0 <e6595> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f7a160 <e6570> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f76c60 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f78800 <e6571> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f7a210 <e6596> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f7a2c0 <e6575> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f76d80 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f78900 <e6576> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f78a00 <e6605> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f74cc0 <e6589> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f73d90 <e6590> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f73ce0 <e6570> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f76a20 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f25700 <e6571> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f276b0 <e6585> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f25800 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f2b7a0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f74d80 <e6599> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f73ef0 <e6600> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f73e40 <e6575> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f76b40 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f25900 <e6576> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f27810 <e6591> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f25a00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f2b8c0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f74e40 <e6608> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f78700 <e6609> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f75140 <e6658> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f78b00 <e6659> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f278c0 <e4143> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2b9e0 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [RV] <- VARSCOPE 0x555556f19860 <e4111> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2bb00 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2c0d0 <e4148> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb080 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f27970 <e4144> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2bc20 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [RV] <- VARSCOPE 0x555556f19930 <e4114> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2bd40 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2c1a0 <e4151> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f27a20 <e4145> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2be60 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2e000 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2c270 <e4154> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f27ad0 <e4155> {f5af}
    1:2:2:2:1: SENTREE 0x555556f27b80 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f27c30 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2e120 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f27ce0 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2e240 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f75800 <e6811> {f8al}
    1:2:2:2:2:1: OR 0x555556f7c2c0 <e6807> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f7c210 <e6804> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f7bef0 <e6795> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f7c000 <e6770> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f77e60 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f79800 <e6771> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f7c0b0 <e6796> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f7c160 <e6775> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f7e000 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f79900 <e6776> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f79a00 <e6805> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f758c0 <e6789> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f7bc30 <e6790> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f7bb80 <e6770> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f77c20 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f25b00 <e6771> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f75200 <e6785> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f7b340 <e6707> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f7b290 <e6704> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f7afd0 <e6695> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f7b080 <e6670> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f77560 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f79000 <e6671> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f7b130 <e6696> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f7b1e0 <e6675> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f77680 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f79100 <e6676> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f79200 <e6705> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f752c0 <e6689> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f7ad10 <e6690> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f7ac60 <e6670> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f77320 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f25c00 <e6671> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f300b0 <e6685> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f25d00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f2e5a0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f75380 <e6699> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f7ae70 <e6700> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f7adc0 <e6675> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f77440 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f25e00 <e6676> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f30210 <e6691> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f25f00 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f2e6c0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f75440 <e6708> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f78f00 <e6709> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f75980 <e6799> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f7bd90 <e6800> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f7bce0 <e6775> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f77d40 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_1 [RV] <- VARSCOPE 0x555556f089c0 <e3894> {c3al} @dt=0x555556e2e820@(G/w1)  TOP->a_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96000 <e2162> {c3al} @dt=0x555556e2e820@(G/w1)  a_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f32000 <e6776> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f75500 <e6791> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f7bad0 <e6757> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f7ba20 <e6754> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f7b760 <e6745> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f7b810 <e6720> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f779e0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f79400 <e6721> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f7b8c0 <e6746> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f7b970 <e6725> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f77b00 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f79500 <e6726> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f79600 <e6755> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f755c0 <e6739> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f7b4a0 <e6740> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f7b3f0 <e6720> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f777a0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f32100 <e6721> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f304d0 <e6735> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f32200 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f2e900 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f75680 <e6749> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f7b600 <e6750> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f7b550 <e6725> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f778c0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_1 [RV] <- VARSCOPE 0x555556f08a90 <e3897> {c3aq} @dt=0x555556e2e820@(G/w1)  TOP->b_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96180 <e2168> {c3aq} @dt=0x555556e2e820@(G/w1)  b_1 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f32300 <e6726> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f30630 <e6741> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f32400 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f2ea20 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f75740 <e6758> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f79300 <e6759> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f75a40 <e6808> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f79700 <e6809> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f306e0 <e4156> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2eb40 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2ec60 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2c340 <e4161> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb500 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f30790 <e4157> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2ed80 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2eea0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2c410 <e4164> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb680 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f30840 <e4158> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2efc0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [RV] <- VARSCOPE 0x555556f19a00 <e4117> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f2f0e0 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2c4e0 <e4167> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb800 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f308f0 <e4168> {e5af}
    1:2:2:2:1: SENTREE 0x555556f309a0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f30a50 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2f200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f30b00 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f2f320 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f82180 <e6961> {e8al}
    1:2:2:2:2:1: OR 0x555556f7d970 <e6957> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f7d8c0 <e6954> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f7d600 <e6945> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f7d6b0 <e6920> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f7ec60 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f80400 <e6921> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f7d760 <e6946> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f7d810 <e6925> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f7ed80 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f80500 <e6926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f80600 <e6955> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f82240 <e6939> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f7d340 <e6940> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f7d290 <e6920> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f7ea20 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f32500 <e6921> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f75b00 <e6935> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f7ca50 <e6857> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f7c9a0 <e6854> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f7c6e0 <e6845> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f7c790 <e6820> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f7e360 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f79c00 <e6821> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f7c840 <e6846> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f7c8f0 <e6825> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f7e480 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f79d00 <e6826> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f79e00 <e6855> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f75bc0 <e6839> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f7c420 <e6840> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f7c370 <e6820> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f7e120 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f32600 <e6821> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f30e70 <e6835> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f32700 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f2f680 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3: IF 0x555556f75c80 <e6849> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f7c580 <e6850> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f7c4d0 <e6825> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f7e240 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f32800 <e6826> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f30fd0 <e6841> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f32900 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f2f7a0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f75d40 <e6858> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f79b00 <e6859> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f82300 <e6949> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f7d4a0 <e6950> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f7d3f0 <e6925> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f7eb40 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f32a00 <e6926> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f75e00 <e6941> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f7d1e0 <e6907> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f7d130 <e6904> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f7ce70 <e6895> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f7cf20 <e6870> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f7e7e0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f80000 <e6871> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f7cfd0 <e6896> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f7d080 <e6875> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f7e900 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f80100 <e6876> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f80200 <e6905> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f75ec0 <e6889> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f7cbb0 <e6890> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f7cb00 <e6870> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f7e5a0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f32b00 <e6871> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f31290 <e6885> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f32c00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f2f9e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f82000 <e6899> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f7cd10 <e6900> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f7cc60 <e6875> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f7e6c0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f32d00 <e6876> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f313f0 <e6891> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f32e00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f2fb00 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_1 [LV] => VARSCOPE 0x555556f08c30 <e3903> {c7ar} @dt=0x555556e2e820@(G/w1)  TOP->s_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96480 <e2180> {c7ar} @dt=0x555556e2e820@(G/w1)  s_1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f820c0 <e6908> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f79f00 <e6909> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f823c0 <e6958> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f80300 <e6959> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f314a0 <e4169> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2fc20 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f2fd40 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2c5b0 <e4174> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecb980 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f31550 <e4170> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f2fe60 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [RV] <- VARSCOPE 0x555556f19790 <e4108> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556eca000 <e2762> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f34000 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2c680 <e4177> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbb00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f31600 <e4171> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34120 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f34240 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2c750 <e4180> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbc80 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f316b0 <e4181> {f5af}
    1:2:2:2:1: SENTREE 0x555556f31760 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f31810 <e3745> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f34360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f318c0 <e3747> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f34480 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f82a80 <e7111> {f8al}
    1:2:2:2:2:1: OR 0x555556f85080 <e7107> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f84fd0 <e7104> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f84d10 <e7095> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f84dc0 <e7070> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f7f9e0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f81000 <e7071> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f84e70 <e7096> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f84f20 <e7075> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f7fb00 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f81100 <e7076> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f81200 <e7105> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f82b40 <e7089> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f84a50 <e7090> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f849a0 <e7070> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f7f7a0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f32f00 <e7071> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f82480 <e7085> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f84160 <e7007> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f840b0 <e7004> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f7dd90 <e6995> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f7de40 <e6970> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f7f0e0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f80800 <e6971> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f7def0 <e6996> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f84000 <e6975> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f7f200 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f80900 <e6976> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f80a00 <e7005> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f82540 <e6989> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f7dad0 <e6990> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f7da20 <e6970> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f7eea0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f33000 <e6971> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f31c30 <e6985> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f33100 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f347e0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f82600 <e6999> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f7dc30 <e7000> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f7db80 <e6975> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f7efc0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f33200 <e6976> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f31d90 <e6991> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f33300 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f34900 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f826c0 <e7008> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f80700 <e7009> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f82c00 <e7099> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f84bb0 <e7100> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f84b00 <e7075> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f7f8c0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f19ba0 <e4123> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556eca780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f33400 <e7076> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f82780 <e7091> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f848f0 <e7057> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f84840 <e7054> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f84580 <e7045> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f84630 <e7020> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f7f560 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f80c00 <e7021> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f846e0 <e7046> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f84790 <e7025> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f7f680 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f80d00 <e7026> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f80e00 <e7055> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f82840 <e7039> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f842c0 <e7040> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f84210 <e7020> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f7f320 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f33500 <e7021> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f380b0 <e7035> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f33600 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f34b40 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f82900 <e7049> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f84420 <e7050> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f84370 <e7025> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f7f440 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [RV] <- VARSCOPE 0x555556f18270 <e4000> {c9ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add0_1 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5b00 <e1862> {c9ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add0_1 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f33700 <e7026> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f38210 <e7041> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f33800 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f34c60 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f829c0 <e7058> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f80b00 <e7059> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f82cc0 <e7108> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f80f00 <e7109> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f382c0 <e4182> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34d80 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f34ea0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2c820 <e4187> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ecbe00 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f38370 <e4183> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f34fc0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f350e0 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2c8f0 <e4190> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8000 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f38420 <e4184> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f35200 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f19ad0 <e4120> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556eca600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f35320 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2c9c0 <e4193> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8180 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f384d0 <e4194> {g5af}
    1:2:2:2:1: SENTREE 0x555556f38580 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f38630 <e3748> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f35440 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f386e0 <e3750> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f35560 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f83380 <e7261> {g8al}
    1:2:2:2:2:1: OR 0x555556f88790 <e7257> {g7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f886e0 <e7254> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f88420 <e7245> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f884d0 <e7220> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f867e0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f81c00 <e7221> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f88580 <e7246> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f88630 <e7225> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f86900 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f81d00 <e7226> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f81e00 <e7255> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f83440 <e7239> {g8al}
    1:2:2:2:2:2:1: EQ 0x555556f88160 <e7240> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f880b0 <e7220> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f865a0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f33900 <e7221> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f82d80 <e7235> {g9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f85810 <e7157> {g8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f85760 <e7154> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f854a0 <e7145> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f85550 <e7120> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f7fe60 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f81400 <e7121> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f85600 <e7146> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f856b0 <e7125> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f86000 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f81500 <e7126> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f81600 <e7155> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f82e40 <e7139> {g9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f851e0 <e7140> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f85130 <e7120> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f7fc20 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f33a00 <e7121> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f38a50 <e7135> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f33b00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f358c0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f82f00 <e7149> {g10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f85340 <e7150> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f85290 <e7125> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f7fd40 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f33c00 <e7126> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f38bb0 <e7141> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f33d00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f359e0 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f82fc0 <e7158> {g8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f81300 <e7159> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f83500 <e7249> {g12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f882c0 <e7250> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f88210 <e7225> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f866c0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f19d40 <e4129> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ecaa80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f33e00 <e7226> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f83080 <e7241> {g13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f88000 <e7207> {g12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f85ef0 <e7204> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f85c30 <e7195> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f85ce0 <e7170> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f86360 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f81800 <e7171> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f85d90 <e7196> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f85e40 <e7175> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f86480 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f81900 <e7176> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f81a00 <e7205> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f83140 <e7189> {g13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f85970 <e7190> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f858c0 <e7170> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f86120 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f33f00 <e7171> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f38e70 <e7185> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f3a000 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f35c20 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f83200 <e7199> {g14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f85ad0 <e7200> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f85a20 <e7175> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f86240 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f19c70 <e4126> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556eca900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f3a100 <e7176> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f38fd0 <e7191> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f3a200 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f35d40 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [LV] => VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f832c0 <e7208> {g12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f81700 <e7209> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f835c0 <e7258> {g7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f81b00 <e7259> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f39080 <e4195> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f35e60 <e2783> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3c000 <e2784> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [LV] => VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39130 <e4196> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c120 <e2792> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [RV] <- VARSCOPE 0x555556f09ad0 <e3973> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4a80 <e1744> {c4al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c240 <e2793> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [LV] => VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f391e0 <e4197> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c360 <e2801> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [RV] <- VARSCOPE 0x555556f09ba0 <e3976> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4c00 <e1752> {c4aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c480 <e2802> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [LV] => VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39290 <e4198> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c5a0 <e2810> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [RV] <- VARSCOPE 0x555556f09d40 <e3982> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5680 <e1768> {c7aw} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_2 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3c6c0 <e2811> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [LV] => VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39340 <e4199> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3c7e0 <e2819> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3c900 <e2820> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f393f0 <e4224> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3ca20 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3cb40 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f2d110 <e4229> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8f00 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f394a0 <e4225> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3cc60 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3cd80 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f2d1e0 <e4232> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9080 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f39550 <e4226> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3cea0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f3cfc0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f2d2b0 <e4235> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9200 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f39600 <e4236> {e5af}
    1:2:2:2:1: SENTREE 0x555556f396b0 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f39760 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f3d0e0 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f39810 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f3d200 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f83c80 <e7411> {e8al}
    1:2:2:2:2:1: OR 0x555556f89e40 <e7407> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f89d90 <e7404> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f89ad0 <e7395> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f89b80 <e7370> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f87560 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f8a800 <e7371> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f89c30 <e7396> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f89ce0 <e7375> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f87680 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f8a900 <e7376> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f8aa00 <e7405> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f83d40 <e7389> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f89810 <e7390> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f89760 <e7370> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f87320 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f3a300 <e7371> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f83680 <e7385> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f88f20 <e7307> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f88e70 <e7304> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f88bb0 <e7295> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f88c60 <e7270> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f86c60 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f8a000 <e7271> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f88d10 <e7296> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f88dc0 <e7275> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f86d80 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f8a100 <e7276> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f8a200 <e7305> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f83740 <e7289> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f888f0 <e7290> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f88840 <e7270> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f86a20 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f3a400 <e7271> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f39b80 <e7285> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f3a500 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f3d560 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f83800 <e7299> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f88a50 <e7300> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f889a0 <e7275> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f86b40 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f3a600 <e7276> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f39ce0 <e7291> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f3a700 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f3d680 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f838c0 <e7308> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f81f00 <e7309> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f83e00 <e7399> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f89970 <e7400> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f898c0 <e7375> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f87440 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f3a800 <e7376> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f83980 <e7391> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f896b0 <e7357> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f89600 <e7354> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f89340 <e7345> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f893f0 <e7320> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f870e0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f8a400 <e7321> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f894a0 <e7346> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f89550 <e7325> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f87200 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f8a500 <e7326> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f8a600 <e7355> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f83a40 <e7339> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f89080 <e7340> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f88fd0 <e7320> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f86ea0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f3a900 <e7321> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f3e000 <e7335> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f3aa00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f3d8c0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f83b00 <e7349> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f891e0 <e7350> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f89130 <e7325> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f86fc0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f3ab00 <e7326> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f3e160 <e7341> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f3ac00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f3d9e0 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f83bc0 <e7358> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f8a300 <e7359> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f83ec0 <e7408> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f8a700 <e7409> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f3e210 <e4237> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3db00 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [RV] <- VARSCOPE 0x555556f2cb60 <e4205> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8480 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3dc20 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f2d380 <e4242> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9380 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3e2c0 <e4238> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f3dd40 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [RV] <- VARSCOPE 0x555556f2cc30 <e4208> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8600 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f3de60 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f2d450 <e4245> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9500 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3e370 <e4239> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40000 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f40120 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f2d520 <e4248> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9680 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f3e420 <e4249> {f5af}
    1:2:2:2:1: SENTREE 0x555556f3e4d0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f3e580 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f40240 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f3e630 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f40360 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f8e600 <e7561> {f8al}
    1:2:2:2:2:1: OR 0x555556f8d550 <e7557> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f8d4a0 <e7554> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f8d1e0 <e7545> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f8d290 <e7520> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f90360 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f8b400 <e7521> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f8d340 <e7546> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f8d3f0 <e7525> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f90480 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f8b500 <e7526> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f8b600 <e7555> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f8e6c0 <e7539> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f8cf20 <e7540> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f8ce70 <e7520> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f90120 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f3ad00 <e7521> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f8e000 <e7535> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f8c630 <e7457> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f8c580 <e7454> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f8c2c0 <e7445> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f8c370 <e7420> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f879e0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f8ac00 <e7421> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f8c420 <e7446> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f8c4d0 <e7425> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f87b00 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f8ad00 <e7426> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f8ae00 <e7455> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f8e0c0 <e7439> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f8c000 <e7440> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f89ef0 <e7420> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f877a0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f3ae00 <e7421> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f3e9a0 <e7435> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f3af00 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f406c0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f8e180 <e7449> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f8c160 <e7450> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f8c0b0 <e7425> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f878c0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f3b000 <e7426> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f3eb00 <e7441> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f3b100 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f407e0 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f8e240 <e7458> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f8ab00 <e7459> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f8e780 <e7549> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f8d080 <e7550> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f8cfd0 <e7525> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f90240 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_2 [RV] <- VARSCOPE 0x555556f08d00 <e3906> {c4al} @dt=0x555556e2e820@(G/w1)  TOP->a_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96600 <e2186> {c4al} @dt=0x555556e2e820@(G/w1)  a_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f3b200 <e7526> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f8e300 <e7541> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f8cdc0 <e7507> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f8cd10 <e7504> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f8ca50 <e7495> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f8cb00 <e7470> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f87e60 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f8b000 <e7471> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f8cbb0 <e7496> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f8cc60 <e7475> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f90000 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f8b100 <e7476> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f8b200 <e7505> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f8e3c0 <e7489> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f8c790 <e7490> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f8c6e0 <e7470> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f87c20 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f3b300 <e7471> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f3edc0 <e7485> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f3b400 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f40a20 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f8e480 <e7499> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f8c8f0 <e7500> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f8c840 <e7475> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f87d40 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_2 [RV] <- VARSCOPE 0x555556f08dd0 <e3909> {c4aq} @dt=0x555556e2e820@(G/w1)  TOP->b_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96780 <e2192> {c4aq} @dt=0x555556e2e820@(G/w1)  b_2 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f3b500 <e7476> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f3ef20 <e7491> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f3b600 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f40b40 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f8e540 <e7508> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f8af00 <e7509> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f8e840 <e7558> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f8b300 <e7559> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f3efd0 <e4250> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40c60 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f40d80 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f2d5f0 <e4255> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9800 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3f080 <e4251> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f40ea0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f40fc0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f2d6c0 <e4258> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9980 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3f130 <e4252> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f410e0 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [RV] <- VARSCOPE 0x555556f2cd00 <e4211> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8780 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f41200 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f2d790 <e4261> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9b00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f3f1e0 <e4262> {e5af}
    1:2:2:2:1: SENTREE 0x555556f3f290 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f3f340 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f41320 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f3f3f0 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f41440 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f8ef00 <e7711> {e8al}
    1:2:2:2:2:1: OR 0x555556f92c60 <e7707> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f92bb0 <e7704> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f928f0 <e7695> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f929a0 <e7670> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f910e0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f94000 <e7671> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f92a50 <e7696> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f92b00 <e7675> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f91200 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f94100 <e7676> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f94200 <e7705> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f8efc0 <e7689> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f92630 <e7690> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f92580 <e7670> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f90ea0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f3b700 <e7671> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f8e900 <e7685> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f8dce0 <e7607> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f8dc30 <e7604> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f8d970 <e7595> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f8da20 <e7570> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f907e0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f8b800 <e7571> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f8dad0 <e7596> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f8db80 <e7575> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f90900 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f8b900 <e7576> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f8ba00 <e7605> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f8e9c0 <e7589> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f8d6b0 <e7590> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f8d600 <e7570> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f905a0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f3b800 <e7571> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f3f760 <e7585> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f3b900 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f417a0 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3: IF 0x555556f8ea80 <e7599> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f8d810 <e7600> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f8d760 <e7575> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f906c0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f3ba00 <e7576> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f3f8c0 <e7591> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f3bb00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f418c0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f8eb40 <e7608> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f8b700 <e7609> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f8f080 <e7699> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f92790 <e7700> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f926e0 <e7675> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f90fc0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f3bc00 <e7676> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f8ec00 <e7691> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f924d0 <e7657> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f92420 <e7654> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f92160 <e7645> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f92210 <e7620> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f90c60 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f8bc00 <e7621> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f922c0 <e7646> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f92370 <e7625> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f90d80 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f8bd00 <e7626> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f8be00 <e7655> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f8ecc0 <e7639> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f8de40 <e7640> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f8dd90 <e7620> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f90a20 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f3bd00 <e7621> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f3fb80 <e7635> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f3be00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f41b00 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f8ed80 <e7649> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f92000 <e7650> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f8def0 <e7625> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f90b40 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f3bf00 <e7626> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f3fce0 <e7641> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f42000 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f41c20 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_2 [LV] => VARSCOPE 0x555556f08f70 <e3915> {c7aw} @dt=0x555556e2e820@(G/w1)  TOP->s_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96a80 <e2204> {c7aw} @dt=0x555556e2e820@(G/w1)  s_2 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f8ee40 <e7658> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f8bb00 <e7659> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f8f140 <e7708> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f8bf00 <e7709> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f3fd90 <e4263> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f41d40 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f41e60 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f2d860 <e4268> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9c80 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3fe40 <e4264> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46000 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [RV] <- VARSCOPE 0x555556f2ca90 <e4202> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8300 <e2824> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f46120 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f2d930 <e4271> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ed9e00 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f3fef0 <e4265> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46240 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f46360 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f2da00 <e4274> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8000 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f48000 <e4275> {f5af}
    1:2:2:2:1: SENTREE 0x555556f480b0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f48160 <e3751> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f46480 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f48210 <e3753> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f465a0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f8f800 <e7861> {f8al}
    1:2:2:2:2:1: OR 0x555556f96370 <e7857> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f962c0 <e7854> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f96000 <e7845> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f960b0 <e7820> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f91e60 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f94c00 <e7821> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f96160 <e7846> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f96210 <e7825> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f98000 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f94d00 <e7826> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f94e00 <e7855> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f8f8c0 <e7839> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556f93ce0 <e7840> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f93c30 <e7820> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f91c20 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f42100 <e7821> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f8f200 <e7835> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f933f0 <e7757> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f93340 <e7754> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f93080 <e7745> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f93130 <e7720> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f91560 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f94400 <e7721> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f931e0 <e7746> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f93290 <e7725> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f91680 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f94500 <e7726> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f94600 <e7755> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f8f2c0 <e7739> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f92dc0 <e7740> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f92d10 <e7720> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f91320 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f42200 <e7721> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f48580 <e7735> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f42300 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f46900 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f8f380 <e7749> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f92f20 <e7750> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f92e70 <e7725> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f91440 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f42400 <e7726> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f486e0 <e7741> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f42500 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f46a20 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f8f440 <e7758> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f94300 <e7759> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f8f980 <e7849> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f93e40 <e7850> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f93d90 <e7825> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f91d40 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f2cea0 <e4217> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8a80 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f42600 <e7826> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f8f500 <e7841> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f93b80 <e7807> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f93ad0 <e7804> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f93810 <e7795> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f938c0 <e7770> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f919e0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f94800 <e7771> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f93970 <e7796> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f93a20 <e7775> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f91b00 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f94900 <e7776> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f94a00 <e7805> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f8f5c0 <e7789> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f93550 <e7790> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f934a0 <e7770> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f917a0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f42700 <e7771> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f489a0 <e7785> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f42800 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f46c60 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f8f680 <e7799> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f936b0 <e7800> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f93600 <e7775> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f918c0 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [RV] <- VARSCOPE 0x555556f18340 <e4003> {c9as} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add1_2 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5c80 <e1863> {c9as} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add1_2 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f42900 <e7776> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f48b00 <e7791> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f42a00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f46d80 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f8f740 <e7808> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f94700 <e7809> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f8fa40 <e7858> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f94b00 <e7859> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f48bb0 <e4276> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f46ea0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f46fc0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f2dad0 <e4281> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8180 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f48c60 <e4277> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f470e0 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f47200 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f2dba0 <e4284> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8300 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f48d10 <e4278> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f47320 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f2cdd0 <e4214> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8900 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f47440 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f2dc70 <e4287> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556ee8480 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f48dc0 <e4288> {g5af}
    1:2:2:2:1: SENTREE 0x555556f48e70 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f48f20 <e3754> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f47560 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f48fd0 <e3756> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f47680 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f9a180 <e8011> {g8al}
    1:2:2:2:2:1: OR 0x555556f97a20 <e8007> {g7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f97970 <e8004> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f976b0 <e7995> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f97760 <e7970> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f98c60 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f95800 <e7971> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f97810 <e7996> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f978c0 <e7975> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f98d80 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f95900 <e7976> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f95a00 <e8005> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f9a240 <e7989> {g8al}
    1:2:2:2:2:2:1: EQ 0x555556f973f0 <e7990> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f97340 <e7970> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f98a20 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f42b00 <e7971> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f8fb00 <e7985> {g9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f96b00 <e7907> {g8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f96a50 <e7904> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f96790 <e7895> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f96840 <e7870> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f98360 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f95000 <e7871> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f968f0 <e7896> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f969a0 <e7875> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f98480 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f95100 <e7876> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f95200 <e7905> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f8fbc0 <e7889> {g9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f964d0 <e7890> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f96420 <e7870> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f98120 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f42c00 <e7871> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f49340 <e7885> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f42d00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f479e0 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f8fc80 <e7899> {g10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f96630 <e7900> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f96580 <e7875> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f98240 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f42e00 <e7876> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f494a0 <e7891> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f42f00 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f47b00 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f8fd40 <e7908> {g8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f94f00 <e7909> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f9a300 <e7999> {g12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f97550 <e8000> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f974a0 <e7975> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f98b40 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f2d040 <e4223> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8d80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f43000 <e7976> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f8fe00 <e7991> {g13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f97290 <e7957> {g12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f971e0 <e7954> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f96f20 <e7945> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f96fd0 <e7920> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f987e0 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f95400 <e7921> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f97080 <e7946> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f97130 <e7925> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f98900 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f95500 <e7926> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f95600 <e7955> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f8fec0 <e7939> {g13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f96c60 <e7940> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f96bb0 <e7920> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f985a0 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f43100 <e7921> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f49760 <e7935> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f43200 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f47d40 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f9a000 <e7949> {g14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f96dc0 <e7950> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f96d10 <e7925> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f986c0 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f2cf70 <e4220> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556ed8c00 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f43300 <e7926> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f498c0 <e7941> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f43400 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f47e60 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [LV] => VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f9a0c0 <e7958> {g12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f95300 <e7959> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f9a3c0 <e8008> {g7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f95700 <e8009> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f49970 <e4289> {d2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a000 <e2846> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f4a120 <e2847> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [LV] => VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49a20 <e4290> {d2aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a240 <e2855> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [RV] <- VARSCOPE 0x555556f09e10 <e3985> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df4f00 <e1776> {c5al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__a_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a360 <e2856> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [LV] => VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49ad0 <e4291> {d2av} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a480 <e2864> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [RV] <- VARSCOPE 0x555556f09ee0 <e3988> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5080 <e1784> {c5aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__b_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a5a0 <e2865> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [LV] => VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49b80 <e4292> {d3am} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a6c0 <e2873> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [RV] <- VARSCOPE 0x555556f180d0 <e3994> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5800 <e1800> {c7bb} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__s_3 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4a7e0 <e2874> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [LV] => VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49c30 <e4293> {d3ar} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4a900 <e2882> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [RV] <- VARSCOPE 0x555556f181a0 <e3997> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556df5980 <e1808> {c7bg} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__c_out [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4aa20 <e2883> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [LV] => VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49ce0 <e4318> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4ab40 <e2477> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4ac60 <e2478> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [LV] => VARSCOPE 0x555556f4c410 <e4323> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97380 <e2500> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49d90 <e4319> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4ad80 <e2486> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4aea0 <e2487> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [LV] => VARSCOPE 0x555556f4c4e0 <e4326> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97500 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f49e40 <e4320> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4afc0 <e2495> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f4b0e0 <e2496> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [LV] => VARSCOPE 0x555556f4c5b0 <e4329> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i1__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97680 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i1__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f49ef0 <e4330> {e5af}
    1:2:2:2:1: SENTREE 0x555556f50000 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f500b0 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f4b200 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f50160 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f4b320 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f9aa80 <e8161> {e8al}
    1:2:2:2:2:1: OR 0x555556f9d130 <e8157> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556f9d080 <e8154> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556f9cdc0 <e8145> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556f9ce70 <e8120> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556f999e0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f9e400 <e8121> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556f9cf20 <e8146> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556f9cfd0 <e8125> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556f99b00 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f9e500 <e8126> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f9e600 <e8155> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f9ab40 <e8139> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556f9cb00 <e8140> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556f9ca50 <e8120> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556f997a0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f43500 <e8121> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f9a480 <e8135> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f9c210 <e8057> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f9c160 <e8054> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f97e40 <e8045> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f97ef0 <e8020> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f990e0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f95c00 <e8021> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f9c000 <e8046> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f9c0b0 <e8025> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556f99200 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f95d00 <e8026> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f95e00 <e8055> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f9a540 <e8039> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f97b80 <e8040> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f97ad0 <e8020> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f98ea0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f43600 <e8021> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f504d0 <e8035> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f43700 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f4b680 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f9a600 <e8049> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f97ce0 <e8050> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f97c30 <e8025> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f98fc0 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f43800 <e8026> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f50630 <e8041> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f43900 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f4b7a0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f9a6c0 <e8058> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f95b00 <e8059> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f9ac00 <e8149> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556f9cc60 <e8150> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556f9cbb0 <e8125> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556f998c0 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f43a00 <e8126> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f9a780 <e8141> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556f9c9a0 <e8107> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556f9c8f0 <e8104> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f9c630 <e8095> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f9c6e0 <e8070> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556f99560 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f9e000 <e8071> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f9c790 <e8096> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f9c840 <e8075> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556f99680 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f9e100 <e8076> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f9e200 <e8105> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f9a840 <e8089> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f9c370 <e8090> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f9c2c0 <e8070> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556f99320 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f43b00 <e8071> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f508f0 <e8085> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f43c00 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f4b9e0 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f9a900 <e8099> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f9c4d0 <e8100> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f9c420 <e8075> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556f99440 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f43d00 <e8076> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f50a50 <e8091> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f43e00 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f4bb00 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [LV] => VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f9a9c0 <e8108> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f95f00 <e8109> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f9acc0 <e8158> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f9e300 <e8159> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f50b00 <e4331> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4bc20 <e2511> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [RV] <- VARSCOPE 0x555556f2de10 <e4299> {d2aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50180 <e1624> {d2aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f4bd40 <e2512> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [LV] => VARSCOPE 0x555556f4c680 <e4336> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e97800 <e2534> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f50bb0 <e4332> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f4be60 <e2520> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [RV] <- VARSCOPE 0x555556f2dee0 <e4302> {d2av} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__b_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50300 <e1632> {d2av} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f52000 <e2521> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [LV] => VARSCOPE 0x555556f4c750 <e4339> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e97980 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f50c60 <e4333> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52120 <e2529> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f52240 <e2530> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [LV] => VARSCOPE 0x555556f4c820 <e4342> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i2__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e97b00 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i2__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f50d10 <e4343> {f5af}
    1:2:2:2:1: SENTREE 0x555556f50dc0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f50e70 <e489> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f52360 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:1:1: SENITEM 0x555556f50f20 <e494> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f52480 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: IF 0x555556f9b380 <e8311> {f8al}
    1:2:2:2:2:1: OR 0x555556fa2840 <e8307> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556fa2790 <e8304> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556fa24d0 <e8295> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556fa2580 <e8270> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556fa07e0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:1:2: CONST 0x555556f9f000 <e8271> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556fa2630 <e8296> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556fa26e0 <e8275> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556fa0900 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:1:1:2:2: CONST 0x555556f9f100 <e8276> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f9f200 <e8305> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f9b440 <e8289> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556fa2210 <e8290> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556fa2160 <e8270> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556fa05a0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONST 0x555556f43f00 <e8271> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f9ad80 <e8285> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556f9d8c0 <e8207> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556f9d810 <e8204> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556f9d550 <e8195> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556f9d600 <e8170> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556f99e60 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f9e800 <e8171> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556f9d6b0 <e8196> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556f9d760 <e8175> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556fa0000 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f9e900 <e8176> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f9ea00 <e8205> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f9ae40 <e8189> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556f9d290 <e8190> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556f9d1e0 <e8170> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556f99c20 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f54000 <e8171> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f51290 <e8185> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f54100 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f527e0 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556f9af00 <e8199> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556f9d3f0 <e8200> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556f9d340 <e8175> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556f99d40 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f54200 <e8176> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f513f0 <e8191> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f54300 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f52900 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f9afc0 <e8208> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f9e700 <e8209> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f9b500 <e8299> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556fa2370 <e8300> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556fa22c0 <e8275> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556fa06c0 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  a_3 [RV] <- VARSCOPE 0x555556f09040 <e3918> {c5al} @dt=0x555556e2e820@(G/w1)  TOP->a_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96c00 <e2210> {c5al} @dt=0x555556e2e820@(G/w1)  a_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:1:2: CONST 0x555556f54400 <e8276> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f9b080 <e8291> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556fa20b0 <e8257> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556fa2000 <e8254> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556f9dce0 <e8245> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556f9dd90 <e8220> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556fa0360 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f9ec00 <e8221> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556f9de40 <e8246> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556f9def0 <e8225> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556fa0480 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f9ed00 <e8226> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f9ee00 <e8255> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f9b140 <e8239> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556f9da20 <e8240> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556f9d970 <e8220> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556fa0120 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f54500 <e8221> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f516b0 <e8235> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f54600 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f52b40 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f9b200 <e8249> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556f9db80 <e8250> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556f9dad0 <e8225> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556fa0240 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  b_3 [RV] <- VARSCOPE 0x555556f09110 <e3921> {c5aq} @dt=0x555556e2e820@(G/w1)  TOP->b_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e96d80 <e2216> {c5aq} @dt=0x555556e2e820@(G/w1)  b_3 [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f54700 <e8226> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f51810 <e8241> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f54800 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f52c60 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [LV] => VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f9b2c0 <e8258> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f9eb00 <e8259> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f9b5c0 <e8308> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f9ef00 <e8309> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f518c0 <e4344> {e2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52d80 <e2546> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f52ea0 <e2547> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [LV] => VARSCOPE 0x555556f4c8f0 <e4349> {e2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e50c00 <e2569> {e2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f51970 <e4345> {e2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f52fc0 <e2555> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f530e0 <e2556> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [LV] => VARSCOPE 0x555556f4c9c0 <e4352> {e2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e50d80 <e1498> {e2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f51a20 <e4346> {e3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f53200 <e2564> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [RV] <- VARSCOPE 0x555556f4c000 <e4305> {d3am} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__s_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50480 <e1640> {d3am} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f53320 <e2565> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [LV] => VARSCOPE 0x555556f4ca90 <e4355> {e3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i3__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e50f00 <e1881> {e3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i3__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f51ad0 <e4356> {e5af}
    1:2:2:2:1: SENTREE 0x555556f51b80 <e739> {e5am}
    1:2:2:2:1:1: SENITEM 0x555556f51c30 <e360> {e5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f53440 <e1502> {e5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f51ce0 <e365> {e5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f53560 <e1503> {e5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556f9bc80 <e8461> {e8al}
    1:2:2:2:2:1: OR 0x555556fa3ef0 <e8457> {e7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556fa3e40 <e8454> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556fa3b80 <e8445> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556fa3c30 <e8420> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556fa1560 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556f9fc00 <e8421> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556fa3ce0 <e8446> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556fa3d90 <e8425> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556fa1680 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556f9fd00 <e8426> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556f9fe00 <e8455> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556f9bd40 <e8439> {e8al}
    1:2:2:2:2:2:1: EQ 0x555556fa38c0 <e8440> {e8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556fa3810 <e8420> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556fa1320 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f54900 <e8421> {e8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556f9b680 <e8435> {e9ap}
    1:2:2:2:2:2:2:1: OR 0x555556fa2fd0 <e8357> {e8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556fa2f20 <e8354> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556fa2c60 <e8345> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556fa2d10 <e8320> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556fa0c60 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556f9f400 <e8321> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556fa2dc0 <e8346> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556fa2e70 <e8325> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556fa0d80 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556f9f500 <e8326> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556f9f600 <e8355> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556f9b740 <e8339> {e9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556fa29a0 <e8340> {e9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556fa28f0 <e8320> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556fa0a20 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f54a00 <e8321> {e9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f560b0 <e8335> {e9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f54b00 <e1901> {e9av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f538c0 <e1902> {e9ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3: IF 0x555556f9b800 <e8349> {e10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556fa2b00 <e8350> {e10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556fa2a50 <e8325> {e8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556fa0b40 <e1547> {e8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f54c00 <e8326> {e10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f56210 <e8341> {e10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f54d00 <e1914> {e10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f539e0 <e1915> {e10ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:3: IF 0x555556f9b8c0 <e8358> {e8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f9f300 <e8359> {e8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556f9be00 <e8449> {e12al}
    1:2:2:2:2:2:3:1: EQ 0x555556fa3a20 <e8450> {e12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556fa3970 <e8425> {e7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556fa1440 <e1606> {e7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f54e00 <e8426> {e12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556f9b980 <e8441> {e13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556fa3760 <e8407> {e12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556fa36b0 <e8404> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556fa33f0 <e8395> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556fa34a0 <e8370> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556fa10e0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556f9f800 <e8371> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556fa3550 <e8396> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556fa3600 <e8375> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556fa1200 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556f9f900 <e8376> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556f9fa00 <e8405> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556f9ba40 <e8389> {e13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556fa3130 <e8390> {e13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556fa3080 <e8370> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556fa0ea0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f54f00 <e8371> {e13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f564d0 <e8385> {e13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f55000 <e1937> {e13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f53c20 <e1938> {e13ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3: IF 0x555556f9bb00 <e8399> {e14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556fa3290 <e8400> {e14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556fa31e0 <e8375> {e12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556fa0fc0 <e1592> {e12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f55100 <e8376> {e14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f56630 <e8391> {e14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f55200 <e1950> {e14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f53d40 <e1951> {e14ar} @dt=0x555556e2e820@(G/w1)  s_3 [LV] => VARSCOPE 0x555556f092b0 <e3927> {c7bb} @dt=0x555556e2e820@(G/w1)  TOP->s_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556e97080 <e2228> {c7bb} @dt=0x555556e2e820@(G/w1)  s_3 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556f9bbc0 <e8408> {e12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556f9f700 <e8409> {e12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556f9bec0 <e8458> {e7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556f9fb00 <e8459> {e7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f566e0 <e4357> {f2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f53e60 <e2581> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f58000 <e2582> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [LV] => VARSCOPE 0x555556f4cb60 <e4362> {f2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51080 <e2604> {f2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f56790 <e4358> {f2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58120 <e2590> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [RV] <- VARSCOPE 0x555556f2dd40 <e4296> {d2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_i [T] [scopep=0x555556e561e0] -> VAR 0x555556e50000 <e2887> {d2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f58240 <e2591> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [LV] => VARSCOPE 0x555556f4cc30 <e4365> {f2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51200 <e1372> {f2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f56840 <e4359> {f3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58360 <e2599> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f58480 <e2600> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [LV] => VARSCOPE 0x555556f4cd00 <e4368> {f3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i4__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51380 <e1953> {f3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i4__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f568f0 <e4369> {f5af}
    1:2:2:2:1: SENTREE 0x555556f569a0 <e746> {f5am}
    1:2:2:2:1:1: SENITEM 0x555556f56a50 <e3757> {f5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f585a0 <e1377> {f5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f56b00 <e3759> {f5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f586c0 <e1376> {f5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556fa8600 <e8611> {f8al}
    1:2:2:2:2:1: OR 0x555556fa5600 <e8607> {f7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556fa5550 <e8604> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556fa5290 <e8595> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556fa5340 <e8570> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556faa360 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556fa6800 <e8571> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556fa53f0 <e8596> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556fa54a0 <e8575> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556faa480 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556fa6900 <e8576> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556fa6a00 <e8605> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556fa86c0 <e8589> {f8al}
    1:2:2:2:2:2:1: EQ 0x555556fa4fd0 <e8590> {f8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556fa4f20 <e8570> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556faa120 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f55300 <e8571> {f8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556fa8000 <e8585> {f9ap}
    1:2:2:2:2:2:2:1: OR 0x555556fa46e0 <e8507> {f8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556fa4630 <e8504> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556fa4370 <e8495> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556fa4420 <e8470> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556fa19e0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556fa6000 <e8471> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556fa44d0 <e8496> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556fa4580 <e8475> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556fa1b00 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556fa6100 <e8476> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556fa6200 <e8505> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556fa80c0 <e8489> {f9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556fa40b0 <e8490> {f9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556fa4000 <e8470> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556fa17a0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f55400 <e8471> {f9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f56e70 <e8485> {f9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f55500 <e1974> {f9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f58a20 <e1975> {f9ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3: IF 0x555556fa8180 <e8499> {f10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556fa4210 <e8500> {f10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556fa4160 <e8475> {f8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556fa18c0 <e1421> {f8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f55600 <e8476> {f10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f56fd0 <e8491> {f10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f55700 <e1987> {f10av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f58b40 <e1988> {f10ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:3: IF 0x555556fa8240 <e8508> {f8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556f9ff00 <e8509> {f8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556fa8780 <e8599> {f12al}
    1:2:2:2:2:2:3:1: EQ 0x555556fa5130 <e8600> {f12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556fa5080 <e8575> {f7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556faa240 <e1480> {f7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [RV] <- VARSCOPE 0x555556f4c1a0 <e4311> {d4ak} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [T] [scopep=0x555556e561e0] -> VAR 0x555556e50780 <e1871> {d4ak} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f55800 <e8576> {f12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556fa8300 <e8591> {f13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556fa4e70 <e8557> {f12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556fa4dc0 <e8554> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556fa4b00 <e8545> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556fa4bb0 <e8520> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556fa1e60 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556fa6400 <e8521> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556fa4c60 <e8546> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556fa4d10 <e8525> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556faa000 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556fa6500 <e8526> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556fa6600 <e8555> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556fa83c0 <e8539> {f13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556fa4840 <e8540> {f13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556fa4790 <e8520> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556fa1c20 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f55900 <e8521> {f13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f57290 <e8535> {f13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f55a00 <e2010> {f13av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f58d80 <e2011> {f13ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3: IF 0x555556fa8480 <e8549> {f14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556fa49a0 <e8550> {f14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556fa48f0 <e8525> {f12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556fa1d40 <e1466> {f12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [RV] <- VARSCOPE 0x555556f18410 <e4006> {c9ba} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add2_3 [T] [scopep=0x555556e561e0] -> VAR 0x555556df5e00 <e1864> {c9ba} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add2_3 [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f55b00 <e8526> {f14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f573f0 <e8541> {f14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f55c00 <e2023> {f14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f58ea0 <e2024> {f14ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [LV] => VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556fa8540 <e8558> {f12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556fa6300 <e8559> {f12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556fa8840 <e8608> {f7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556fa6700 <e8609> {f7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2: ASSIGNALIAS 0x555556f574a0 <e4370> {g2al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f58fc0 <e2616> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f590e0 <e2617> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [LV] => VARSCOPE 0x555556f4cdd0 <e4375> {g2al} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__a [T] [scopep=0x555556e561e0] -> VAR 0x555556e51500 <e2639> {g2al} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__a [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f57550 <e4371> {g2an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f59200 <e2625> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2: VARREF 0x555556f59320 <e2626> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [LV] => VARSCOPE 0x555556f4cea0 <e4378> {g2an} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__b [T] [scopep=0x555556e561e0] -> VAR 0x555556e51680 <e1247> {g2an} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__b [VSTATIC]  PORT
    1:2:2:2: ASSIGNALIAS 0x555556f57600 <e4372> {g3aq} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:1: VARREF 0x555556f59440 <e2634> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556f4c0d0 <e4308> {d3ar} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iplus1 [T] [scopep=0x555556e561e0] -> VAR 0x555556e50600 <e1648> {d3ar} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: VARREF 0x555556f59560 <e2635> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [LV] => VARSCOPE 0x555556f4cf70 <e4381> {g3aq} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__i5__DOT__y [T] [scopep=0x555556e561e0] -> VAR 0x555556e51800 <e2026> {g3aq} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__i5__DOT__y [VSTATIC]  PORT
    1:2:2:2: ALWAYS 0x555556f576b0 <e4382> {g5af}
    1:2:2:2:1: SENTREE 0x555556f57760 <e753> {g5am}
    1:2:2:2:1:1: SENITEM 0x555556f57810 <e3760> {g5at} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f59680 <e1252> {g5at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:1:1: SENITEM 0x555556f578c0 <e3762> {g5ao} [CHANGED]
    1:2:2:2:1:1:1: VARREF 0x555556f597a0 <e1251> {g5ao} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2: IF 0x555556fa8f00 <e8761> {g8al}
    1:2:2:2:2:1: OR 0x555556facd10 <e8757> {g7aj} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1: OR 0x555556facc60 <e8754> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1: EQ 0x555556fac9a0 <e8745> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:1:1: EXTEND 0x555556faca50 <e8720> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:1:1:1: VARREF 0x555556fab0e0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:1:2: CONST 0x555556fa7400 <e8721> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:1:1:2: EQ 0x555556facb00 <e8746> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:1:1:2:1: EXTEND 0x555556facbb0 <e8725> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:1:1:2:1:1: VARREF 0x555556fab200 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:1:1:2:2: CONST 0x555556fa7500 <e8726> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: CONST 0x555556fa7600 <e8755> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2: IF 0x555556fa8fc0 <e8739> {g8al}
    1:2:2:2:2:2:1: EQ 0x555556fac6e0 <e8740> {g8al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:1:1: EXTEND 0x555556fac630 <e8720> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:1:1:1: VARREF 0x555556faaea0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:1:2: CONST 0x555556f55d00 <e8721> {g8aj} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2: IF 0x555556fa8900 <e8735> {g9ap}
    1:2:2:2:2:2:2:1: OR 0x555556fa5d90 <e8657> {g8an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1: OR 0x555556fa5ce0 <e8654> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1: EQ 0x555556fa5a20 <e8645> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:1:1: EXTEND 0x555556fa5ad0 <e8620> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:1:1:1: VARREF 0x555556faa7e0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:1:2: CONST 0x555556fa6c00 <e8621> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:1:1:2: EQ 0x555556fa5b80 <e8646> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:1:1:2:1: EXTEND 0x555556fa5c30 <e8625> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:1:1:2:1:1: VARREF 0x555556faa900 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:1:1:2:2: CONST 0x555556fa6d00 <e8626> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:1:2: CONST 0x555556fa6e00 <e8655> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2: IF 0x555556fa89c0 <e8639> {g9ap}
    1:2:2:2:2:2:2:2:1: EQ 0x555556fa5760 <e8640> {g9ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:1:1: EXTEND 0x555556fa56b0 <e8620> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:1:1:1: VARREF 0x555556faa5a0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:1:2: CONST 0x555556f55e00 <e8621> {g9an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:2:2:2: ASSIGN 0x555556f57c30 <e8635> {g9at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:2:1: CONST 0x555556f55f00 <e2047> {g9av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:2:2: VARREF 0x555556f59b00 <e2048> {g9ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3: IF 0x555556fa8a80 <e8649> {g10ap}
    1:2:2:2:2:2:2:2:3:1: EQ 0x555556fa58c0 <e8650> {g10ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:1:1: EXTEND 0x555556fa5810 <e8625> {g8at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:2:2:3:1:1:1: VARREF 0x555556faa6c0 <e1295> {g8at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:2:2:3:1:2: CONST 0x555556f5a000 <e8626> {g10an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:2:2:3:2: ASSIGN 0x555556f57d90 <e8641> {g10at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:2:2:3:2:1: CONST 0x555556f5a100 <e2060> {g10av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:2:2:3:2:2: VARREF 0x555556f59c20 <e2061> {g10ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2:2:3:3: IF 0x555556fa8b40 <e8658> {g8an}
    1:2:2:2:2:2:2:2:3:3:1: CONST 0x555556fa6b00 <e8659> {g8an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3: IF 0x555556fa9080 <e8749> {g12al}
    1:2:2:2:2:2:3:1: EQ 0x555556fac840 <e8750> {g12al} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:1:1: EXTEND 0x555556fac790 <e8725> {g7ap} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:1:1:1: VARREF 0x555556faafc0 <e1354> {g7ap} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [RV] <- VARSCOPE 0x555556f4c340 <e4317> {d4bl} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__c_iANDA_D [T] [scopep=0x555556e561e0] -> VAR 0x555556e50a80 <e1873> {d4bl} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__c_iANDA_D [VSTATIC]  WIRE
    1:2:2:2:2:2:3:1:2: CONST 0x555556f5a200 <e8726> {g12aj} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2: IF 0x555556fa8c00 <e8741> {g13ap}
    1:2:2:2:2:2:3:2:1: OR 0x555556fac580 <e8707> {g12an} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1: OR 0x555556fac4d0 <e8704> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1: EQ 0x555556fac210 <e8695> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:1:1: EXTEND 0x555556fac2c0 <e8670> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:1:1:1: VARREF 0x555556faac60 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:1:2: CONST 0x555556fa7000 <e8671> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:1:1:2: EQ 0x555556fac370 <e8696> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:1:1:2:1: EXTEND 0x555556fac420 <e8675> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:1:1:2:1:1: VARREF 0x555556faad80 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:1:1:2:2: CONST 0x555556fa7100 <e8676> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:1:2: CONST 0x555556fa7200 <e8705> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2: IF 0x555556fa8cc0 <e8689> {g13ap}
    1:2:2:2:2:2:3:2:2:1: EQ 0x555556fa5ef0 <e8690> {g13ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:1:1: EXTEND 0x555556fa5e40 <e8670> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:1:1:1: VARREF 0x555556faaa20 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:1:2: CONST 0x555556f5a300 <e8671> {g13an} @dt=0x555556e941a0@(G/sw32)  32'sh1
    1:2:2:2:2:2:3:2:2:2: ASSIGN 0x555556f5c0b0 <e8685> {g13at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:2:1: CONST 0x555556f5a400 <e2083> {g13av} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:2:2:2:2: VARREF 0x555556f59e60 <e2084> {g13ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3: IF 0x555556fa8d80 <e8699> {g14ap}
    1:2:2:2:2:2:3:2:2:3:1: EQ 0x555556fac0b0 <e8700> {g14ap} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:1:1: EXTEND 0x555556fac000 <e8675> {g12at} @dt=0x555556e2ed00@(G/w32)
    1:2:2:2:2:2:3:2:2:3:1:1:1: VARREF 0x555556faab40 <e1340> {g12at} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [RV] <- VARSCOPE 0x555556f4c270 <e4314> {d4ay} @dt=0x555556e2e820@(G/w1)  TOP->add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [T] [scopep=0x555556e561e0] -> VAR 0x555556e50900 <e1872> {d4ay} @dt=0x555556e2e820@(G/w1)  add_4bit_structure__DOT__add3__DOT__a_iANDb_i_B [VSTATIC]  WIRE
    1:2:2:2:2:2:3:2:2:3:1:2: CONST 0x555556f5a500 <e8676> {g14an} @dt=0x555556e941a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:3:2:2:3:2: ASSIGN 0x555556f5c210 <e8691> {g14at} @dt=0x555556e2e820@(G/w1)
    1:2:2:2:2:2:3:2:2:3:2:1: CONST 0x555556f5a600 <e2096> {g14av} @dt=0x555556e2e820@(G/w1)  1'h0
    1:2:2:2:2:2:3:2:2:3:2:2: VARREF 0x555556f5e000 <e2097> {g14ar} @dt=0x555556e2e820@(G/w1)  c_out [LV] => VARSCOPE 0x555556f09380 <e3930> {c7bg} @dt=0x555556e2e820@(G/w1)  TOP->c_out [T] [scopep=0x555556e561e0] -> VAR 0x555556e97200 <e2234> {c7bg} @dt=0x555556e2e820@(G/w1)  c_out [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2:3:3: IF 0x555556fa8e40 <e8708> {g12an}
    1:2:2:2:2:2:3:2:2:3:3:1: CONST 0x555556fa6f00 <e8709> {g12an} @dt=0x555556e2e820@(G/w1)  1'h1
    1:2:2:2:2:2:3:3: IF 0x555556fa9140 <e8758> {g7aj}
    1:2:2:2:2:2:3:3:1: CONST 0x555556fa7300 <e8759> {g7aj} @dt=0x555556e2e820@(G/w1)  1'h1
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		   logic  -> BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e2e820 <e1238> {g2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e2ed00 <e1287> {g8an} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e941a0 <e1885> {e8aj} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e8768#> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
