mkdir -p /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/cache/openlane
make -C /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/cache/openlane -f /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/mkdv.mk \
	MKDV_RUNDIR=/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir \
	MKDV_CACHEDIR=/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/cache/openlane \
	build-openlane || (echo "FAIL: exit status $?" > status.txt; exit 1)
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/cache/openlane'
make[1]: Nothing to be done for 'build-openlane'.
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/cache/openlane'
INCFILES: /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_ncsim.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icestorm.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vcs.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_icarus.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_cocotb.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_vlsim.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_openlane.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_questa.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_quartus.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_sby.mk /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_pybfms.mk sby questa icestorm vlsim quartus openlane icarus questa icestorm quartus openlane cocotb pybfms
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir'
Pre-Run:  openlane-copy-results
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir'
make[1]: Entering directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir'
mkdir -p `dirname /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir/user_project_wrapper/config.tcl`
cp /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper//config.tcl /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir/user_project_wrapper/config.tcl
docker run -it -v /project/fun/openlane/openlane-develop:/openLANE_flow \
	-v /project/fun/openlane/pdk-develop:/project/fun/openlane/pdk-develop \
	-v /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir:/mkdv_rundir \
	-v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl:/project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl -v /project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl:/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl -v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl:/project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl -v /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/include:/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/include -v /project/fun/openlane/clusterv-soc/verilog/rtl:/project/fun/openlane/clusterv-soc/verilog/rtl -v /project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper:/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper \
	-e PDK_ROOT=/project/fun/openlane/pdk-develop -e DESIGN_NAME=user_project_wrapper -e SYNTH_DIR=/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/  -e VERILOG_FILES="/project/fun/openlane/clusterv-soc/verilog/rtl//user_project_wrapper.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_soc.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_periph_subsys.v /project/fun/openlane/clusterv-soc/verilog/rtl//clusterv_tile.v /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_c_decode.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imca_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32im.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_regfile.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_fetch.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_exec.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32ic.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_div_shift.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mul_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32imc.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_shift_fast.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_tracer.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_rv32i_wb.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_alu.sv /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl/fwrisc_mem.sv /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_arb.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN_pt.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_1xN.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_NxN_dbg.v /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl/wb_interconnect_tag_1xN.v" -e VERILOG_FILES_BLACKBOX=""  -e VERILOG_INCLUDE_DIRS="/project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl /project/fun/openlane/clusterv-soc/packages/fwrisc/verilog/rtl /project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl /project/fun/openlane/clusterv-soc/packages/fwprotocol-defs/verilog/rtl /project/fun/openlane/clusterv-soc/packages/fw-wishbone-interconnect/verilog/rtl /project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/../include" -e SYNTH_DEFINES="" -e EXTRA_LEFS=/project/fun/openlane/clusterv-soc/lef/clusterv_tile.lef -e EXTRA_GDS_FILES=/project/fun/openlane/clusterv-soc/gds/clusterv_tile.gds /project/fun/openlane/clusterv-soc/gds/clusterv_tile.gds \
	 \
	openlane:current sh -c "cd /mkdv_rundir && pwd && ls && flow.tcl -design ./user_project_wrapper -save_path . -save -tag user_project_wrapper -overwrite"
Emulate Docker CLI using podman. Create /etc/containers/nodocker to quiet msg.
Error: invalid reference format
make[1]: *** [/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/mkdv_openlane.mk:76: run-openlane] Error 125
make[1]: Leaving directory '/project/fun/openlane/clusterv-soc/verilog/synth/user_project_wrapper/rundir'
make: *** [/project/fun/openlane/clusterv-soc/packages/mkdv/src/mkdv/share/mkfiles/dv.mk:80: run] Error 1
