

================================================================
== Vitis HLS Report for 'read3'
================================================================
* Date:           Thu Oct 17 03:36:15 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmult_fpga
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   133192|   133192|  0.888 ms|  0.888 ms|  133192|  133192|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1  |   133121|   133121|         3|          1|          1|  133120|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 74 73 
73 --> 71 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 75 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 76 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 77 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.16ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %C_out, i64 %C_read"   --->   Operation 78 'write' 'write_ln0' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %A_read, i32 6, i32 63" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i58 %trunc_ln" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 80 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%b0_addr = getelementptr i512 %b0, i64 %sext_ln49" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 81 'getelementptr' 'b0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [70/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %B_read, i32 6, i32 63" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 83 'partselect' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i58 %trunc_ln49_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 84 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%b1_addr = getelementptr i512 %b1, i64 %sext_ln49_1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 85 'getelementptr' 'b1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [70/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 86 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 87 [69/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 88 [69/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 88 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.86>
ST_3 : Operation 89 [68/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 90 [68/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 90 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.86>
ST_4 : Operation 91 [67/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [67/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 92 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.86>
ST_5 : Operation 93 [66/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 94 [66/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 94 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.86>
ST_6 : Operation 95 [65/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 96 [65/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 96 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 97 [64/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 98 [64/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 98 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.86>
ST_8 : Operation 99 [63/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [63/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 100 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.86>
ST_9 : Operation 101 [62/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [62/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 102 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.86>
ST_10 : Operation 103 [61/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [61/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 104 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.86>
ST_11 : Operation 105 [60/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 106 [60/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 106 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.86>
ST_12 : Operation 107 [59/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 108 [59/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 108 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 4.86>
ST_13 : Operation 109 [58/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 110 [58/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 110 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 111 [57/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 112 [57/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 112 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.86>
ST_15 : Operation 113 [56/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 114 [56/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 114 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 4.86>
ST_16 : Operation 115 [55/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 116 [55/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 116 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 4.86>
ST_17 : Operation 117 [54/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 118 [54/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 118 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 119 [53/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 120 [53/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 120 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 4.86>
ST_19 : Operation 121 [52/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 122 [52/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 122 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.86>
ST_20 : Operation 123 [51/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 124 [51/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 124 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 4.86>
ST_21 : Operation 125 [50/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 126 [50/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 126 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 4.86>
ST_22 : Operation 127 [49/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 128 [49/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 128 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 4.86>
ST_23 : Operation 129 [48/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 130 [48/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 130 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 4.86>
ST_24 : Operation 131 [47/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 132 [47/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 132 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 4.86>
ST_25 : Operation 133 [46/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 134 [46/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 134 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 135 [45/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 136 [45/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 136 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 4.86>
ST_27 : Operation 137 [44/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 138 [44/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 138 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.86>
ST_28 : Operation 139 [43/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 140 [43/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 140 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 4.86>
ST_29 : Operation 141 [42/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 142 [42/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 142 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 4.86>
ST_30 : Operation 143 [41/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 144 [41/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 144 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 4.86>
ST_31 : Operation 145 [40/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 146 [40/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 146 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 4.86>
ST_32 : Operation 147 [39/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 148 [39/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 148 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.86>
ST_33 : Operation 149 [38/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 150 [38/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 150 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 4.86>
ST_34 : Operation 151 [37/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 152 [37/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 152 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 4.86>
ST_35 : Operation 153 [36/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 154 [36/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 154 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 4.86>
ST_36 : Operation 155 [35/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 156 [35/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 156 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 4.86>
ST_37 : Operation 157 [34/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 158 [34/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 158 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 4.86>
ST_38 : Operation 159 [33/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 160 [33/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 160 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 4.86>
ST_39 : Operation 161 [32/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 162 [32/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 162 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 4.86>
ST_40 : Operation 163 [31/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 164 [31/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 164 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 4.86>
ST_41 : Operation 165 [30/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 166 [30/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 166 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 4.86>
ST_42 : Operation 167 [29/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 168 [29/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 168 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 4.86>
ST_43 : Operation 169 [28/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 170 [28/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 170 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 4.86>
ST_44 : Operation 171 [27/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 172 [27/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 172 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 4.86>
ST_45 : Operation 173 [26/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 174 [26/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 174 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 4.86>
ST_46 : Operation 175 [25/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 176 [25/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 176 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 4.86>
ST_47 : Operation 177 [24/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 178 [24/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 178 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 4.86>
ST_48 : Operation 179 [23/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 180 [23/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 180 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 4.86>
ST_49 : Operation 181 [22/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 182 [22/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 182 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 4.86>
ST_50 : Operation 183 [21/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 184 [21/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 184 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 4.86>
ST_51 : Operation 185 [20/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 186 [20/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 186 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 4.86>
ST_52 : Operation 187 [19/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 188 [19/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 188 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 4.86>
ST_53 : Operation 189 [18/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 190 [18/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 190 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 4.86>
ST_54 : Operation 191 [17/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 192 [17/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 192 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 4.86>
ST_55 : Operation 193 [16/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 194 [16/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 194 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 4.86>
ST_56 : Operation 195 [15/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 195 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 196 [15/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 196 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 4.86>
ST_57 : Operation 197 [14/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 197 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 198 [14/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 198 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 4.86>
ST_58 : Operation 199 [13/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 199 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 200 [13/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 200 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 4.86>
ST_59 : Operation 201 [12/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 201 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 202 [12/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 202 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 4.86>
ST_60 : Operation 203 [11/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 203 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 204 [11/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 204 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 4.86>
ST_61 : Operation 205 [10/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 205 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 206 [10/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 206 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 4.86>
ST_62 : Operation 207 [9/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 207 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 208 [9/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 208 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 4.86>
ST_63 : Operation 209 [8/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 209 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 210 [8/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 210 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 4.86>
ST_64 : Operation 211 [7/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 211 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 212 [7/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 212 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 4.86>
ST_65 : Operation 213 [6/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 213 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 214 [6/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 214 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 4.86>
ST_66 : Operation 215 [5/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 215 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 216 [5/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 216 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 4.86>
ST_67 : Operation 217 [4/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 217 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 218 [4/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 218 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 4.86>
ST_68 : Operation 219 [3/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 219 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 220 [3/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 220 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 4.86>
ST_69 : Operation 221 [2/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 221 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 222 [2/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 222 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 4.86>
ST_70 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b0, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b0, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b1, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_6, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b1, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_6, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_tmp3, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_tmp3, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_tmp4, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_tmp4, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b0, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b1, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_6, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_tmp3, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_tmp4, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_tmp4, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_tmp3, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b1, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_6, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b0, void @empty_2, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_19, void @empty_17, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 240 [1/70] (4.86ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b0_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 240 'readreq' 'empty' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 241 [1/70] (4.86ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %b1_addr, i32 8320" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 241 'readreq' 'empty_34' <Predicate = true> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 242 [1/1] (0.48ns)   --->   "%br_ln49 = br void" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 242 'br' 'br_ln49' <Predicate = true> <Delay = 0.48>

State 71 <SV = 70> <Delay = 1.03>
ST_71 : Operation 243 [1/1] (0.00ns)   --->   "%c = phi i18 %add_ln49, void, i18 0, void %entry" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 243 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 244 [1/1] (1.03ns)   --->   "%add_ln49 = add i18 %c, i18 1" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 244 'add' 'add_ln49' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 245 [1/1] (0.89ns)   --->   "%icmp_ln49 = icmp_eq  i18 %c, i18 133120" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 245 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split.i.i, void %.exit" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 246 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 247 [1/1] (0.00ns)   --->   "%empty_36 = trunc i18 %c" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 247 'trunc' 'empty_36' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_71 : Operation 248 [1/1] (0.88ns)   --->   "%icmp_ln174 = icmp_eq  i4 %empty_36, i4 0" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 248 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln49)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void, void" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'br' 'br_ln174' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 4.86>
ST_72 : Operation 250 [1/1] (0.00ns)   --->   "%shiftreg_i_i = phi i480 %trunc_ln174_2, void, i480 0, void %entry" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 250 'phi' 'shiftreg_i_i' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 251 [1/1] (0.00ns)   --->   "%shiftreg2_i_i = phi i480 %trunc_ln174_4, void, i480 0, void %entry" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'phi' 'shiftreg2_i_i' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 252 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 253 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 133120, i64 133120, i64 133120"   --->   Operation 253 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 254 [1/1] (4.86ns)   --->   "%b0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %b0_addr" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 254 'read' 'b0_addr_read' <Predicate = (!icmp_ln49 & icmp_ln174)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i512 %b0_addr_read" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 255 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln49 & icmp_ln174)> <Delay = 0.00>
ST_72 : Operation 256 [1/1] (4.86ns)   --->   "%b1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %b1_addr" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'read' 'b1_addr_read' <Predicate = (!icmp_ln49 & icmp_ln174)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.65>
ST_73 : Operation 257 [1/1] (0.00ns)   --->   "%shiftreg2_cast_i_i = zext i480 %shiftreg2_i_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 257 'zext' 'shiftreg2_cast_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 258 [1/1] (0.00ns)   --->   "%shiftreg_cast_i_i = zext i480 %shiftreg_i_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 258 'zext' 'shiftreg_cast_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49]   --->   Operation 259 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln174_1 = trunc i480 %shiftreg_i_i" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 260 'trunc' 'trunc_ln174_1' <Predicate = (!icmp_ln49 & !icmp_ln174)> <Delay = 0.00>
ST_73 : Operation 261 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_tmp3, i32 %trunc_ln174_1" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 261 'write' 'write_ln174' <Predicate = (!icmp_ln49 & !icmp_ln174)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_73 : Operation 262 [1/1] (0.48ns)   --->   "%br_ln0 = br void"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!icmp_ln49 & !icmp_ln174)> <Delay = 0.48>
ST_73 : Operation 263 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_tmp3, i32 %trunc_ln174" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 263 'write' 'write_ln174' <Predicate = (!icmp_ln49 & icmp_ln174)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_73 : Operation 264 [1/1] (0.48ns)   --->   "%br_ln174 = br void" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 264 'br' 'br_ln174' <Predicate = (!icmp_ln49 & icmp_ln174)> <Delay = 0.48>
ST_73 : Operation 265 [1/1] (0.00ns)   --->   "%p_in_i_i = phi i512 %b0_addr_read, void, i512 %shiftreg_cast_i_i, void" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 265 'phi' 'p_in_i_i' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 266 [1/1] (0.00ns)   --->   "%empty_37 = phi i512 %b1_addr_read, void, i512 %shiftreg2_cast_i_i, void" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 266 'phi' 'empty_37' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln174_2 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_in_i_i, i32 32, i32 511" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 267 'partselect' 'trunc_ln174_2' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln174_3 = trunc i512 %empty_37" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 268 'trunc' 'trunc_ln174_3' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln174_4 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_37, i32 32, i32 511" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 269 'partselect' 'trunc_ln174_4' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_73 : Operation 270 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_tmp4, i32 %trunc_ln174_3" [/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 270 'write' 'write_ln174' <Predicate = (!icmp_ln49)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_73 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 74 <SV = 72> <Delay = 0.00>
ST_74 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 272 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 4.87ns
The critical path consists of the following:
	wire read on port 'A' [20]  (0 ns)
	'getelementptr' operation ('b0_addr', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [32]  (0 ns)
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 2>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 3>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 4>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 5>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 6>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 7>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 8>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 9>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 10>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 11>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 12>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 13>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 14>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 15>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 16>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 17>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 18>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 19>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 20>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 21>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 22>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 23>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 24>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 25>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 26>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 27>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 28>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 29>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 30>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 31>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 32>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 33>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 34>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 35>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 36>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 37>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 38>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 39>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 40>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 41>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 42>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 43>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 44>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 45>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 46>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 47>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 48>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 49>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 50>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 51>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 52>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 53>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 54>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 55>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 56>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 57>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 58>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 59>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 60>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 61>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 62>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 63>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 64>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 65>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 66>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 67>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 68>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 69>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 70>: 4.87ns
The critical path consists of the following:
	bus request on port 'b0' (/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [33]  (4.87 ns)

 <State 71>: 1.04ns
The critical path consists of the following:
	'phi' operation ('c', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) with incoming values : ('add_ln49', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [40]  (0 ns)
	'add' operation ('add_ln49', /mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp:49) [43]  (1.04 ns)

 <State 72>: 4.87ns
The critical path consists of the following:
	bus read on port 'b0' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [60]  (4.87 ns)

 <State 73>: 2.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_37', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) with incoming values : ('shiftreg2_cast_i_i', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) ('b1_addr_read', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [67]  (0.489 ns)
	'phi' operation ('empty_37', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) with incoming values : ('shiftreg2_cast_i_i', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) ('b1_addr_read', /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [67]  (0 ns)
	fifo write on port 'B_tmp4' (/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [71]  (2.17 ns)

 <State 74>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
