# GPIO Top QEMU è®¾å¤‡ä»£ç 

è‡ªåŠ¨ä» LLHD IR ç”Ÿæˆçš„ QEMU GPIO è®¾å¤‡æ¨¡æ‹Ÿä»£ç 

---

## ğŸ“ æ–‡ä»¶åˆ—è¡¨

- `gpio_top.c` - å®Œæ•´çš„ QEMU è®¾å¤‡å®ç° (571 è¡Œ)
- `gpio_top.h` - è®¾å¤‡å¤´æ–‡ä»¶
- `README.md` - æœ¬è¯´æ˜æ–‡ä»¶

---

## ğŸ“Š ç”Ÿæˆç»Ÿè®¡

### å¯„å­˜å™¨æ˜ å°„

**æ€»è®¡**: 11 ä¸ªå¯„å­˜å™¨ (è¦†ç›–ç‡ 91.7%)

#### å¯è¯»å†™å¯„å­˜å™¨ (7 ä¸ª)
| åœ°å€ | å¯„å­˜å™¨å | åŠŸèƒ½ |
|------|----------|------|
| 0x00 | gpio_sw_data | GPIO æ•°æ®å¯„å­˜å™¨ |
| 0x04 | gpio_sw_dir | GPIO æ–¹å‘æ§åˆ¶ |
| 0x30 | gpio_int_en | ä¸­æ–­ä½¿èƒ½ |
| 0x34 | gpio_int_mask | ä¸­æ–­å±è”½ |
| 0x38 | gpio_int_type | ä¸­æ–­ç±»å‹ (è¾¹æ²¿/ç”µå¹³) |
| 0x3c | gpio_int_pol | ä¸­æ–­ææ€§ |
| 0x60 | gpio_int_level_sync | ä¸­æ–­ç”µå¹³åŒæ­¥ |

#### åªè¯»å¯„å­˜å™¨ (4 ä¸ª)
| åœ°å€ | å¯„å­˜å™¨å | åŠŸèƒ½ |
|------|----------|------|
| 0x40 | gpio_int_status | ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨ |
| 0x44 | gpio_raw_int_status | åŸå§‹ä¸­æ–­çŠ¶æ€ |
| 0x48 | gpio_debounce | é˜²æŠ–é…ç½® |
| 0x50 | gpio_ext_data | GPIO å¤–éƒ¨è¾“å…¥æ•°æ® |

### MMIO å‡½æ•°

- **gpio_top_read()**: 11 ä¸ª case (7 å¯è¯»å†™ + 4 åªè¯»)
- **gpio_top_write()**: 7 ä¸ª case (åªæœ‰å¯å†™å¯„å­˜å™¨)

---

## ğŸ¯ åŠŸèƒ½ç‰¹æ€§

### GPIO åŸºæœ¬åŠŸèƒ½
âœ… GPIO è¾“å‡ºæ§åˆ¶ (é€šè¿‡ gpio_sw_data)
âœ… GPIO æ–¹å‘è®¾ç½® (é€šè¿‡ gpio_sw_dir)
âœ… GPIO è¾“å…¥è¯»å– (é€šè¿‡ gpio_ext_data)

### ä¸­æ–­åŠŸèƒ½
âœ… ä¸­æ–­ä½¿èƒ½/å±è”½æ§åˆ¶
âœ… ä¸­æ–­ç±»å‹é…ç½® (è¾¹æ²¿/ç”µå¹³)
âœ… ä¸­æ–­ææ€§è®¾ç½®
âœ… ä¸­æ–­çŠ¶æ€è¯»å–
âœ… åŸå§‹ä¸­æ–­çŠ¶æ€è¯»å–

### é«˜çº§åŠŸèƒ½
âœ… é˜²æŠ–é…ç½®è¯»å–
âœ… ä¸­æ–­ç”µå¹³åŒæ­¥æ§åˆ¶
âœ… GPIO è¾“å…¥äº‹ä»¶å¤„ç†
âœ… ä¸­æ–­è¾“å‡ºä¿¡å·

---

## ğŸ”§ ä½¿ç”¨æ–¹æ³•

### 1. é›†æˆåˆ° QEMU

å°†æ–‡ä»¶å¤åˆ¶åˆ° QEMU æºç ç›®å½•:
```bash
cp gpio_top.c qemu/hw/gpio/
cp gpio_top.h qemu/include/hw/gpio/
```

### 2. ä¿®æ”¹ QEMU æ„å»ºé…ç½®

åœ¨ `qemu/hw/gpio/meson.build` ä¸­æ·»åŠ :
```meson
softmmu_ss.add(when: 'CONFIG_GPIO_TOP', if_true: files('gpio_top.c'))
```

### 3. åœ¨è®¾å¤‡æ ‘æˆ–å‘½ä»¤è¡Œä¸­ä½¿ç”¨

```bash
qemu-system-arm -device gpio_top,address=0x40000000
```

---

## ğŸ“ ä»£ç ç»“æ„

### æ ¸å¿ƒæ•°æ®ç»“æ„

```c
typedef struct gpio_top_state {
    SysBusDevice parent_obj;

    MemoryRegion iomem;
    qemu_irq irq;

    // å¯„å­˜å™¨
    uint32_t gpio_sw_data;          // 0x00: GPIO æ•°æ®
    uint32_t gpio_sw_dir;           // 0x04: GPIO æ–¹å‘
    uint32_t gpio_int_en;           // 0x30: ä¸­æ–­ä½¿èƒ½
    uint32_t gpio_int_mask;         // 0x34: ä¸­æ–­å±è”½
    uint32_t gpio_int_type;         // 0x38: ä¸­æ–­ç±»å‹
    uint32_t gpio_int_pol;          // 0x3c: ä¸­æ–­ææ€§
    uint32_t gpio_int_status;       // 0x40: ä¸­æ–­çŠ¶æ€ (åªè¯»)
    uint32_t gpio_raw_int_status;   // 0x44: åŸå§‹ä¸­æ–­ (åªè¯»)
    uint32_t gpio_debounce;         // 0x48: é˜²æŠ–é…ç½® (åªè¯»)
    uint32_t gpio_ext_data;         // 0x50: å¤–éƒ¨è¾“å…¥ (åªè¯»)
    uint8_t  gpio_int_level_sync;   // 0x60: ç”µå¹³åŒæ­¥

    // å†…éƒ¨çŠ¶æ€
    ...
} gpio_top_state;
```

### ä¸»è¦å‡½æ•°

```c
// MMIO è®¿é—®
static uint64_t gpio_top_read(void *opaque, hwaddr addr, unsigned size);
static void gpio_top_write(void *opaque, hwaddr addr, uint64_t value, unsigned size);

// äº‹ä»¶å¤„ç†
static void gpio_top_on_gpio_int_level_sync_write(gpio_top_state *s, uint32_t value);
static void gpio_top_on_gpio_int_clr_write(gpio_top_state *s, uint32_t value);

// è®¾å¤‡ç”Ÿå‘½å‘¨æœŸ
static void gpio_top_init(Object *obj);
static void gpio_top_realize(DeviceState *dev, Error **errp);
static void gpio_top_reset(DeviceState *dev);
```

---

## âš™ï¸ æå–æŠ€æœ¯ç»†èŠ‚

### æå–æ–¹æ³•

æœ¬ä»£ç ä½¿ç”¨ä»¥ä¸‹æŠ€æœ¯ä» LLHD IR è‡ªåŠ¨æå–:

1. **APB å†™å…¥å¯„å­˜å™¨æå–**
   - æ£€æµ‹ `and(psel, penable, pwrite)` æ¨¡å¼
   - è¿½è¸ªåœ°å€æ£€æŸ¥ `icmp(extract(paddr), const)`
   - æå– `drv *_wen` ä¿¡å·å¹¶å»é™¤åç¼€

2. **åªè¯»å¯„å­˜å™¨æå–**
   - ç›´æ¥æœç´¢æ‰€æœ‰ `drv prdata` æ“ä½œ
   - ä½¿ç”¨ `traceToSignal()` è¿½è¸ªå€¼æ¥æº
   - å‘ä¸Šé€’å½’æŸ¥æ‰¾åœ°å€æ£€æŸ¥æ¡ä»¶
   - å»é™¤ `ri_` å‰ç¼€

3. **ä¿¡å·åˆ†ç±»ä¸è¿‡æ»¤**
   - è‡ªåŠ¨è¿‡æ»¤å†…éƒ¨ä¿¡å· (ri_*, *_wen, *_tmp, PROC.*, _ff*)
   - åˆ†ç±»æ—¶é’Ÿã€å¤ä½ã€APB åè®®ä¿¡å·
   - è¯†åˆ« GPIO è¾“å…¥ä¿¡å·

### ä»£ç è´¨é‡

- âœ… 0 ä¸ªå†…éƒ¨ä¿¡å· (100% è¿‡æ»¤)
- âœ… 11 ä¸ªçœŸå®å¯„å­˜å™¨
- âœ… æ­£ç¡®çš„è¯»å†™æƒé™
- âœ… å‡†ç¡®çš„åœ°å€æ˜ å°„
- âœ… å®Œæ•´çš„äº‹ä»¶å¤„ç†

---

## ğŸ› å·²çŸ¥é—®é¢˜

### 1. åœ°å€å†²çª

**é—®é¢˜**: gpio_int_clr ä¸ gpio_int_level_sync å…±äº«åœ°å€ 0x60

**åŸå› **: LLHD IR ä¸­ä¸¤ä¸ªå¯„å­˜å™¨ä½¿ç”¨ç›¸åŒçš„ APB åœ°å€
- gpio_int_level_sync (i1) ä½¿ç”¨ pwdata[0]
- gpio_int_clr (i32) ä½¿ç”¨å®Œæ•´ pwdata

**å½“å‰å¤„ç†**: åªä¿ç•™ gpio_int_level_sync

**å»ºè®®**: æŸ¥çœ‹åŸå§‹ Verilog è®¾è®¡æ„å›¾

---

## ğŸ“ˆ æ€§èƒ½ä¸ç»Ÿè®¡

### ä»£ç è§„æ¨¡
- æ€»è¡Œæ•°: 571 è¡Œ
- MMIO Read cases: 11 ä¸ª
- MMIO Write cases: 7 ä¸ª
- äº‹ä»¶å¤„ç†å™¨: 2 ä¸ª

### å¯¹æ¯”ä¹‹å‰çš„å®ç°
| æŒ‡æ ‡ | ä¹‹å‰ | ç°åœ¨ | æ”¹è¿› |
|------|------|------|------|
| case æ€»æ•° | 125 | 18 | -85.6% |
| å†…éƒ¨ä¿¡å· | 80+ | 0 | -100% |
| åªè¯»å¯„å­˜å™¨ | 0 | 4 | +400% |
| å¯„å­˜å™¨è¦†ç›–ç‡ | 58.3% | 91.7% | +33.4% |

---

## ğŸ“š å‚è€ƒèµ„æ–™

### ç›¸å…³æ–‡æ¡£
- [LLHD IR è§„èŒƒ](https://llhd.io/)
- [QEMU è®¾å¤‡å¼€å‘æ–‡æ¡£](https://qemu.readthedocs.io/)
- [APB åè®®è§„èŒƒ](https://developer.arm.com/documentation/ihi0024/latest/)

### æºæ–‡ä»¶
- è¾“å…¥: `verilog/gpio0_llhd.mlir`
- å·¥å…·: `qemu-transfer/build/dff-opt`
- è¯¦ç»†æŠ¥å‘Š: `../EXTRACTION_TEST_RESULTS.md`

---

## ğŸ“ è”ç³»ä¸åé¦ˆ

å¦‚æœ‰é—®é¢˜æˆ–å»ºè®®,è¯·å‚è€ƒé¡¹ç›®æ–‡æ¡£æˆ–æäº¤ issueã€‚

---

**ç”Ÿæˆæ—¶é—´**: 2025-12-22
**å·¥å…·ç‰ˆæœ¬**: dff-opt (LLHD to QEMU Converter)
**è¦†ç›–ç‡**: 91.7% (11/12 å¯„å­˜å™¨)
