$date
	Fri Jun  2 14:05:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Signal_Controller_tb $end
$var wire 1 ! signal $end
$var reg 1 " button1 $end
$var reg 1 # button2 $end
$var reg 1 $ clk $end
$var reg 1 % res $end
$scope module DUT $end
$var wire 1 " button1 $end
$var wire 1 # button2 $end
$var wire 1 $ clk $end
$var wire 1 % res $end
$var reg 7 & calibrate_count [6:0] $end
$var reg 7 ' count [6:0] $end
$var reg 7 ( duration [6:0] $end
$var reg 1 ! signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
bx &
1%
0$
0#
0"
0!
$end
#5
1$
#10
0$
0%
#15
1$
#20
0$
#25
1$
#30
0$
1"
#35
b1 '
b1 (
1$
#40
0$
#45
b10 (
b10 '
1$
#50
0$
#55
b11 '
b11 (
1$
#60
0$
0"
#65
1$
#70
0$
#75
1$
#80
0$
1#
#85
b100 (
b10 '
1$
#90
0$
#95
b1 '
b101 (
1$
#100
0$
#105
b110 (
b0 '
1$
#110
0$
#115
b1111111 '
b111 (
1$
#120
0$
0#
#125
1$
#130
0$
#135
1$
#140
0$
#145
1$
#150
0$
#155
1$
#160
0$
#165
1$
#170
0$
#175
1$
#180
0$
#185
1$
#190
0$
#195
1$
#200
0$
#205
1$
#210
0$
#215
1$
#220
0$
