Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue May 21 16:15:22 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.979    -3011.357                   1112                 9198        0.050        0.000                      0                 9170        1.845        0.000                       0                  3261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.979    -2994.529                   1005                 4352        0.153        0.000                      0                 4324        3.500        0.000                       0                  1673  
clk_fpga_0                                             0.461        0.000                      0                 4186        0.050        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -1.035     -161.156                    364                 2231        0.122        0.000                      0                 2231  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  4.478        0.000                      0                    8        0.655        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :         1005  Failing Endpoints,  Worst Slack       -5.979ns,  Total Violation    -2994.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.979ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.705ns  (logic 7.643ns (55.767%)  route 6.062ns (44.233%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.123    18.050    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.174 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.373    18.547    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-10]
    SLICE_X14Y57         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y57         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_1/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.047    12.568    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -18.547    
  -------------------------------------------------------------------
                         slack                                 -5.979    

Slack (VIOLATED) :        -5.969ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 7.643ns (55.786%)  route 6.058ns (44.214%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.123    18.050    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.174 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.369    18.543    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-10]
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.491    12.403    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_3/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.043    12.573    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -5.969    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 7.643ns (55.785%)  route 6.058ns (44.215%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.119    18.046    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.170 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.373    18.543    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-29]
    SLICE_X18Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_3/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X18Y56         FDRE (Setup_fdre_C_D)       -0.040    12.575    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.966ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 7.643ns (55.789%)  route 6.057ns (44.211%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.119    18.046    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.170 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.372    18.542    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-29]
    SLICE_X14Y58         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y58         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_2/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X14Y58         FDRE (Setup_fdre_C_D)       -0.040    12.575    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -5.966    

Slack (VIOLATED) :        -5.964ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 7.643ns (55.798%)  route 6.055ns (44.202%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.119    18.046    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.170 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.370    18.540    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-29]
    SLICE_X14Y57         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y57         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_1/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)       -0.040    12.575    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                 -5.964    

Slack (VIOLATED) :        -5.963ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 7.643ns (55.797%)  route 6.055ns (44.203%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.119    18.046    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.170 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5/O
                         net (fo=4, routed)           0.370    18.540    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-29]
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.491    12.403    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y54         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.040    12.576    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                 -5.963    

Slack (VIOLATED) :        -5.956ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.690ns  (logic 7.643ns (55.830%)  route 6.047ns (44.170%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.126    18.053    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.177 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14/O
                         net (fo=4, routed)           0.355    18.532    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-21]
    SLICE_X14Y55         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.491    12.403    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y55         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp_1/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)       -0.040    12.576    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -18.532    
  -------------------------------------------------------------------
                         slack                                 -5.956    

Slack (VIOLATED) :        -5.953ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.687ns  (logic 7.643ns (55.842%)  route 6.044ns (44.158%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.126    18.053    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.177 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14/O
                         net (fo=4, routed)           0.352    18.529    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-21]
    SLICE_X15Y55         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.491    12.403    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X15Y55         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y55         FDRE (Setup_fdre_C_D)       -0.040    12.576    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_14_psdsp
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                 -5.953    

Slack (VIOLATED) :        -5.948ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.705ns  (logic 7.643ns (55.767%)  route 6.062ns (44.233%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.123    18.050    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.174 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.373    18.547    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-10]
    SLICE_X16Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.016    12.599    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3_psdsp
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                         -18.547    
  -------------------------------------------------------------------
                         slack                                 -5.948    

Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.706ns  (logic 7.643ns (55.764%)  route 6.063ns (44.236%))
  Logic Levels:           27  (CARRY4=20 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.681     4.842    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X10Y44         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     5.360 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0/Q
                         net (fo=1, routed)           0.600     5.960    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg[3]__0_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.084 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.084    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___1_carry__0_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.597 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.597    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__0_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.714 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.714    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__1_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__0/i___1_carry__2/O[1]
                         net (fo=2, routed)           0.859     7.896    system_i/biquadFilter_CHA/biquadFilter_0/inst/y1_sf_reg__2[-40]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306     8.202 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3/O
                         net (fo=1, routed)           0.000     8.202    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__6_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.752 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.752    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__6_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.866    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.001     8.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__8_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.095 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.095    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__9_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.209 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.323 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.323    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.545 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[0]
                         net (fo=2, routed)           0.719    10.263    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_7
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.299    10.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__5_i_3_n_0
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.112 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.112    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.226 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.226    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.340    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.454    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__8_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.788 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9/O[1]
                         net (fo=2, routed)           0.674    12.462    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__9_n_6
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3/O
                         net (fo=1, routed)           0.000    12.765    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__9_i_3_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.298 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/CO[3]
                         net (fo=1, routed)           0.000    13.298    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.415 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10/CO[3]
                         net (fo=1, routed)           0.000    13.415    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.738 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/O[1]
                         net (fo=3, routed)           0.720    14.458    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[76]
    SLICE_X9Y58          LUT2 (Prop_lut2_I1_O)        0.306    14.764 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3/O
                         net (fo=1, routed)           0.000    14.764    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__11_i_3_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.314 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.314    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.627 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[3]
                         net (fo=2, routed)           0.994    16.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/p_4_in
    SLICE_X7Y57          LUT6 (Prop_lut6_I5_O)        0.306    16.927 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          1.123    18.050    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.174 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_3/O
                         net (fo=5, routed)           0.374    18.548    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-10]
    SLICE_X16Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X16Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-10]/C
                         clock pessimism              0.249    12.651    
                         clock uncertainty           -0.035    12.615    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)       -0.013    12.602    system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-10]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                 -5.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.522%)  route 0.199ns (58.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.566     1.621    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y43          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.762 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-1]/Q
                         net (fo=2, routed)           0.199     1.961    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_1]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.726    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[12])
                                                      0.082     1.808    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_13]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_12]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-6]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_6]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.850%)  route 0.222ns (61.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-4]/Q
                         net (fo=2, routed)           0.222     1.983    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_4]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[9])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.940%)  route 0.221ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-10]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_10]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.324     1.745    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.082     1.827    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.831%)  route 0.222ns (61.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-2]/Q
                         net (fo=2, routed)           0.222     1.983    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_2]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.831%)  route 0.222ns (61.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y42         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-5]/Q
                         net (fo=2, routed)           0.222     1.983    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_5]
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.924     2.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y17          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
                         clock pessimism             -0.324     1.746    
    DSP48_X0Y17          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.082     1.828    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-13]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_13]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.324     1.745    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[0])
                                                      0.082     1.827    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.920%)  route 0.221ns (61.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.565     1.620    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X11Y41         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-12]/Q
                         net (fo=2, routed)           0.221     1.982    system_i/biquadFilter_CHA/biquadFilter_0/inst/input0_sf_reg[-_n_0_12]
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.923     2.068    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    DSP48_X0Y16          DSP48E1                                      r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.324     1.745    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                      0.082     1.827    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y21    system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y25    system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter_CHA/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y3     system_i/biquadFilter_CHB/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y17    system_i/biquadFilter_CHA/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y9     system_i/biquadFilter_CHB/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y16    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X19Y36   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y48   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y36   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[3]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         4.000       3.500      SLICE_X18Y36   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X12Y48   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X12Y48   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X18Y36   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y42    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y46   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y42    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y16   system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y15   system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y16    system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y16   system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y15   system_i/biquadFilter_CHB/biquadFilter_0/inst/y2_sf_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X5Y59    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_12_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X10Y16   system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y16    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 1.450ns (20.493%)  route 5.626ns (79.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          5.626    10.148    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X30Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.063    10.610    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 1.450ns (20.558%)  route 5.603ns (79.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.603    10.126    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X30Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[17].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.058    10.615    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 1.450ns (20.530%)  route 5.613ns (79.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.613    10.136    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X28Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[19].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.045    10.628    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 1.450ns (20.682%)  route 5.561ns (79.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.561    10.084    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X32Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.054    10.620    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[23].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.450ns (21.012%)  route 5.451ns (78.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=32, routed)          5.451     9.974    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[23]
    SLICE_X32Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[23].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y52         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[23].FDRE_inst/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)       -0.059    10.615    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[23].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[22].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.811ns (27.604%)  route 4.750ns (72.396%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.261     6.668    system_i/PS7/axi_cfg_register_0/inst/s_axi_wvalid
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.822 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.903     7.725    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.323     8.048 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.585     9.633    system_i/PS7/axi_cfg_register_0/inst/CE0247_out
    SLICE_X12Y71         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[22].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.485    10.677    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y71         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[22].FDRE_inst/C
                         clock pessimism              0.116    10.793    
                         clock uncertainty           -0.125    10.668    
    SLICE_X12Y71         FDRE (Setup_fdre_C_CE)      -0.372    10.296    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.811ns (27.613%)  route 4.748ns (72.387%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.678 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.261     6.668    system_i/PS7/axi_cfg_register_0/inst/s_axi_wvalid
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.154     6.822 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.903     7.725    system_i/PS7/axi_cfg_register_0/inst/WORDS[7].BITS[31].FDRE_inst_i_2_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I3_O)        0.323     8.048 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           1.583     9.631    system_i/PS7/axi_cfg_register_0/inst/CE0247_out
    SLICE_X12Y70         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.486    10.678    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y70         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst/C
                         clock pessimism              0.116    10.794    
                         clock uncertainty           -0.125    10.669    
    SLICE_X12Y70         FDRE (Setup_fdre_C_CE)      -0.372    10.297    system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 1.450ns (21.095%)  route 5.424ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.424     9.946    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X29Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[19].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)       -0.058    10.615    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.450ns (21.157%)  route 5.403ns (78.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.403     9.926    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.067    10.606    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 1.450ns (21.280%)  route 5.364ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          5.364     9.887    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X27Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.490    10.682    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y50         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)       -0.081    10.592    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.592    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  0.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.610%)  route 0.261ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X24Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[25]/Q
                         net (fo=1, routed)           0.261     1.324    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X16Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.829     1.199    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.034     1.165    
    SLICE_X16Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.274    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.090%)  route 0.184ns (58.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.184     1.234    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.194     1.245    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.984%)  route 0.262ns (65.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.262     1.326    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X21Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.120     1.160    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X16Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.829     1.199    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.262     0.937    
    SLICE_X16Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.052    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.317%)  route 0.170ns (54.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X13Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.170     1.214    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X12Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.832     1.202    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y38         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X12Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.454%)  route 0.244ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.244     1.294    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.100     1.166    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.022%)  route 0.171ns (50.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X10Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.171     1.237    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.830     1.200    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y37          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y36   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X19Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X19Y42   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y43   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y44   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y39   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y40   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          364  Failing Endpoints,  Worst Slack       -1.035ns,  Total Violation     -161.156ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_153
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_143
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_142
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_141
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_140
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_139
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_138
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_137
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_136
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.288ns (69.719%)  route 2.731ns (30.281%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 12.490 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.673     2.981    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518     3.499 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.899     4.398    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[0]
    SLICE_X31Y44         LUT1 (Prop_lut1_I0_O)        0.124     4.522 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.519     5.042    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[0]
    SLICE_X30Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.637 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.637    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.754 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.754    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.871 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.871    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.988 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.105 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.222 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.222    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.339 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.339    system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.654 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.310     7.964    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[32]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[18])
                                                      4.034    11.998 r  system_i/SignalGenerator/outputCalibration_A/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    12.000    system_i/SignalGenerator/outputCalibration_A/inst/arg_n_135
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.578    12.490    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y23          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.490    
                         clock uncertainty           -0.125    12.365    
    DSP48_X1Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.965    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -1.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.279ns (30.992%)  route 0.621ns (69.008%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.341     1.405    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[5]
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.450    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[5]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.520 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.280     1.800    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[5]
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.922     2.067    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.125     2.192    
    DSP48_X1Y19          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.515     1.677    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[10].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.251ns (28.069%)  route 0.643ns (71.931%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[10].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[10].FDRE_inst/Q
                         net (fo=2, routed)           0.265     1.300    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[10]
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.345    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[10]
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.410 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[1]
                         net (fo=2, routed)           0.378     1.788    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[10]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.517     1.662    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.712ns (50.688%)  route 0.693ns (49.312%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/Q
                         net (fo=4, routed)           0.397     1.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/gain_a2[27]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      0.571     2.013 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0/P[15]
                         net (fo=1, routed)           0.296     2.309    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_n_90
    SLICE_X6Y51          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.834     1.980    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X6Y51          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[15]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.063     2.168    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.279ns (30.378%)  route 0.639ns (69.622%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.409     1.466    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[13]
    SLICE_X31Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.511 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.511    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[13]
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.581 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.231     1.812    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[13]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.669    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.712ns (50.292%)  route 0.704ns (49.708%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/Q
                         net (fo=4, routed)           0.397     1.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/gain_a2[27]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[10]_P[0])
                                                      0.571     2.013 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0/P[0]
                         net (fo=1, routed)           0.307     2.320    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_n_105
    SLICE_X9Y45          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.834     1.980    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X9Y45          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[0]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.070     2.175    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.712ns (50.490%)  route 0.698ns (49.510%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X14Y47         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[27].FDRE_inst/Q
                         net (fo=4, routed)           0.397     1.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/gain_a2[27]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[10]_P[16])
                                                      0.571     2.013 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0/P[16]
                         net (fo=1, routed)           0.302     2.315    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_n_89
    SLICE_X6Y50          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.834     1.980    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X6Y50          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[16]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.063     2.168    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg[16]__0
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.251ns (27.005%)  route 0.678ns (72.995%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.393     1.432    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[15]
    SLICE_X30Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.477 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.477    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[15]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.542 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[2]
                         net (fo=2, routed)           0.286     1.828    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[15]
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.922     2.067    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.125     2.192    
    DSP48_X1Y19          DSP48E1 (Hold_dsp48e1_CLK_A[15])
                                                     -0.518     1.674    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.345ns (37.098%)  route 0.585ns (62.902%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y27         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.358     1.399    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[15]
    SLICE_X31Y14         LUT1 (Prop_lut1_I0_O)        0.098     1.497 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.497    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[15]
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.596 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.227     1.823    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[16]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.666    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.832ns (61.820%)  route 0.514ns (38.180%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.050 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/Q
                         net (fo=3, routed)           0.512     1.561    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[0])
                                                      0.684     2.245 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002     2.247    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_153
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.911     2.056    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.125     2.181    
    DSP48_X1Y27          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.089    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.832ns (61.820%)  route 0.514ns (38.180%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.902    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y53         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     1.050 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[8].FDRE_inst/Q
                         net (fo=3, routed)           0.512     1.561    system_i/SignalGenerator/outputCalibration_b/inst/slope_correction[8]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[10])
                                                      0.684     2.245 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002     2.247    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_143
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.911     2.056    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.125     2.181    
    DSP48_X1Y27          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.089    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.728ns (16.870%)  route 3.587ns (83.130%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.423     5.488    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.148     5.636 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.659     7.294    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y48         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.508    12.420    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y48         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X12Y48         FDCE (Recov_fdce_C_CLR)     -0.523    11.772    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.728ns (16.870%)  route 3.587ns (83.130%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.423     5.488    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.148     5.636 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.659     7.294    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y48         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.508    12.420    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y48         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.420    
                         clock uncertainty           -0.125    12.295    
    SLICE_X12Y48         FDCE (Recov_fdce_C_CLR)     -0.523    11.772    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.728ns (17.635%)  route 3.400ns (82.365%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.204     4.639    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.763 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.164     5.927    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.075 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.033     7.107    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y30         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.489    12.401    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y30         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X17Y30         FDCE (Recov_fdce_C_CLR)     -0.609    11.667    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.728ns (17.635%)  route 3.400ns (82.365%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.204     4.639    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.763 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.164     5.927    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.075 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.033     7.107    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y30         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.489    12.401    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y30         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X17Y30         FDPE (Recov_fdpe_C_PRE)     -0.563    11.713    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.728ns (18.501%)  route 3.207ns (81.499%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.423     5.488    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.148     5.636 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.278     6.914    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X18Y36         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y36         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.609    11.673    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.728ns (18.584%)  route 3.189ns (81.416%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.204     4.639    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.763 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.164     5.927    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.075 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.822     6.896    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.486    12.398    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.609    11.664    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.728ns (18.584%)  route 3.189ns (81.416%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.204     4.639    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.763 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.164     5.927    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.075 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.822     6.896    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.486    12.398    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X14Y26         FDCE (Recov_fdce_C_CLR)     -0.609    11.664    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.728ns (18.501%)  route 3.207ns (81.499%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.423     5.488    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.148     5.636 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.278     6.914    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X18Y36         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y36         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X18Y36         FDPE (Recov_fdpe_C_PRE)     -0.563    11.719    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -6.914    
  -------------------------------------------------------------------
                         slack                                  4.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.229ns (13.519%)  route 1.465ns (86.481%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.661     1.915    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.043     1.958 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.635     2.593    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X18Y36         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.826     1.972    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y36         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X18Y36         FDCE (Remov_fdce_C_CLR)     -0.158     1.939    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.229ns (13.519%)  route 1.465ns (86.481%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.661     1.915    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.043     1.958 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.635     2.593    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X18Y36         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.826     1.972    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y36         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X18Y36         FDPE (Remov_fdpe_C_PRE)     -0.161     1.936    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.229ns (13.113%)  route 1.517ns (86.887%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.607     1.647    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.511     2.203    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.246 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.400     2.646    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.816     1.962    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.158     1.929    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.229ns (13.113%)  route 1.517ns (86.887%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.607     1.647    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.511     2.203    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.246 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.400     2.646    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X14Y26         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.816     1.962    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X14Y26         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X14Y26         FDCE (Remov_fdce_C_CLR)     -0.158     1.929    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.229ns (12.512%)  route 1.601ns (87.488%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.607     1.647    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.511     2.203    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.246 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.484     2.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y30         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.821     1.967    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y30         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X17Y30         FDCE (Remov_fdce_C_CLR)     -0.158     1.934    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.229ns (12.512%)  route 1.601ns (87.488%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.607     1.647    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.692 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.511     2.203    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X6Y26          LUT1 (Prop_lut1_I0_O)        0.043     2.246 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.484     2.730    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y30         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.821     1.967    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X17Y30         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.125     2.092    
    SLICE_X17Y30         FDPE (Remov_fdpe_C_PRE)     -0.161     1.931    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.229ns (11.827%)  route 1.707ns (88.173%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.661     1.915    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.043     1.958 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.878     2.836    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y48         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.835     1.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y48         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.133     1.973    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.229ns (11.827%)  route 1.707ns (88.173%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.661     1.915    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.043     1.958 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.878     2.836    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y48         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1701, routed)        0.835     1.981    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X12Y48         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.125     2.106    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.133     1.973    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.863    





