Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:52:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1X_bb_center_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minX_reg[4]/Q
                         net (fo=49, unplaced)        0.000     0.052    blob1minX__0[4]
                                                                      r  blob1X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.000     0.052 r  blob1X_bb_center_reg[6]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.052    n_10_blob1X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1X_bb_center_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1X_bb_center_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1X_bb_center_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1X_bb_center_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minX_reg[4]/Q
                         net (fo=49, unplaced)        0.000     0.052    blob1minX__0[4]
                                                                      r  blob1X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[6])
                                                      0.000     0.052 r  blob1X_bb_center_reg[6]_i_1/O[6]
                         net (fo=1, unplaced)         0.000     0.052    n_9_blob1X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1X_bb_center_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1X_bb_center_reg[5]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1X_bb_center_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1X_bb_center_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minX_reg[4]/Q
                         net (fo=49, unplaced)        0.000     0.052    blob1minX__0[4]
                                                                      r  blob1X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.000     0.052 r  blob1X_bb_center_reg[6]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.052    n_8_blob1X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1X_bb_center_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1X_bb_center_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1X_bb_center_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1Y_bb_center_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minY_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minY_reg[4]/Q
                         net (fo=43, unplaced)        0.000     0.052    blob1minY__0[4]
                                                                      r  blob1Y_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.000     0.052 r  blob1Y_bb_center_reg[6]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.052    n_10_blob1Y_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1Y_bb_center_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1Y_bb_center_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1Y_bb_center_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1Y_bb_center_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minY_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minY_reg[4]/Q
                         net (fo=43, unplaced)        0.000     0.052    blob1minY__0[4]
                                                                      r  blob1Y_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[6])
                                                      0.000     0.052 r  blob1Y_bb_center_reg[6]_i_1/O[6]
                         net (fo=1, unplaced)         0.000     0.052    n_9_blob1Y_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1Y_bb_center_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1Y_bb_center_reg[5]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1Y_bb_center_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob1minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob1Y_bb_center_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1minY_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob1minY_reg[4]/Q
                         net (fo=43, unplaced)        0.000     0.052    blob1minY__0[4]
                                                                      r  blob1Y_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.000     0.052 r  blob1Y_bb_center_reg[6]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.052    n_8_blob1Y_bb_center_reg[6]_i_1
                         FDRE                                         r  blob1Y_bb_center_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob1Y_bb_center_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob1Y_bb_center_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob2minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2X_bb_center_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob2minX_reg[4]/Q
                         net (fo=50, unplaced)        0.000     0.052    n_0_blob2minX_reg[4]
                                                                      r  blob2X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.000     0.052 r  blob2X_bb_center_reg[6]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.052    n_10_blob2X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob2X_bb_center_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2X_bb_center_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2X_bb_center_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob2minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2X_bb_center_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob2minX_reg[4]/Q
                         net (fo=50, unplaced)        0.000     0.052    n_0_blob2minX_reg[4]
                                                                      r  blob2X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[6])
                                                      0.000     0.052 r  blob2X_bb_center_reg[6]_i_1/O[6]
                         net (fo=1, unplaced)         0.000     0.052    n_9_blob2X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob2X_bb_center_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2X_bb_center_reg[5]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2X_bb_center_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob2minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2X_bb_center_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob2minX_reg[4]/Q
                         net (fo=50, unplaced)        0.000     0.052    n_0_blob2minX_reg[4]
                                                                      r  blob2X_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.000     0.052 r  blob2X_bb_center_reg[6]_i_1/O[7]
                         net (fo=1, unplaced)         0.000     0.052    n_8_blob2X_bb_center_reg[6]_i_1
                         FDRE                                         r  blob2X_bb_center_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2X_bb_center_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2X_bb_center_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 blob2minY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Destination:            blob2Y_bb_center_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@18.500ns period=37.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.052ns  (logic 0.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2minY_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  blob2minY_reg[4]/Q
                         net (fo=44, unplaced)        0.000     0.052    n_0_blob2minY_reg[4]
                                                                      r  blob2Y_bb_center_reg[6]_i_1/DI[4]
                         CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.000     0.052 r  blob2Y_bb_center_reg[6]_i_1/O[5]
                         net (fo=1, unplaced)         0.000     0.052    n_10_blob2Y_bb_center_reg[6]_i_1
                         FDRE                                         r  blob2Y_bb_center_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=581, unset)          0.000     0.000    clk
                                                                      r  blob2Y_bb_center_reg[4]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.056     0.056    blob2Y_bb_center_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                 -0.004    




