{
    "code": "module TopModule (\n    input logic clk,  // Clock input\n    input logic d,    // Data input\n    input logic r,    // Synchronous reset input\n    output logic q    // Output\n);\n    always @(*) begin\n        if (r) begin\n            q <= 1'b0;  // Reset output to 0\n        end else begin\n            q <= d;     // Sample data input on rising edge\n        end\n    end\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 41,
        "passfail": "R"
    }
}