{"vcs1":{"timestamp_begin":1684261219.804300316, "rt":1.27, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261221.163078507, "rt":1.20, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684261222.440431218, "rt":0.47, "ut":0.25, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261219.163105791}
{"VCS_COMP_START_TIME": 1684261219.163105791}
{"VCS_COMP_END_TIME": 1684261224.425078865}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211888}}
