
Polytech-IESE-E2i-SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006c8  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800088c  0800088c  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  0800088c  0800088c  0001088c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000890  08000890  00010890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  08000894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000c0  200000a4  08000938  000200a4  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000164  08000938  00020164  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  9 .debug_info   000016b5  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000007f2  00000000  00000000  00021789  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000230  00000000  00000000  00021f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000198  00000000  00000000  000221b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001127  00000000  00000000  00022348  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000007f9  00000000  00000000  0002346f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00023c68  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000005a4  00000000  00000000  00023ce4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00024288  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	200000a4 	.word	0x200000a4
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000874 	.word	0x08000874

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	200000a8 	.word	0x200000a8
 8000200:	08000874 	.word	0x08000874

08000204 <InitAdc>:
//	Description   : This function configure ADC1 and ADC2 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitAdc(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	ADC->CCR = 0x00030000;		/*OK: ADCCLK / 8 (prescaler) - ADC1 & 2 are independant*/
 8000208:	4b03      	ldr	r3, [pc, #12]	; (8000218 <InitAdc+0x14>)
 800020a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800020e:	605a      	str	r2, [r3, #4]

	Adc_1_Init();
 8000210:	f000 f804 	bl	800021c <Adc_1_Init>
}
 8000214:	bf00      	nop
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40012300 	.word	0x40012300

0800021c <Adc_1_Init>:
//	Description   : This function configure the channel 0 of ADC1 to get the pressure
// Parameters	  : None
// Retval         : None
/********************************************************************************/
static void Adc_1_Init(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
	ADC1->SQR3 = 0x00000000;	/* 1 conversion of channel 0*/
 8000220:	4b08      	ldr	r3, [pc, #32]	; (8000244 <Adc_1_Init+0x28>)
 8000222:	2200      	movs	r2, #0
 8000224:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->SMPR2 = 0x00000003;	/*56 clock cycles sampling of channel 0*/
 8000226:	4b07      	ldr	r3, [pc, #28]	; (8000244 <Adc_1_Init+0x28>)
 8000228:	2203      	movs	r2, #3
 800022a:	611a      	str	r2, [r3, #16]

	ADC1->CR1 = 0x00000000;		/*resolution = 12 bits + pas d'interruptions*/
 800022c:	4b05      	ldr	r3, [pc, #20]	; (8000244 <Adc_1_Init+0x28>)
 800022e:	2200      	movs	r2, #0
 8000230:	605a      	str	r2, [r3, #4]

	ADC1->CR2 = 0x00000001;		/*enable ADC + pas de trigger + single conversion*/
 8000232:	4b04      	ldr	r3, [pc, #16]	; (8000244 <Adc_1_Init+0x28>)
 8000234:	2201      	movs	r2, #1
 8000236:	609a      	str	r2, [r3, #8]
}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
 8000242:	bf00      	nop
 8000244:	40012000 	.word	0x40012000

08000248 <ADC_1_StartConversion>:
//	Description   : This function generates a start of conversion in manual mode
// Parameters	  : None
// Retval         : None
/********************************************************************************/
void ADC_1_StartConversion(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
	ADC1->CR2 |= 0x40000000;		/*bit 30: start conversion*/
 800024c:	4a05      	ldr	r2, [pc, #20]	; (8000264 <ADC_1_StartConversion+0x1c>)
 800024e:	4b05      	ldr	r3, [pc, #20]	; (8000264 <ADC_1_StartConversion+0x1c>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000256:	6093      	str	r3, [r2, #8]
}
 8000258:	bf00      	nop
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	40012000 	.word	0x40012000

08000268 <ADC_1_CheckEndOfConversion>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
uint8_t ADC_1_CheckEndOfConversion(void)
{
 8000268:	b480      	push	{r7}
 800026a:	b083      	sub	sp, #12
 800026c:	af00      	add	r7, sp, #0
	uint8_t ret;

	ret = ADC1->SR & ADC_EOC;
 800026e:	4b06      	ldr	r3, [pc, #24]	; (8000288 <ADC_1_CheckEndOfConversion+0x20>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	b2db      	uxtb	r3, r3
 8000274:	f003 0302 	and.w	r3, r3, #2
 8000278:	71fb      	strb	r3, [r7, #7]

	return ret;
 800027a:	79fb      	ldrb	r3, [r7, #7]
}
 800027c:	4618      	mov	r0, r3
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	40012000 	.word	0x40012000

0800028c <ADC_1_ClearEndOfConversion>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
void ADC_1_ClearEndOfConversion(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	ADC1->SR &= ~ADC_EOC;
 8000290:	4a05      	ldr	r2, [pc, #20]	; (80002a8 <ADC_1_ClearEndOfConversion+0x1c>)
 8000292:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <ADC_1_ClearEndOfConversion+0x1c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f023 0302 	bic.w	r3, r3, #2
 800029a:	6013      	str	r3, [r2, #0]
}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a4:	4770      	bx	lr
 80002a6:	bf00      	nop
 80002a8:	40012000 	.word	0x40012000

080002ac <ADC_1_GetResult>:
//	Description   : This function checks if end of conversion flag is ON
// Parameters	  : None
// Retval         : 1 if end of conversion flag is ON, otherwise 0
/********************************************************************************/
uint16_t ADC_1_GetResult(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
	uint16_t result;

	result = ADC1->DR;
 80002b2:	4b05      	ldr	r3, [pc, #20]	; (80002c8 <ADC_1_GetResult+0x1c>)
 80002b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b6:	80fb      	strh	r3, [r7, #6]

	return result;
 80002b8:	88fb      	ldrh	r3, [r7, #6]
}
 80002ba:	4618      	mov	r0, r3
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c4:	4770      	bx	lr
 80002c6:	bf00      	nop
 80002c8:	40012000 	.word	0x40012000

080002cc <ClockConfiguration>:
//					 PCLK2: Set at its maximum value : 50MHz (= SYSCLK / PRESCALER)
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void ClockConfiguration(void)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
	uint32_t temp;

	//Set Flash latency (wait states) according to CPU frequency HCLK
	FLASH->ACR |= 0x00000003;		//set to 3 wait states 90MHz < HCLK < 120MHz
 80002d2:	4a13      	ldr	r2, [pc, #76]	; (8000320 <ClockConfiguration+0x54>)
 80002d4:	4b12      	ldr	r3, [pc, #72]	; (8000320 <ClockConfiguration+0x54>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f043 0303 	orr.w	r3, r3, #3
 80002dc:	6013      	str	r3, [r2, #0]

	temp = (FLASH->ACR & 0x0000000F);	//check latency
 80002de:	4b10      	ldr	r3, [pc, #64]	; (8000320 <ClockConfiguration+0x54>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	f003 030f 	and.w	r3, r3, #15
 80002e6:	607b      	str	r3, [r7, #4]
	{
		//OK
	}

	//set PLL configuration
	RCC->PLLCFGR = 0x22001908;
 80002e8:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <ClockConfiguration+0x58>)
 80002ea:	4a0f      	ldr	r2, [pc, #60]	; (8000328 <ClockConfiguration+0x5c>)
 80002ec:	605a      	str	r2, [r3, #4]

	//set peripheral clocks prescaler
	RCC->CFGR = (RCC_CFGR_SWS_PLL | RCC_CFGR_SW_PLL); 	//0x0000000A;
 80002ee:	4b0d      	ldr	r3, [pc, #52]	; (8000324 <ClockConfiguration+0x58>)
 80002f0:	220a      	movs	r2, #10
 80002f2:	609a      	str	r2, [r3, #8]

	//enable PLL clock and HSI
	RCC->CR |= (RCC_CR_PLLON | RCC_CR_HSION);			//0x01000001;
 80002f4:	4a0b      	ldr	r2, [pc, #44]	; (8000324 <ClockConfiguration+0x58>)
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <ClockConfiguration+0x58>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	6013      	str	r3, [r2, #0]

	//wait for PLL clock ready
	while(!(RCC->CR & RCC_CR_PLLRDY)){;}
 8000304:	bf00      	nop
 8000306:	4b07      	ldr	r3, [pc, #28]	; (8000324 <ClockConfiguration+0x58>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800030e:	2b00      	cmp	r3, #0
 8000310:	d0f9      	beq.n	8000306 <ClockConfiguration+0x3a>
}
 8000312:	bf00      	nop
 8000314:	370c      	adds	r7, #12
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023c00 	.word	0x40023c00
 8000324:	40023800 	.word	0x40023800
 8000328:	22001908 	.word	0x22001908

0800032c <SetClocks>:
// Description     : Activation of each peripheral's clock used
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
void SetClocks(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	EnablePeripheralClocks();
 8000330:	f000 f802 	bl	8000338 <EnablePeripheralClocks>
}
 8000334:	bf00      	nop
 8000336:	bd80      	pop	{r7, pc}

08000338 <EnablePeripheralClocks>:
// Description     : enable peripheral clocks used within application
// Parameters      : None
// Retval          : None
// ***********************************************************************************************************************//
static void EnablePeripheralClocks(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
	//AHB1 clock
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN
 800033c:	4a09      	ldr	r2, [pc, #36]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800033e:	4b09      	ldr	r3, [pc, #36]	; (8000364 <EnablePeripheralClocks+0x2c>)
 8000340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000342:	f043 0303 	orr.w	r3, r3, #3
 8000346:	6313      	str	r3, [r2, #48]	; 0x30
					| RCC_AHB1ENR_GPIOBEN);		//enable GPIOA, B, C

	//APB2 clock
	RCC->APB2ENR |= (RCC_APB2ENR_ADC1EN
 8000348:	4a06      	ldr	r2, [pc, #24]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800034a:	4b06      	ldr	r3, [pc, #24]	; (8000364 <EnablePeripheralClocks+0x2c>)
 800034c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800034e:	f443 43a2 	orr.w	r3, r3, #20736	; 0x5100
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6453      	str	r3, [r2, #68]	; 0x44
					| RCC_APB2ENR_SPI1EN
					| RCC_APB2ENR_TIM1EN
					| RCC_APB2ENR_SYSCFGEN);	//enable ADC1, TIM1, SYSCFG
}
 8000358:	bf00      	nop
 800035a:	46bd      	mov	sp, r7
 800035c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	40023800 	.word	0x40023800

08000368 <InitPeripheral>:
// Description     : Configures I/O port of the microcontroller
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void InitPeripheral(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0

	/* Configure PA4-PA10 as outputs, push-pull, high speed*/

	GPIOA->MODER |= 0b10<<10; //PA5
 800036c:	4a23      	ldr	r2, [pc, #140]	; (80003fc <InitPeripheral+0x94>)
 800036e:	4b23      	ldr	r3, [pc, #140]	; (80003fc <InitPeripheral+0x94>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000376:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |= 0b10<<12; //PA6
 8000378:	4a20      	ldr	r2, [pc, #128]	; (80003fc <InitPeripheral+0x94>)
 800037a:	4b20      	ldr	r3, [pc, #128]	; (80003fc <InitPeripheral+0x94>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000382:	6013      	str	r3, [r2, #0]

	GPIOA->MODER |= 0b10<<14; //PA7
 8000384:	4a1d      	ldr	r2, [pc, #116]	; (80003fc <InitPeripheral+0x94>)
 8000386:	4b1d      	ldr	r3, [pc, #116]	; (80003fc <InitPeripheral+0x94>)
 8000388:	681b      	ldr	r3, [r3, #0]
 800038a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800038e:	6013      	str	r3, [r2, #0]

	GPIOB->MODER |= 1<<12;  //PB6
 8000390:	4a1b      	ldr	r2, [pc, #108]	; (8000400 <InitPeripheral+0x98>)
 8000392:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <InitPeripheral+0x98>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800039a:	6013      	str	r3, [r2, #0]

	GPIOA->OTYPER &=~ 1<<7;
 800039c:	4a17      	ldr	r2, [pc, #92]	; (80003fc <InitPeripheral+0x94>)
 800039e:	4b17      	ldr	r3, [pc, #92]	; (80003fc <InitPeripheral+0x94>)
 80003a0:	685b      	ldr	r3, [r3, #4]
 80003a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80003a6:	6053      	str	r3, [r2, #4]
	GPIOA->OTYPER &=~ 1<<6;
 80003a8:	4a14      	ldr	r2, [pc, #80]	; (80003fc <InitPeripheral+0x94>)
 80003aa:	4b14      	ldr	r3, [pc, #80]	; (80003fc <InitPeripheral+0x94>)
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80003b2:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER &=~ 1<<6;
 80003b4:	4a12      	ldr	r2, [pc, #72]	; (8000400 <InitPeripheral+0x98>)
 80003b6:	4b12      	ldr	r3, [pc, #72]	; (8000400 <InitPeripheral+0x98>)
 80003b8:	685b      	ldr	r3, [r3, #4]
 80003ba:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80003be:	6053      	str	r3, [r2, #4]

	GPIOA->AFR[0] |= 5<<20;
 80003c0:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <InitPeripheral+0x94>)
 80003c2:	4b0e      	ldr	r3, [pc, #56]	; (80003fc <InitPeripheral+0x94>)
 80003c4:	6a1b      	ldr	r3, [r3, #32]
 80003c6:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80003ca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5<<24;
 80003cc:	4a0b      	ldr	r2, [pc, #44]	; (80003fc <InitPeripheral+0x94>)
 80003ce:	4b0b      	ldr	r3, [pc, #44]	; (80003fc <InitPeripheral+0x94>)
 80003d0:	6a1b      	ldr	r3, [r3, #32]
 80003d2:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 80003d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 5<<28;
 80003d8:	4a08      	ldr	r2, [pc, #32]	; (80003fc <InitPeripheral+0x94>)
 80003da:	4b08      	ldr	r3, [pc, #32]	; (80003fc <InitPeripheral+0x94>)
 80003dc:	6a1b      	ldr	r3, [r3, #32]
 80003de:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80003e2:	6213      	str	r3, [r2, #32]

	/*configure PA0 pour AN0*/
	GPIOA->MODER |= 0b11<<0; //PA0
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <InitPeripheral+0x94>)
 80003e6:	4b05      	ldr	r3, [pc, #20]	; (80003fc <InitPeripheral+0x94>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f043 0303 	orr.w	r3, r3, #3
 80003ee:	6013      	str	r3, [r2, #0]
}
 80003f0:	bf00      	nop
 80003f2:	46bd      	mov	sp, r7
 80003f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f8:	4770      	bx	lr
 80003fa:	bf00      	nop
 80003fc:	40020000 	.word	0x40020000
 8000400:	40020400 	.word	0x40020400

08000404 <Spi1_Init>:
// Description     : init spi ports
// Parameters      : N/A
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1_Init(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
	SPI1->CR2 = 0x04;
 8000408:	4b05      	ldr	r3, [pc, #20]	; (8000420 <Spi1_Init+0x1c>)
 800040a:	2204      	movs	r2, #4
 800040c:	605a      	str	r2, [r3, #4]
	SPI1->CR1 = 0x0B7C;		//sclock/256, 0x484C pour sclock/4
 800040e:	4b04      	ldr	r3, [pc, #16]	; (8000420 <Spi1_Init+0x1c>)
 8000410:	f640 327c 	movw	r2, #2940	; 0xb7c
 8000414:	601a      	str	r2, [r3, #0]

}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr
 8000420:	40013000 	.word	0x40013000

08000424 <Spi1Write>:
// Description     : Write 1 byte on SPI 1 port
// Parameters      : data to be written
// Return          : N/A
// ***********************************************************************************************************************//
void Spi1Write(unsigned int data)
{
 8000424:	b480      	push	{r7}
 8000426:	b083      	sub	sp, #12
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]

	SPI1->DR = data;
 800042c:	4a04      	ldr	r2, [pc, #16]	; (8000440 <Spi1Write+0x1c>)
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	60d3      	str	r3, [r2, #12]

}
 8000432:	bf00      	nop
 8000434:	370c      	adds	r7, #12
 8000436:	46bd      	mov	sp, r7
 8000438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop
 8000440:	40013000 	.word	0x40013000

08000444 <InitTimer_1>:
//	Description   : This function configures Timer 1 registers
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void InitTimer_1(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
	TIM1->CR1 &= ~0x0001;	/*disable Timer 1*/
 8000448:	4a0b      	ldr	r2, [pc, #44]	; (8000478 <InitTimer_1+0x34>)
 800044a:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <InitTimer_1+0x34>)
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	f023 0301 	bic.w	r3, r3, #1
 8000452:	6013      	str	r3, [r2, #0]

	//TIM1->PSC = 9999;		/*10 KHz*/
	//TIM1->ARR = 10;

	TIM1->PSC = 49;
 8000454:	4b08      	ldr	r3, [pc, #32]	; (8000478 <InitTimer_1+0x34>)
 8000456:	2231      	movs	r2, #49	; 0x31
 8000458:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 15625;
 800045a:	4b07      	ldr	r3, [pc, #28]	; (8000478 <InitTimer_1+0x34>)
 800045c:	f643 5209 	movw	r2, #15625	; 0x3d09
 8000460:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->CR1 = 0x0000;		/*set CR1*/
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <InitTimer_1+0x34>)
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
	TIM1->CR2 = 0x0000;		/*trigger output*/
 8000468:	4b03      	ldr	r3, [pc, #12]	; (8000478 <InitTimer_1+0x34>)
 800046a:	2200      	movs	r2, #0
 800046c:	605a      	str	r2, [r3, #4]
}
 800046e:	bf00      	nop
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	40010000 	.word	0x40010000

0800047c <StartTimer_1>:
//	Description   : This function starts timer 1 in counting mode
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void StartTimer_1(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
	TIM1->CNT = 0x0000;			/*clear timer 1 counter*/
 8000480:	4b06      	ldr	r3, [pc, #24]	; (800049c <StartTimer_1+0x20>)
 8000482:	2200      	movs	r2, #0
 8000484:	625a      	str	r2, [r3, #36]	; 0x24
	TIM1->CR1 |= 0x0001;		/*enable timer 1*/
 8000486:	4a05      	ldr	r2, [pc, #20]	; (800049c <StartTimer_1+0x20>)
 8000488:	4b04      	ldr	r3, [pc, #16]	; (800049c <StartTimer_1+0x20>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6013      	str	r3, [r2, #0]
}
 8000492:	bf00      	nop
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	40010000 	.word	0x40010000

080004a0 <StopTimer_1>:
//	Description   : This function stops timer 1 in counting mode
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void StopTimer_1(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
	TIM1->CR1 &= ~0x0001;		/*stop timer 1*/
 80004a4:	4a05      	ldr	r2, [pc, #20]	; (80004bc <StopTimer_1+0x1c>)
 80004a6:	4b05      	ldr	r3, [pc, #20]	; (80004bc <StopTimer_1+0x1c>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f023 0301 	bic.w	r3, r3, #1
 80004ae:	6013      	str	r3, [r2, #0]
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	40010000 	.word	0x40010000

080004c0 <GetUpdateEvent>:
//	Description   : This function returns 1 if an update event occured (overflow of timer counter)
// Parameters	 : None
// Retval        : update event flag
/********************************************************************************/
uint16_t GetUpdateEvent(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
	return ((uint16_t)(TIM1->SR) & 0x0001);
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <GetUpdateEvent+0x1c>)
 80004c6:	691b      	ldr	r3, [r3, #16]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	f003 0301 	and.w	r3, r3, #1
 80004ce:	b29b      	uxth	r3, r3
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40010000 	.word	0x40010000

080004e0 <ResetUpdateEvent>:
//	Description   : This function reset update event flag
// Parameters	 : None
// Retval        : None
/********************************************************************************/
void ResetUpdateEvent(void)
{
 80004e0:	b480      	push	{r7}
 80004e2:	af00      	add	r7, sp, #0
	TIM1->SR &= ~0x0001;
 80004e4:	4a05      	ldr	r2, [pc, #20]	; (80004fc <ResetUpdateEvent+0x1c>)
 80004e6:	4b05      	ldr	r3, [pc, #20]	; (80004fc <ResetUpdateEvent+0x1c>)
 80004e8:	691b      	ldr	r3, [r3, #16]
 80004ea:	f023 0301 	bic.w	r3, r3, #1
 80004ee:	6113      	str	r3, [r2, #16]
}
 80004f0:	bf00      	nop
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	40010000 	.word	0x40010000

08000500 <Timer_t1ms>:
/********************************************************************************/
/*					SOURCE CODE													*/
/********************************************************************************/
/* timer par décrément d'une variable ou par utilisation du timer 1*/
void Timer_t1ms(unsigned int period)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
	unsigned int i;

	for(i = 0; i < period; i++)
 8000508:	2300      	movs	r3, #0
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	e010      	b.n	8000530 <Timer_t1ms+0x30>
	{
		StartTimer_1();						//démarre le timer
 800050e:	f7ff ffb5 	bl	800047c <StartTimer_1>

		while(GetUpdateEvent() == 0){;}		//contrôle si overflow du compteur (CNT == ARR)
 8000512:	bf00      	nop
 8000514:	f7ff ffd4 	bl	80004c0 <GetUpdateEvent>
 8000518:	4603      	mov	r3, r0
 800051a:	2b00      	cmp	r3, #0
 800051c:	d0fa      	beq.n	8000514 <Timer_t1ms+0x14>

		ResetUpdateEvent();					//reset du flag
 800051e:	f7ff ffdf 	bl	80004e0 <ResetUpdateEvent>

		filtre();
 8000522:	f000 f891 	bl	8000648 <filtre>

		StopTimer_1();						//arrêt du compteur
 8000526:	f7ff ffbb 	bl	80004a0 <StopTimer_1>
	for(i = 0; i < period; i++)
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	3301      	adds	r3, #1
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fa      	ldr	r2, [r7, #12]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	429a      	cmp	r2, r3
 8000536:	d3ea      	bcc.n	800050e <Timer_t1ms+0xe>
	}
}
 8000538:	bf00      	nop
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <Drive_CS_pin>:



//---------------------------------------------------------------------------------------
static void Drive_CS_pin(char value)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
	 GPIOB->ODR = (GPIOB->ODR & ~(1<<6) ) | (value<<(6));
 800054a:	4907      	ldr	r1, [pc, #28]	; (8000568 <Drive_CS_pin+0x28>)
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <Drive_CS_pin+0x28>)
 800054e:	695b      	ldr	r3, [r3, #20]
 8000550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	0192      	lsls	r2, r2, #6
 8000558:	4313      	orrs	r3, r2
 800055a:	614b      	str	r3, [r1, #20]
}
 800055c:	bf00      	nop
 800055e:	370c      	adds	r7, #12
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	40020400 	.word	0x40020400

0800056c <WriteToDAC>:

//----------------------------------------------------------------------------------------
void WriteToDAC(unsigned int value)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	int lecture;
	value = value + ((0b0011)<<12); // 4 bits de configuration AB, BUF, GA, SHDN et 11 bits de data
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 800057a:	607b      	str	r3, [r7, #4]


	while(!(SPI1->SR & 0x0002)); //On vérifie si TXE soit libre donc à 1
 800057c:	bf00      	nop
 800057e:	4b12      	ldr	r3, [pc, #72]	; (80005c8 <WriteToDAC+0x5c>)
 8000580:	689b      	ldr	r3, [r3, #8]
 8000582:	f003 0302 	and.w	r3, r3, #2
 8000586:	2b00      	cmp	r3, #0
 8000588:	d0f9      	beq.n	800057e <WriteToDAC+0x12>

	Drive_CS_pin(0);
 800058a:	2000      	movs	r0, #0
 800058c:	f7ff ffd8 	bl	8000540 <Drive_CS_pin>
	Spi1Write(value);
 8000590:	6878      	ldr	r0, [r7, #4]
 8000592:	f7ff ff47 	bl	8000424 <Spi1Write>


	while(!(SPI1->SR & 0x0001)); //On vérifie si RXNE soit libre donc à 1
 8000596:	bf00      	nop
 8000598:	4b0b      	ldr	r3, [pc, #44]	; (80005c8 <WriteToDAC+0x5c>)
 800059a:	689b      	ldr	r3, [r3, #8]
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d0f9      	beq.n	8000598 <WriteToDAC+0x2c>

	while(SPI1->SR & 0x0080);//On vérifie si bsy soit libre
 80005a4:	bf00      	nop
 80005a6:	4b08      	ldr	r3, [pc, #32]	; (80005c8 <WriteToDAC+0x5c>)
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d1f9      	bne.n	80005a6 <WriteToDAC+0x3a>

	Drive_CS_pin(1);
 80005b2:	2001      	movs	r0, #1
 80005b4:	f7ff ffc4 	bl	8000540 <Drive_CS_pin>
	lecture = SPI1->DR;
 80005b8:	4b03      	ldr	r3, [pc, #12]	; (80005c8 <WriteToDAC+0x5c>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	60fb      	str	r3, [r7, #12]
}
 80005be:	bf00      	nop
 80005c0:	3710      	adds	r7, #16
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40013000 	.word	0x40013000

080005cc <RAZTAMP>:


}

void RAZTAMP()
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
	for(int i=0; i < 81; i++)
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	e007      	b.n	80005e8 <RAZTAMP+0x1c>
	{
		TAMPON[i] = 0;
 80005d8:	4a08      	ldr	r2, [pc, #32]	; (80005fc <RAZTAMP+0x30>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	2100      	movs	r1, #0
 80005de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i < 81; i++)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	3301      	adds	r3, #1
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b50      	cmp	r3, #80	; 0x50
 80005ec:	ddf4      	ble.n	80005d8 <RAZTAMP+0xc>
	}
}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	200000c0 	.word	0x200000c0

08000600 <INSTAMP>:

void INSTAMP(uint16_t value)
{
 8000600:	b480      	push	{r7}
 8000602:	b085      	sub	sp, #20
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	80fb      	strh	r3, [r7, #6]

	for(int i=0; i < 81; i++)
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	e00b      	b.n	8000628 <INSTAMP+0x28>
	{
		TAMPON[i] = TAMPON[i+1];
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	3301      	adds	r3, #1
 8000614:	4a0b      	ldr	r2, [pc, #44]	; (8000644 <INSTAMP+0x44>)
 8000616:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800061a:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <INSTAMP+0x44>)
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i < 81; i++)
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	3301      	adds	r3, #1
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	2b50      	cmp	r3, #80	; 0x50
 800062c:	ddf0      	ble.n	8000610 <INSTAMP+0x10>
	}

	TAMPON[80] = value;
 800062e:	4a05      	ldr	r2, [pc, #20]	; (8000644 <INSTAMP+0x44>)
 8000630:	88fb      	ldrh	r3, [r7, #6]
 8000632:	f8a2 30a0 	strh.w	r3, [r2, #160]	; 0xa0
}
 8000636:	bf00      	nop
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	200000c0 	.word	0x200000c0

08000648 <filtre>:

void filtre()
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
	uint8_t check_flag=0;
 800064e:	2300      	movs	r3, #0
 8000650:	71fb      	strb	r3, [r7, #7]
	uint16_t valeur = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	80bb      	strh	r3, [r7, #4]
	int tmp = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	60fb      	str	r3, [r7, #12]
	int i=0;
 800065a:	2300      	movs	r3, #0
 800065c:	60bb      	str	r3, [r7, #8]


	ADC_1_StartConversion();
 800065e:	f7ff fdf3 	bl	8000248 <ADC_1_StartConversion>

	while((check_flag = ADC_1_CheckEndOfConversion()) != 0x2); // check fin de conversion flag
 8000662:	f7ff fe01 	bl	8000268 <ADC_1_CheckEndOfConversion>
 8000666:	4603      	mov	r3, r0
 8000668:	71fb      	strb	r3, [r7, #7]
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	2b02      	cmp	r3, #2
 800066e:	d1f8      	bne.n	8000662 <filtre+0x1a>

	ADC_1_ClearEndOfConversion();
 8000670:	f7ff fe0c 	bl	800028c <ADC_1_ClearEndOfConversion>

	valeur = ADC_1_GetResult();
 8000674:	f7ff fe1a 	bl	80002ac <ADC_1_GetResult>
 8000678:	4603      	mov	r3, r0
 800067a:	80bb      	strh	r3, [r7, #4]

	INSTAMP(valeur);
 800067c:	88bb      	ldrh	r3, [r7, #4]
 800067e:	4618      	mov	r0, r3
 8000680:	f7ff ffbe 	bl	8000600 <INSTAMP>

	for(i=0; i<81; i++)
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	e010      	b.n	80006ac <filtre+0x64>
	{
		tmp = tmp + TAMPON[i] * COEFFS[i];
 800068a:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <filtre+0x90>)
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000692:	4619      	mov	r1, r3
 8000694:	4a11      	ldr	r2, [pc, #68]	; (80006dc <filtre+0x94>)
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800069c:	fb03 f301 	mul.w	r3, r3, r1
 80006a0:	68fa      	ldr	r2, [r7, #12]
 80006a2:	4413      	add	r3, r2
 80006a4:	60fb      	str	r3, [r7, #12]
	for(i=0; i<81; i++)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	3301      	adds	r3, #1
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	2b50      	cmp	r3, #80	; 0x50
 80006b0:	ddeb      	ble.n	800068a <filtre+0x42>

	}
	tmp = (tmp/1000) + 2048;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <filtre+0x98>)
 80006b6:	fb82 1203 	smull	r1, r2, r2, r3
 80006ba:	1192      	asrs	r2, r2, #6
 80006bc:	17db      	asrs	r3, r3, #31
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80006c4:	60fb      	str	r3, [r7, #12]
	WriteToDAC(tmp);
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff4f 	bl	800056c <WriteToDAC>

	//Timer_t1ms(7.8);

}
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	200000c0 	.word	0x200000c0
 80006dc:	20000000 	.word	0x20000000
 80006e0:	10624dd3 	.word	0x10624dd3

080006e4 <main>:
unsigned int adc_value;
unsigned int inter_value;

/*************************** CODE **********************************************************************/
int main(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	//Init clock and flash
	SystemInit();
 80006e8:	f000 f86a 	bl	80007c0 <SystemInit>

	// Setting the clock's source and setting the prescaler of HCLK, PCLK1 & PCLK2
	ClockConfiguration();
 80006ec:	f7ff fdee 	bl	80002cc <ClockConfiguration>

	SetClocks(); 			// set peripherals clocks
 80006f0:	f7ff fe1c 	bl	800032c <SetClocks>

	InitPeripheral();		// Init peripheral I/O's
 80006f4:	f7ff fe38 	bl	8000368 <InitPeripheral>

	InitAdc();				//init ADC configuration
 80006f8:	f7ff fd84 	bl	8000204 <InitAdc>

	InitTimer_1();			//init timer 1
 80006fc:	f7ff fea2 	bl	8000444 <InitTimer_1>

//	InitInterrupt();		//init interrupt handlers

	Spi1_Init();			//init SPI mode
 8000700:	f7ff fe80 	bl	8000404 <Spi1_Init>

	RAZTAMP();		//initialise à 0 le tableau
 8000704:	f7ff ff62 	bl	80005cc <RAZTAMP>

		//RestitutionAnalogue();

		//filtre();

		Timer_t1ms(1);
 8000708:	2001      	movs	r0, #1
 800070a:	f7ff fef9 	bl	8000500 <Timer_t1ms>
 800070e:	e7fb      	b.n	8000708 <main+0x24>

08000710 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000710:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000748 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000714:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000716:	e003      	b.n	8000720 <LoopCopyDataInit>

08000718 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000718:	4b0c      	ldr	r3, [pc, #48]	; (800074c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800071a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800071c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800071e:	3104      	adds	r1, #4

08000720 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000720:	480b      	ldr	r0, [pc, #44]	; (8000750 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000722:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000724:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000726:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000728:	d3f6      	bcc.n	8000718 <CopyDataInit>
  ldr  r2, =_sbss
 800072a:	4a0b      	ldr	r2, [pc, #44]	; (8000758 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800072c:	e002      	b.n	8000734 <LoopFillZerobss>

0800072e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800072e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000730:	f842 3b04 	str.w	r3, [r2], #4

08000734 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000734:	4b09      	ldr	r3, [pc, #36]	; (800075c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000736:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000738:	d3f9      	bcc.n	800072e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800073a:	f000 f841 	bl	80007c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800073e:	f000 f875 	bl	800082c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000742:	f7ff ffcf 	bl	80006e4 <main>
  bx  lr    
 8000746:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000748:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800074c:	08000894 	.word	0x08000894
  ldr  r0, =_sdata
 8000750:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000754:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8000758:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 800075c:	20000164 	.word	0x20000164

08000760 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000760:	e7fe      	b.n	8000760 <ADC_IRQHandler>

08000762 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000762:	b480      	push	{r7}
 8000764:	af00      	add	r7, sp, #0
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr

08000770 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000774:	e7fe      	b.n	8000774 <HardFault_Handler+0x4>

08000776 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800077a:	e7fe      	b.n	800077a <MemManage_Handler+0x4>

0800077c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000780:	e7fe      	b.n	8000780 <BusFault_Handler+0x4>

08000782 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000786:	e7fe      	b.n	8000786 <UsageFault_Handler+0x4>

08000788 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr

08000796 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000796:	b480      	push	{r7}
 8000798:	af00      	add	r7, sp, #0
}
 800079a:	bf00      	nop
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr

080007a4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr

080007b2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80007b2:	b480      	push	{r7}
 80007b4:	af00      	add	r7, sp, #0
	//HAL_IncTick();

}
 80007b6:	bf00      	nop
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr

080007c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007c4:	4a16      	ldr	r2, [pc, #88]	; (8000820 <SystemInit+0x60>)
 80007c6:	4b16      	ldr	r3, [pc, #88]	; (8000820 <SystemInit+0x60>)
 80007c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80007d4:	4a13      	ldr	r2, [pc, #76]	; (8000824 <SystemInit+0x64>)
 80007d6:	4b13      	ldr	r3, [pc, #76]	; (8000824 <SystemInit+0x64>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	f043 0301 	orr.w	r3, r3, #1
 80007de:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007e0:	4b10      	ldr	r3, [pc, #64]	; (8000824 <SystemInit+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80007e6:	4a0f      	ldr	r2, [pc, #60]	; (8000824 <SystemInit+0x64>)
 80007e8:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <SystemInit+0x64>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80007f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007f4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <SystemInit+0x64>)
 80007f8:	4a0b      	ldr	r2, [pc, #44]	; (8000828 <SystemInit+0x68>)
 80007fa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80007fc:	4a09      	ldr	r2, [pc, #36]	; (8000824 <SystemInit+0x64>)
 80007fe:	4b09      	ldr	r3, [pc, #36]	; (8000824 <SystemInit+0x64>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000806:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <SystemInit+0x64>)
 800080a:	2200      	movs	r2, #0
 800080c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800080e:	4b04      	ldr	r3, [pc, #16]	; (8000820 <SystemInit+0x60>)
 8000810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000814:	609a      	str	r2, [r3, #8]
#endif
}
 8000816:	bf00      	nop
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	e000ed00 	.word	0xe000ed00
 8000824:	40023800 	.word	0x40023800
 8000828:	24003010 	.word	0x24003010

0800082c <__libc_init_array>:
 800082c:	b570      	push	{r4, r5, r6, lr}
 800082e:	4e0d      	ldr	r6, [pc, #52]	; (8000864 <__libc_init_array+0x38>)
 8000830:	4c0d      	ldr	r4, [pc, #52]	; (8000868 <__libc_init_array+0x3c>)
 8000832:	1ba4      	subs	r4, r4, r6
 8000834:	10a4      	asrs	r4, r4, #2
 8000836:	2500      	movs	r5, #0
 8000838:	42a5      	cmp	r5, r4
 800083a:	d109      	bne.n	8000850 <__libc_init_array+0x24>
 800083c:	4e0b      	ldr	r6, [pc, #44]	; (800086c <__libc_init_array+0x40>)
 800083e:	4c0c      	ldr	r4, [pc, #48]	; (8000870 <__libc_init_array+0x44>)
 8000840:	f000 f818 	bl	8000874 <_init>
 8000844:	1ba4      	subs	r4, r4, r6
 8000846:	10a4      	asrs	r4, r4, #2
 8000848:	2500      	movs	r5, #0
 800084a:	42a5      	cmp	r5, r4
 800084c:	d105      	bne.n	800085a <__libc_init_array+0x2e>
 800084e:	bd70      	pop	{r4, r5, r6, pc}
 8000850:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000854:	4798      	blx	r3
 8000856:	3501      	adds	r5, #1
 8000858:	e7ee      	b.n	8000838 <__libc_init_array+0xc>
 800085a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800085e:	4798      	blx	r3
 8000860:	3501      	adds	r5, #1
 8000862:	e7f2      	b.n	800084a <__libc_init_array+0x1e>
 8000864:	0800088c 	.word	0x0800088c
 8000868:	0800088c 	.word	0x0800088c
 800086c:	0800088c 	.word	0x0800088c
 8000870:	08000890 	.word	0x08000890

08000874 <_init>:
 8000874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000876:	bf00      	nop
 8000878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800087a:	bc08      	pop	{r3}
 800087c:	469e      	mov	lr, r3
 800087e:	4770      	bx	lr

08000880 <_fini>:
 8000880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000882:	bf00      	nop
 8000884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000886:	bc08      	pop	{r3}
 8000888:	469e      	mov	lr, r3
 800088a:	4770      	bx	lr
