=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
=== Compilation ===
Return code: 36
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:18: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:13: error: Syntax error in typedef clause.
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:21: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:21: error: Invalid module instantiation
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:35: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:36: error: Incomprehensible case expression.
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:39: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:40: error: Incomprehensible case expression.
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:43: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:44: error: Incomprehensible case expression.
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:47: syntax error
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:48: error: Incomprehensible case expression.
results/deepseek_r1_14b_0shot_temp0_0_topP0_01_iterative\Prob119_fsm3\attempt_2\Prob119_fsm3_code.sv:50: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:13: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:10: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:14: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:32: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:32: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:36: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:43: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:43: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:44: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:98: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:98: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_test.sv:99: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:10: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:10: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:11: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:11: error: malformed statement
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:11: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:13: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:15: error: Incomprehensible case expression.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:22: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:23: Syntax in assignment statement l-value.
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:24: syntax error
D:\WorkSpace\ResearchCode\LLM4DSL\verilog\Verilog-benchmark\dataset_code-complete-iccad2023/Prob119_fsm3_ref.sv:24: Syntax in assignment statement l-value.
