Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb  8 21:19:42 2021
| Host         : DESKTOP-9AE4DJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_1_wrapper_timing_summary_routed.rpt -pb Lab_1_wrapper_timing_summary_routed.pb -rpx Lab_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.848     -341.727                     32                 1473        0.051        0.000                      0                 1473        4.020        0.000                       0                   715  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.848     -341.727                     32                 1473        0.051        0.000                      0                 1473        4.020        0.000                       0                   715  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack      -10.848ns,  Total Violation     -341.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.848ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.721ns  (logic 4.935ns (23.817%)  route 15.786ns (76.183%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.808    23.584    Lab_1_i/axi_regmap_0/U0/REG1_IN[21]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.708 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           0.000    23.708    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.525    12.704    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_4/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.081    12.860    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_4
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                         -23.708    
  -------------------------------------------------------------------
                         slack                                -10.848    

Slack (VIOLATED) :        -10.825ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_27/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.650ns  (logic 4.935ns (23.898%)  route 15.715ns (76.102%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.738    23.513    Lab_1_i/axi_regmap_0/U0/REG1_IN[17]
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.124    23.637 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           0.000    23.637    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_27/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.479    12.658    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_27/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)        0.079    12.812    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_27
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                         -23.637    
  -------------------------------------------------------------------
                         slack                                -10.825    

Slack (VIOLATED) :        -10.804ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.714ns  (logic 4.928ns (23.791%)  route 15.786ns (76.209%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.808    23.584    Lab_1_i/axi_regmap_0/U0/REG1_IN[20]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.117    23.701 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           0.000    23.701    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.525    12.704    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_3/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.118    12.897    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_3
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                         -23.701    
  -------------------------------------------------------------------
                         slack                                -10.804    

Slack (VIOLATED) :        -10.779ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_13/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.643ns  (logic 4.928ns (23.872%)  route 15.715ns (76.128%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.738    23.513    Lab_1_i/axi_regmap_0/U0/REG1_IN[26]
    SLICE_X32Y94         LUT4 (Prop_lut4_I3_O)        0.117    23.630 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           0.000    23.630    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X32Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.479    12.658    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_13/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_D)        0.118    12.851    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_13
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -23.630    
  -------------------------------------------------------------------
                         slack                                -10.779    

Slack (VIOLATED) :        -10.752ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.576ns  (logic 4.935ns (23.985%)  route 15.641ns (76.015%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.663    23.439    Lab_1_i/axi_regmap_0/U0/REG1_IN[25]
    SLICE_X31Y93         LUT4 (Prop_lut4_I3_O)        0.124    23.563 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.000    23.563    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X31Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.525    12.704    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.032    12.811    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_1
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -23.563    
  -------------------------------------------------------------------
                         slack                                -10.752    

Slack (VIOLATED) :        -10.749ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_18/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.571ns  (logic 4.935ns (23.991%)  route 15.636ns (76.009%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.658    23.434    Lab_1_i/axi_regmap_0/U0/REG1_IN[19]
    SLICE_X31Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.558 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           0.000    23.558    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X31Y92         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.524    12.703    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y92         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_18/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X31Y92         FDRE (Setup_fdre_C_D)        0.031    12.809    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_18
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                         -23.558    
  -------------------------------------------------------------------
                         slack                                -10.749    

Slack (VIOLATED) :        -10.725ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_26/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.548ns  (logic 4.935ns (24.016%)  route 15.613ns (75.984%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.636    23.411    Lab_1_i/axi_regmap_0/U0/REG1_IN[14]
    SLICE_X32Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.535 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[14]_INST_0/O
                         net (fo=1, routed)           0.000    23.535    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X32Y92         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.478    12.657    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y92         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_26/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y92         FDRE (Setup_fdre_C_D)        0.079    12.811    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_26
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -23.535    
  -------------------------------------------------------------------
                         slack                                -10.725    

Slack (VIOLATED) :        -10.715ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.492ns  (logic 4.935ns (24.082%)  route 15.557ns (75.918%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.579    23.355    Lab_1_i/axi_regmap_0/U0/REG1_IN[31]
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.124    23.479 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.000    23.479    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X33Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.479    12.658    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X33Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.031    12.764    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_2
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                -10.715    

Slack (VIOLATED) :        -10.713ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.488ns  (logic 4.935ns (24.087%)  route 15.553ns (75.913%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.575    23.351    Lab_1_i/axi_regmap_0/U0/REG1_IN[7]
    SLICE_X33Y93         LUT4 (Prop_lut4_I3_O)        0.124    23.475 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           0.000    23.475    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X33Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.479    12.658    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X33Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X33Y93         FDRE (Setup_fdre_C_D)        0.029    12.762    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -23.475    
  -------------------------------------------------------------------
                         slack                                -10.713    

Slack (VIOLATED) :        -10.713ns  (required time - arrival time)
  Source:                 Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_23/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.489ns  (logic 4.935ns (24.086%)  route 15.554ns (75.914%))
  Logic Levels:           34  (LUT2=1 LUT3=32 LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.693     2.987    Lab_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y90         FDRE                                         r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q
                         net (fo=4, routed)           0.724     4.167    Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Cin
    SLICE_X26Y90         LUT2 (Prop_lut2_I1_O)        0.156     4.323 r  Lab_1_i/adder_subtractor_0/U0/L2[1].adders/U0/Sum__0/O
                         net (fo=1, routed)           0.307     4.629    Lab_1_i/adder_subtractor_0/U0/Sum58_out
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.355     4.984 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders_i_1/O
                         net (fo=2, routed)           0.425     5.409    Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/B
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.124     5.533 r  Lab_1_i/adder_subtractor_0/U0/L3[1].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.286     5.820    Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cin
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.124     5.944 r  Lab_1_i/adder_subtractor_0/U0/L3[2].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656     6.600    Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     6.724 r  Lab_1_i/adder_subtractor_0/U0/L3[3].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264     6.988    Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.112 r  Lab_1_i/adder_subtractor_0/U0/L3[4].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.640     7.752    Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cin
    SLICE_X27Y91         LUT3 (Prop_lut3_I1_O)        0.124     7.876 r  Lab_1_i/adder_subtractor_0/U0/L3[5].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427     8.303    Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cin
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.427 r  Lab_1_i/adder_subtractor_0/U0/L3[6].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.403     8.830    Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     8.954 r  Lab_1_i/adder_subtractor_0/U0/L3[7].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263     9.217    Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cin
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.124     9.341 r  Lab_1_i/adder_subtractor_0/U0/L3[8].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.542     9.883    Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cin
    SLICE_X31Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.007 r  Lab_1_i/adder_subtractor_0/U0/L3[9].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.520    10.528    Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cin
    SLICE_X30Y93         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  Lab_1_i/adder_subtractor_0/U0/L3[10].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    11.062    Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.186 r  Lab_1_i/adder_subtractor_0/U0/L3[11].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.279    11.465    Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    11.589 r  Lab_1_i/adder_subtractor_0/U0/L3[12].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.420    12.009    Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cin
    SLICE_X28Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.133 r  Lab_1_i/adder_subtractor_0/U0/L3[13].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.587    12.719    Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    12.843 r  Lab_1_i/adder_subtractor_0/U0/L3[14].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.575    13.418    Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.542 r  Lab_1_i/adder_subtractor_0/U0/L3[15].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.264    13.807    Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    13.931 r  Lab_1_i/adder_subtractor_0/U0/L3[16].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.594    14.525    Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cin
    SLICE_X29Y93         LUT3 (Prop_lut3_I1_O)        0.124    14.649 r  Lab_1_i/adder_subtractor_0/U0/L3[17].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.442    15.090    Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cin
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    15.214 r  Lab_1_i/adder_subtractor_0/U0/L3[18].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.416    15.631    Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cin
    SLICE_X30Y91         LUT3 (Prop_lut3_I1_O)        0.124    15.755 r  Lab_1_i/adder_subtractor_0/U0/L3[19].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.427    16.182    Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cin
    SLICE_X30Y90         LUT3 (Prop_lut3_I1_O)        0.124    16.306 r  Lab_1_i/adder_subtractor_0/U0/L3[20].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.656    16.962    Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.086 r  Lab_1_i/adder_subtractor_0/U0/L3[21].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.497    17.583    Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    17.707 r  Lab_1_i/adder_subtractor_0/U0/L3[22].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.422    18.129    Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cin
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.253 r  Lab_1_i/adder_subtractor_0/U0/L3[23].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.509    18.762    Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    18.886 r  Lab_1_i/adder_subtractor_0/U0/L3[24].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.263    19.149    Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cin
    SLICE_X31Y90         LUT3 (Prop_lut3_I1_O)        0.124    19.273 r  Lab_1_i/adder_subtractor_0/U0/L3[25].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.630    19.902    Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cin
    SLICE_X33Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.026 r  Lab_1_i/adder_subtractor_0/U0/L3[26].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.435    20.461    Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cin
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  Lab_1_i/adder_subtractor_0/U0/L3[27].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.449    21.034    Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cin
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124    21.158 r  Lab_1_i/adder_subtractor_0/U0/L3[28].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.410    21.568    Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    21.692 r  Lab_1_i/adder_subtractor_0/U0/L3[29].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.411    22.103    Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cin
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.124    22.227 r  Lab_1_i/adder_subtractor_0/U0/L3[30].adders/U0/Cout__0/O
                         net (fo=2, routed)           0.425    22.652    Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cin
    SLICE_X32Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.776 r  Lab_1_i/adder_subtractor_0/U0/L3[31].adders/U0/Cout__0/O
                         net (fo=32, routed)          0.576    23.352    Lab_1_i/axi_regmap_0/U0/REG1_IN[29]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124    23.476 r  Lab_1_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           0.000    23.476    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X35Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         1.480    12.659    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X35Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_23/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    12.763    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_23
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -23.476    
  -------------------------------------------------------------------
                         slack                                -10.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.558     0.894    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X33Y93         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_10/Q
                         net (fo=2, routed)           0.125     1.160    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_n_10
    SLICE_X34Y92         SRLC32E                                      r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.824     1.190    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.384%)  route 0.174ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.656     0.992    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.294    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.844     1.210    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.656     0.992    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.885     1.251    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    Lab_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.656     0.992    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.885     1.251    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Lab_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.656     0.992    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.885     1.251    Lab_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Lab_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.208ns (36.548%)  route 0.361ns (63.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.574     0.910    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.361     1.435    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.479 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.479    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X27Y100        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.930     1.296    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.550     0.886    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y82         FDRE                                         r  Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.093    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X36Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.138 r  Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.138    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X36Y82         FDRE                                         r  Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.816     1.182    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y82         FDRE                                         r  Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.283     0.899    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.121     1.020    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.575     0.911    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y92         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_6/Q
                         net (fo=2, routed)           0.128     1.180    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/srlopt_ff_n_6
    SLICE_X26Y92         SRLC32E                                      r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.842     1.208    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.053    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.554     0.890    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y84         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.080     1.111    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][6]
    SLICE_X34Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.156 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.156    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[6]
    SLICE_X34Y84         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.819     1.185    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y84         FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.282     0.903    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.121     1.024    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.656     0.992    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.121     1.254    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y100        SRL16E                                       r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=715, routed)         0.930     1.296    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.117    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y90    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y90    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y92    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y90    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y91    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y90    Lab_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y82    Lab_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Lab_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK



