Source Block: oh/common/hdl/edgealign.v@27:37@HdlIdDef
   input  fastclk;
   input  slowclk;
   output firstedge;

   reg 	  clk45;
   reg 	  clk135;
   reg 	  firstedge;

   always @ (negedge fastclk) 
     begin
	clk45     <= slowclk;

Diff Content:
- 32    reg 	  clk135;
+ 32    reg 	  clk90;

Clone Blocks:
Clone Blocks 1:
oh/common/hdl/edgealign.v@26:36
   
   input  fastclk;
   input  slowclk;
   output firstedge;

   reg 	  clk45;
   reg 	  clk135;
   reg 	  firstedge;

   always @ (negedge fastclk) 
     begin

