// Seed: 2665094014
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  defparam id_5.id_6 = id_5;
endmodule
