// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "03/09/2019 20:53:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module OV5640_SDRAM (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	reset_n,
	cmos_sclk,
	cmos_sdat,
	cmos_vsync,
	cmos_href,
	cmos_pclk,
	cmos_xclk,
	cmos_data,
	cmos_rst_n,
	cmos_pwdn,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_we_n,
	sdram_cas_n,
	sdram_ras_n,
	sdram_dqm,
	sdram_ba,
	sdram_addr,
	sdram_dq,
	TFT_VCLK,
	TFT_HS,
	TFT_VS,
	TFT_RGB,
	TFT_DE,
	TFT_BL);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	reset_n;
output 	cmos_sclk;
inout 	cmos_sdat;
input 	cmos_vsync;
input 	cmos_href;
input 	cmos_pclk;
output 	cmos_xclk;
input 	[7:0] cmos_data;
output 	cmos_rst_n;
output 	cmos_pwdn;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_we_n;
output 	sdram_cas_n;
output 	sdram_ras_n;
output 	[1:0] sdram_dqm;
output 	[1:0] sdram_ba;
output 	[12:0] sdram_addr;
inout 	[15:0] sdram_dq;
output 	TFT_VCLK;
output 	TFT_HS;
output 	TFT_VS;
output 	[15:0] TFT_RGB;
output 	TFT_DE;
output 	TFT_BL;

// Design Ports Information
// cmos_sclk	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_xclk	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_rst_n	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_pwdn	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_clk	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_cke	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_cs_n	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_we_n	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_cas_n	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_ras_n	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dqm[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dqm[1]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_ba[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_ba[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_addr[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_VCLK	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_HS	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_VS	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[1]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[2]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[3]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[4]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[5]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[6]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[7]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[8]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[9]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[10]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[11]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[13]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[14]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_RGB[15]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_DE	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TFT_BL	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// cmos_sdat	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sdram_dq[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_pclk	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[0]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_href	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[1]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[2]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[3]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[5]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[6]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_data[7]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cmos_vsync	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \u_I2C_OV5640_Init_RGB565|lut_index[0]~1_combout ;
wire \reset_n~input_o ;
wire \reset_n~inputCLKENA0_outclk ;
wire \u_I2C_OV5640_Init_RGB565|Add1~30 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~25_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~26 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~17_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~18 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~13_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~14 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~9_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~10 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~5_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~61_sumout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~10 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~33_sumout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|Add0~34 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~37_sumout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~62 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~57_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~58 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~5_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~6 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~1_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~2 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~13_sumout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|Add0~14 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~29_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~30 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~25_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~26 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~21_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~22 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~17_sumout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|Add0~18 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~41_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~42 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~45_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~46 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~49_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~50 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~53_sumout ;
wire \u_I2C_OV5640_Init_RGB565|Add0~54 ;
wire \u_I2C_OV5640_Init_RGB565|Add0~9_sumout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q ;
wire \u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~18 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14 ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ;
wire \cmos_sdat~input_o ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~6 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~1_sumout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state~10_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state.00~q ;
wire \u_I2C_OV5640_Init_RGB565|Add1~21_sumout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan2~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_wr~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_wr~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ;
wire \u_I2C_OV5640_Init_RGB565|setup_state~11_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state.01~q ;
wire \u_I2C_OV5640_Init_RGB565|setup_state~12_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state~13_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state.10~q ;
wire \u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|Add1~22 ;
wire \u_I2C_OV5640_Init_RGB565|Add1~29_sumout ;
wire \u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|i2c_trans~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_trans~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_trans~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0_combout ;
wire \cmos_pclk~input_o ;
wire \cmos_pclk~inputCLKENA0_outclk ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \pll|altpll_component|auto_generated|fb_clkin ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \u_I2C_OV5640_Init_RGB565|Config_done~q ;
wire \comb~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u_CMOS_Capture_RGB565|byte_flag~_wirecell_combout ;
wire \comb~0_combout ;
wire \cmos_href~input_o ;
wire \u_CMOS_Capture_RGB565|byte_flag~q ;
wire \u_CMOS_Capture_RGB565|byte_flag_r~q ;
wire \cmos_vsync~input_o ;
wire \u_CMOS_Capture_RGB565|always2~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3_combout ;
wire \u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ;
wire \u_CMOS_Capture_RGB565|frame_sync_flag~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~35 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~31 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~27 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~23 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6_cout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ;
wire \Sdram_Control_4Port|mLENGTH[3]~3_combout ;
wire \Sdram_Control_4Port|Equal5~2_combout ;
wire \Sdram_Control_4Port|control1|init_timer[0]~0_combout ;
wire \Sdram_Control_4Port|control1|LessThan0~0_combout ;
wire \Sdram_Control_4Port|control1|LessThan0~1_combout ;
wire \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|LessThan1~1_combout ;
wire \Sdram_Control_4Port|control1|Add1~10 ;
wire \Sdram_Control_4Port|control1|Add1~5_sumout ;
wire \Sdram_Control_4Port|control1|Add1~6 ;
wire \Sdram_Control_4Port|control1|Add1~1_sumout ;
wire \Sdram_Control_4Port|control1|LessThan0~2_combout ;
wire \Sdram_Control_4Port|control1|Add1~57_sumout ;
wire \Sdram_Control_4Port|control1|Add1~58 ;
wire \Sdram_Control_4Port|control1|Add1~53_sumout ;
wire \Sdram_Control_4Port|control1|Add1~54 ;
wire \Sdram_Control_4Port|control1|Add1~41_sumout ;
wire \Sdram_Control_4Port|control1|Add1~42 ;
wire \Sdram_Control_4Port|control1|Add1~49_sumout ;
wire \Sdram_Control_4Port|control1|Add1~50 ;
wire \Sdram_Control_4Port|control1|Add1~45_sumout ;
wire \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add1~46 ;
wire \Sdram_Control_4Port|control1|Add1~17_sumout ;
wire \Sdram_Control_4Port|control1|Add1~18 ;
wire \Sdram_Control_4Port|control1|Add1~25_sumout ;
wire \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add1~26 ;
wire \Sdram_Control_4Port|control1|Add1~21_sumout ;
wire \Sdram_Control_4Port|control1|Add1~22 ;
wire \Sdram_Control_4Port|control1|Add1~13_sumout ;
wire \Sdram_Control_4Port|control1|Add1~14 ;
wire \Sdram_Control_4Port|control1|Add1~37_sumout ;
wire \Sdram_Control_4Port|control1|Add1~38 ;
wire \Sdram_Control_4Port|control1|Add1~33_sumout ;
wire \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add1~34 ;
wire \Sdram_Control_4Port|control1|Add1~29_sumout ;
wire \Sdram_Control_4Port|control1|Add1~30 ;
wire \Sdram_Control_4Port|control1|Add1~9_sumout ;
wire \Sdram_Control_4Port|control1|LessThan1~0_combout ;
wire \Sdram_Control_4Port|control1|LessThan1~2_combout ;
wire \Sdram_Control_4Port|control1|INIT_REQ~q ;
wire \Sdram_Control_4Port|WR_MASK~1_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34_cout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~35 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30_cout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~31 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout ;
wire \Sdram_Control_4Port|LessThan8~2_combout ;
wire \Sdram_Control_4Port|WR_MASK[0]~0_combout ;
wire \Sdram_Control_4Port|mLENGTH[8]~1_combout ;
wire \Sdram_Control_4Port|Equal7~1_combout ;
wire \Sdram_Control_4Port|Add4~2 ;
wire \Sdram_Control_4Port|Add4~30 ;
wire \Sdram_Control_4Port|Add4~6 ;
wire \Sdram_Control_4Port|Add4~33_sumout ;
wire \Sdram_Control_4Port|Selector8~0_combout ;
wire \Sdram_Control_4Port|LessThan8~0_combout ;
wire \Sdram_Control_4Port|mLENGTH[3]~0_combout ;
wire \Sdram_Control_4Port|Equal0~2_combout ;
wire \Sdram_Control_4Port|mRD_DONE~0_combout ;
wire \Sdram_Control_4Port|mRD_DONE~q ;
wire \Sdram_Control_4Port|RD_MASK[0]~0_combout ;
wire \Sdram_Control_4Port|Pre_RD~q ;
wire \Sdram_Control_4Port|Equal6~0_combout ;
wire \Sdram_Control_4Port|Selector1~0_combout ;
wire \Sdram_Control_4Port|Pre_WR~q ;
wire \Sdram_Control_4Port|ST[7]~1_combout ;
wire \Sdram_Control_4Port|Equal5~1_combout ;
wire \Sdram_Control_4Port|CMD[1]~0_combout ;
wire \Sdram_Control_4Port|Selector0~0_combout ;
wire \Sdram_Control_4Port|control1|Equal1~0_combout ;
wire \Sdram_Control_4Port|control1|READA~q ;
wire \Sdram_Control_4Port|command1|do_reada~0_combout ;
wire \Sdram_Control_4Port|command1|do_reada~q ;
wire \Sdram_Control_4Port|control1|LOAD_MODE~1_combout ;
wire \Sdram_Control_4Port|control1|LOAD_MODE~2_combout ;
wire \Sdram_Control_4Port|control1|LOAD_MODE~0_combout ;
wire \Sdram_Control_4Port|control1|always4~3_combout ;
wire \Sdram_Control_4Port|control1|always4~0_combout ;
wire \Sdram_Control_4Port|control1|always4~1_combout ;
wire \Sdram_Control_4Port|control1|always4~2_combout ;
wire \Sdram_Control_4Port|control1|always4~4_combout ;
wire \Sdram_Control_4Port|control1|LOAD_MODE~3_combout ;
wire \Sdram_Control_4Port|control1|LOAD_MODE~q ;
wire \Sdram_Control_4Port|command1|always0~3_combout ;
wire \Sdram_Control_4Port|command1|do_load_mode~q ;
wire \Sdram_Control_4Port|control1|PRECHARGE~0_combout ;
wire \Sdram_Control_4Port|control1|PRECHARGE~1_combout ;
wire \Sdram_Control_4Port|control1|PRECHARGE~q ;
wire \Sdram_Control_4Port|command1|always0~2_combout ;
wire \Sdram_Control_4Port|command1|do_precharge~q ;
wire \Sdram_Control_4Port|command1|rw_flag~0_combout ;
wire \Sdram_Control_4Port|command1|REF_ACK~0_combout ;
wire \Sdram_Control_4Port|command1|REF_ACK~q ;
wire \Sdram_Control_4Port|control1|timer[14]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~45_sumout ;
wire \Sdram_Control_4Port|control1|timer~11_combout ;
wire \Sdram_Control_4Port|control1|Add0~46 ;
wire \Sdram_Control_4Port|control1|Add0~33_sumout ;
wire \Sdram_Control_4Port|control1|timer~8_combout ;
wire \Sdram_Control_4Port|control1|timer[1]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~34 ;
wire \Sdram_Control_4Port|control1|Add0~37_sumout ;
wire \Sdram_Control_4Port|control1|timer~9_combout ;
wire \Sdram_Control_4Port|control1|Add0~38 ;
wire \Sdram_Control_4Port|control1|Add0~21_sumout ;
wire \Sdram_Control_4Port|control1|timer~5_combout ;
wire \Sdram_Control_4Port|control1|Add0~22 ;
wire \Sdram_Control_4Port|control1|Add0~53_sumout ;
wire \Sdram_Control_4Port|control1|timer~13_combout ;
wire \Sdram_Control_4Port|control1|timer[4]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~54 ;
wire \Sdram_Control_4Port|control1|Add0~49_sumout ;
wire \Sdram_Control_4Port|control1|timer~12_combout ;
wire \Sdram_Control_4Port|control1|timer[5]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~50 ;
wire \Sdram_Control_4Port|control1|Add0~1_sumout ;
wire \Sdram_Control_4Port|control1|timer~0_combout ;
wire \Sdram_Control_4Port|control1|Add0~2 ;
wire \Sdram_Control_4Port|control1|Add0~17_sumout ;
wire \Sdram_Control_4Port|control1|timer~4_combout ;
wire \Sdram_Control_4Port|control1|Add0~18 ;
wire \Sdram_Control_4Port|control1|Add0~29_sumout ;
wire \Sdram_Control_4Port|control1|timer~7_combout ;
wire \Sdram_Control_4Port|control1|Add0~30 ;
wire \Sdram_Control_4Port|control1|Add0~25_sumout ;
wire \Sdram_Control_4Port|control1|timer~6_combout ;
wire \Sdram_Control_4Port|control1|timer[9]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~26 ;
wire \Sdram_Control_4Port|control1|Add0~57_sumout ;
wire \Sdram_Control_4Port|control1|timer~14_combout ;
wire \Sdram_Control_4Port|control1|timer[10]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~58 ;
wire \Sdram_Control_4Port|control1|Add0~61_sumout ;
wire \Sdram_Control_4Port|control1|timer~15_combout ;
wire \Sdram_Control_4Port|control1|timer[11]~DUPLICATE_q ;
wire \Sdram_Control_4Port|control1|Add0~62 ;
wire \Sdram_Control_4Port|control1|Add0~5_sumout ;
wire \Sdram_Control_4Port|control1|timer~1_combout ;
wire \Sdram_Control_4Port|control1|Add0~6 ;
wire \Sdram_Control_4Port|control1|Add0~9_sumout ;
wire \Sdram_Control_4Port|control1|timer~2_combout ;
wire \Sdram_Control_4Port|control1|Add0~10 ;
wire \Sdram_Control_4Port|control1|Add0~41_sumout ;
wire \Sdram_Control_4Port|control1|timer~10_combout ;
wire \Sdram_Control_4Port|control1|Equal3~1_combout ;
wire \Sdram_Control_4Port|control1|Equal3~2_combout ;
wire \Sdram_Control_4Port|control1|REF_REQ~0_combout ;
wire \Sdram_Control_4Port|control1|Add0~42 ;
wire \Sdram_Control_4Port|control1|Add0~13_sumout ;
wire \Sdram_Control_4Port|control1|timer~3_combout ;
wire \Sdram_Control_4Port|control1|Equal3~0_combout ;
wire \Sdram_Control_4Port|control1|REF_REQ~1_combout ;
wire \Sdram_Control_4Port|control1|REF_REQ~q ;
wire \Sdram_Control_4Port|control1|REFRESH~0_combout ;
wire \Sdram_Control_4Port|control1|REFRESH~q ;
wire \Sdram_Control_4Port|command1|do_writea~q ;
wire \Sdram_Control_4Port|command1|always0~0_combout ;
wire \Sdram_Control_4Port|command1|always0~1_combout ;
wire \Sdram_Control_4Port|command1|do_refresh~q ;
wire \Sdram_Control_4Port|command1|always3~0_combout ;
wire \Sdram_Control_4Port|command1|command_delay~7_combout ;
wire \Sdram_Control_4Port|command1|command_delay~6_combout ;
wire \Sdram_Control_4Port|command1|command_delay~5_combout ;
wire \Sdram_Control_4Port|command1|command_delay~4_combout ;
wire \Sdram_Control_4Port|command1|command_delay~3_combout ;
wire \Sdram_Control_4Port|command1|command_delay~2_combout ;
wire \Sdram_Control_4Port|command1|command_delay~1_combout ;
wire \Sdram_Control_4Port|command1|command_delay~0_combout ;
wire \Sdram_Control_4Port|command1|command_done~0_combout ;
wire \Sdram_Control_4Port|command1|command_done~q ;
wire \Sdram_Control_4Port|Equal0~1_combout ;
wire \Sdram_Control_4Port|PM_STOP~q ;
wire \Sdram_Control_4Port|command1|always0~4_combout ;
wire \Sdram_Control_4Port|control1|Equal2~0_combout ;
wire \Sdram_Control_4Port|control1|WRITEA~DUPLICATE_q ;
wire \Sdram_Control_4Port|command1|do_writea~1_combout ;
wire \Sdram_Control_4Port|command1|do_reada~1_combout ;
wire \Sdram_Control_4Port|command1|ex_read~0_combout ;
wire \Sdram_Control_4Port|command1|ex_read~q ;
wire \Sdram_Control_4Port|command1|ex_write~0_combout ;
wire \Sdram_Control_4Port|command1|ex_write~q ;
wire \Sdram_Control_4Port|command1|rp_shift~3_combout ;
wire \Sdram_Control_4Port|command1|rp_shift~2_combout ;
wire \Sdram_Control_4Port|command1|rp_done~1_combout ;
wire \Sdram_Control_4Port|command1|rp_shift~1_combout ;
wire \Sdram_Control_4Port|command1|rp_shift~0_combout ;
wire \Sdram_Control_4Port|command1|rp_done~0_combout ;
wire \Sdram_Control_4Port|command1|rp_done~q ;
wire \Sdram_Control_4Port|control1|WRITEA~q ;
wire \Sdram_Control_4Port|command1|do_writea~0_combout ;
wire \Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ;
wire \Sdram_Control_4Port|command1|CM_ACK~0_combout ;
wire \Sdram_Control_4Port|command1|CM_ACK~q ;
wire \Sdram_Control_4Port|control1|always2~0_combout ;
wire \Sdram_Control_4Port|control1|CMD_ACK~q ;
wire \Sdram_Control_4Port|ST[7]~2_combout ;
wire \Sdram_Control_4Port|Write~0_combout ;
wire \Sdram_Control_4Port|Equal2~0_combout ;
wire \Sdram_Control_4Port|Write~1_combout ;
wire \Sdram_Control_4Port|Write~q ;
wire \Sdram_Control_4Port|IN_REQ~0_combout ;
wire \Sdram_Control_4Port|IN_REQ~1_combout ;
wire \Sdram_Control_4Port|IN_REQ~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout ;
wire \Sdram_Control_4Port|LessThan8~1_combout ;
wire \Sdram_Control_4Port|mLENGTH[8]~2_combout ;
wire \Sdram_Control_4Port|Equal0~0_combout ;
wire \Sdram_Control_4Port|ST[7]~0_combout ;
wire \Sdram_Control_4Port|ST[8]~DUPLICATE_q ;
wire \Sdram_Control_4Port|Add4~34 ;
wire \Sdram_Control_4Port|Add4~25_sumout ;
wire \Sdram_Control_4Port|Selector7~0_combout ;
wire \Sdram_Control_4Port|Add4~26 ;
wire \Sdram_Control_4Port|Add4~21_sumout ;
wire \Sdram_Control_4Port|Selector6~0_combout ;
wire \Sdram_Control_4Port|Add4~22 ;
wire \Sdram_Control_4Port|Add4~18 ;
wire \Sdram_Control_4Port|Add4~9_sumout ;
wire \Sdram_Control_4Port|Selector4~0_combout ;
wire \Sdram_Control_4Port|Add4~10 ;
wire \Sdram_Control_4Port|Add4~37_sumout ;
wire \Sdram_Control_4Port|Selector3~0_combout ;
wire \Sdram_Control_4Port|Equal7~0_combout ;
wire \Sdram_Control_4Port|Add4~1_sumout ;
wire \Sdram_Control_4Port|Selector11~0_combout ;
wire \Sdram_Control_4Port|ST[0]~DUPLICATE_q ;
wire \Sdram_Control_4Port|Add4~29_sumout ;
wire \Sdram_Control_4Port|Selector10~0_combout ;
wire \Sdram_Control_4Port|ST[1]~DUPLICATE_q ;
wire \Sdram_Control_4Port|Add4~5_sumout ;
wire \Sdram_Control_4Port|Selector9~0_combout ;
wire \Sdram_Control_4Port|ST[2]~DUPLICATE_q ;
wire \Sdram_Control_4Port|Add4~17_sumout ;
wire \Sdram_Control_4Port|Selector5~0_combout ;
wire \Sdram_Control_4Port|Add4~38 ;
wire \Sdram_Control_4Port|Add4~13_sumout ;
wire \Sdram_Control_4Port|Selector2~0_combout ;
wire \Sdram_Control_4Port|Equal5~0_combout ;
wire \Sdram_Control_4Port|mWR_DONE~0_combout ;
wire \Sdram_Control_4Port|mWR_DONE~q ;
wire \Sdram_Control_4Port|mWR~0_combout ;
wire \Sdram_Control_4Port|mWR~q ;
wire \Sdram_Control_4Port|ST[7]~3_combout ;
wire \Sdram_Control_4Port|Equal4~0_combout ;
wire \Sdram_Control_4Port|Read~0_combout ;
wire \Sdram_Control_4Port|Read~q ;
wire \Sdram_Control_4Port|OUT_VALID~0_combout ;
wire \Sdram_Control_4Port|OUT_VALID~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \pll|altpll_component|auto_generated|wire_generic_pll3_outclk ;
wire \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ;
wire \TFT_CTRL_800_480_16bit|Add2~45_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~30 ;
wire \TFT_CTRL_800_480_16bit|Add2~41_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~42 ;
wire \TFT_CTRL_800_480_16bit|Add2~37_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~38 ;
wire \TFT_CTRL_800_480_16bit|Add2~5_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~6 ;
wire \TFT_CTRL_800_480_16bit|Add2~25_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~26 ;
wire \TFT_CTRL_800_480_16bit|Add2~21_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~22 ;
wire \TFT_CTRL_800_480_16bit|Add2~17_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~18 ;
wire \TFT_CTRL_800_480_16bit|Add2~13_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~14 ;
wire \TFT_CTRL_800_480_16bit|Add2~1_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~2 ;
wire \TFT_CTRL_800_480_16bit|Add2~9_sumout ;
wire \TFT_CTRL_800_480_16bit|LessThan0~0_combout ;
wire \TFT_CTRL_800_480_16bit|Equal0~0_combout ;
wire \TFT_CTRL_800_480_16bit|Equal0~1_combout ;
wire \TFT_CTRL_800_480_16bit|Add2~46 ;
wire \TFT_CTRL_800_480_16bit|Add2~33_sumout ;
wire \TFT_CTRL_800_480_16bit|Add2~34 ;
wire \TFT_CTRL_800_480_16bit|Add2~29_sumout ;
wire \TFT_CTRL_800_480_16bit|LessThan0~1_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan0~2_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan1~0_combout ;
wire \TFT_CTRL_800_480_16bit|Add3~45_sumout ;
wire \TFT_CTRL_800_480_16bit|Equal1~1_combout ;
wire \TFT_CTRL_800_480_16bit|Add3~10 ;
wire \TFT_CTRL_800_480_16bit|Add3~37_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~38 ;
wire \TFT_CTRL_800_480_16bit|Add3~41_sumout ;
wire \TFT_CTRL_800_480_16bit|Equal1~0_combout ;
wire \TFT_CTRL_800_480_16bit|Equal1~2_combout ;
wire \TFT_CTRL_800_480_16bit|Add3~46 ;
wire \TFT_CTRL_800_480_16bit|Add3~13_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~14 ;
wire \TFT_CTRL_800_480_16bit|Add3~5_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~6 ;
wire \TFT_CTRL_800_480_16bit|Add3~1_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~2 ;
wire \TFT_CTRL_800_480_16bit|Add3~17_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~18 ;
wire \TFT_CTRL_800_480_16bit|Add3~21_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~22 ;
wire \TFT_CTRL_800_480_16bit|Add3~33_sumout ;
wire \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q ;
wire \TFT_CTRL_800_480_16bit|Add3~34 ;
wire \TFT_CTRL_800_480_16bit|Add3~29_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~30 ;
wire \TFT_CTRL_800_480_16bit|Add3~25_sumout ;
wire \TFT_CTRL_800_480_16bit|Add3~26 ;
wire \TFT_CTRL_800_480_16bit|Add3~9_sumout ;
wire \TFT_CTRL_800_480_16bit|LessThan2~0_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan1~1_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan3~0_combout ;
wire \TFT_CTRL_800_480_16bit|TFT_BLANK~0_combout ;
wire \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~35 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~31 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~27 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~23 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6_cout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ;
wire \Sdram_Control_4Port|WR_MASK~2_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \cmos_data[0]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \cmos_data[1]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1_combout ;
wire \cmos_data[2]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ;
wire \cmos_data[3]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3_combout ;
wire \cmos_data[4]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4_combout ;
wire \cmos_data[5]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5_combout ;
wire \cmos_data[6]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ;
wire \cmos_data[7]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ;
wire \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14_combout ;
wire \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15_combout ;
wire \~GND~combout ;
wire \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \Sdram_Control_4Port|mDATAIN[0]~0_combout ;
wire \Sdram_Control_4Port|command1|do_initial~q ;
wire \Sdram_Control_4Port|command1|oe4~0_combout ;
wire \Sdram_Control_4Port|command1|oe4~1_combout ;
wire \Sdram_Control_4Port|command1|oe4~q ;
wire \Sdram_Control_4Port|command1|OE~q ;
wire \Sdram_Control_4Port|mDATAIN[1]~1_combout ;
wire \Sdram_Control_4Port|mDATAIN[2]~2_combout ;
wire \Sdram_Control_4Port|mDATAIN[3]~3_combout ;
wire \Sdram_Control_4Port|mDATAIN[4]~4_combout ;
wire \Sdram_Control_4Port|mDATAIN[5]~5_combout ;
wire \Sdram_Control_4Port|mDATAIN[6]~6_combout ;
wire \Sdram_Control_4Port|mDATAIN[7]~7_combout ;
wire \Sdram_Control_4Port|mDATAIN[8]~8_combout ;
wire \Sdram_Control_4Port|mDATAIN[9]~9_combout ;
wire \Sdram_Control_4Port|mDATAIN[10]~10_combout ;
wire \Sdram_Control_4Port|mDATAIN[11]~11_combout ;
wire \Sdram_Control_4Port|mDATAIN[12]~12_combout ;
wire \Sdram_Control_4Port|mDATAIN[13]~13_combout ;
wire \Sdram_Control_4Port|mDATAIN[14]~14_combout ;
wire \Sdram_Control_4Port|mDATAIN[15]~15_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout ;
wire \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0_combout ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ;
wire \pll|altpll_component|auto_generated|wire_generic_pll4_outclk ;
wire \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0_outclk ;
wire \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \pll|altpll_component|auto_generated|wire_generic_pll2_outclk ;
wire \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ;
wire \Sdram_Control_4Port|command1|CKE~q ;
wire \Sdram_Control_4Port|CKE~q ;
wire \Sdram_Control_4Port|Add9~25_sumout ;
wire \Sdram_Control_4Port|LessThan2~2_combout ;
wire \Sdram_Control_4Port|LessThan2~0_combout ;
wire \Sdram_Control_4Port|LessThan2~1_combout ;
wire \Sdram_Control_4Port|always2~0_combout ;
wire \Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q ;
wire \Sdram_Control_4Port|LessThan2~3_combout ;
wire \Sdram_Control_4Port|LessThan2~4_combout ;
wire \Sdram_Control_4Port|Add9~26 ;
wire \Sdram_Control_4Port|Add9~33_sumout ;
wire \Sdram_Control_4Port|Add9~34 ;
wire \Sdram_Control_4Port|Add9~41_sumout ;
wire \Sdram_Control_4Port|Add9~42 ;
wire \Sdram_Control_4Port|Add9~49_sumout ;
wire \Sdram_Control_4Port|Add9~50 ;
wire \Sdram_Control_4Port|Add9~57_sumout ;
wire \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q ;
wire \Sdram_Control_4Port|Add9~58 ;
wire \Sdram_Control_4Port|Add9~65_sumout ;
wire \Sdram_Control_4Port|Add9~66 ;
wire \Sdram_Control_4Port|Add9~9_sumout ;
wire \Sdram_Control_4Port|Add9~10 ;
wire \Sdram_Control_4Port|Add9~13_sumout ;
wire \Sdram_Control_4Port|Add9~14 ;
wire \Sdram_Control_4Port|Add9~17_sumout ;
wire \Sdram_Control_4Port|Add9~18 ;
wire \Sdram_Control_4Port|Add9~21_sumout ;
wire \Sdram_Control_4Port|Add9~22 ;
wire \Sdram_Control_4Port|Add9~29_sumout ;
wire \Sdram_Control_4Port|Add9~30 ;
wire \Sdram_Control_4Port|Add9~37_sumout ;
wire \Sdram_Control_4Port|Add9~38 ;
wire \Sdram_Control_4Port|Add9~45_sumout ;
wire \Sdram_Control_4Port|Add9~46 ;
wire \Sdram_Control_4Port|Add9~53_sumout ;
wire \Sdram_Control_4Port|Add9~54 ;
wire \Sdram_Control_4Port|Add9~61_sumout ;
wire \Sdram_Control_4Port|Add9~62 ;
wire \Sdram_Control_4Port|Add9~69_sumout ;
wire \Sdram_Control_4Port|Add9~70 ;
wire \Sdram_Control_4Port|Add9~73_sumout ;
wire \Sdram_Control_4Port|Add9~74 ;
wire \Sdram_Control_4Port|Add9~77_sumout ;
wire \Sdram_Control_4Port|Add9~78 ;
wire \Sdram_Control_4Port|Add9~5_sumout ;
wire \Sdram_Control_4Port|Add9~6 ;
wire \Sdram_Control_4Port|Add9~1_sumout ;
wire \Sdram_Control_4Port|Add7~45_sumout ;
wire \Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ;
wire \Sdram_Control_4Port|LessThan1~0_combout ;
wire \Sdram_Control_4Port|LessThan1~1_combout ;
wire \Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ;
wire \Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ;
wire \Sdram_Control_4Port|Add7~46 ;
wire \Sdram_Control_4Port|Add7~9_sumout ;
wire \Sdram_Control_4Port|Add7~10 ;
wire \Sdram_Control_4Port|Add7~13_sumout ;
wire \Sdram_Control_4Port|Add7~14 ;
wire \Sdram_Control_4Port|Add7~17_sumout ;
wire \Sdram_Control_4Port|Add7~18 ;
wire \Sdram_Control_4Port|Add7~21_sumout ;
wire \Sdram_Control_4Port|Add7~22 ;
wire \Sdram_Control_4Port|Add7~25_sumout ;
wire \Sdram_Control_4Port|Add7~26 ;
wire \Sdram_Control_4Port|Add7~29_sumout ;
wire \Sdram_Control_4Port|Add7~30 ;
wire \Sdram_Control_4Port|Add7~33_sumout ;
wire \Sdram_Control_4Port|Add7~34 ;
wire \Sdram_Control_4Port|Add7~37_sumout ;
wire \Sdram_Control_4Port|Add7~38 ;
wire \Sdram_Control_4Port|Add7~41_sumout ;
wire \Sdram_Control_4Port|Add7~42 ;
wire \Sdram_Control_4Port|Add7~49_sumout ;
wire \Sdram_Control_4Port|Add7~50 ;
wire \Sdram_Control_4Port|Add7~53_sumout ;
wire \Sdram_Control_4Port|Add7~54 ;
wire \Sdram_Control_4Port|Add7~57_sumout ;
wire \Sdram_Control_4Port|Add7~58 ;
wire \Sdram_Control_4Port|Add7~5_sumout ;
wire \Sdram_Control_4Port|Add7~6 ;
wire \Sdram_Control_4Port|Add7~1_sumout ;
wire \Sdram_Control_4Port|mADDR~0_combout ;
wire \Sdram_Control_4Port|Add11~45_sumout ;
wire \Sdram_Control_4Port|LessThan3~0_combout ;
wire \Sdram_Control_4Port|LessThan3~1_combout ;
wire \Sdram_Control_4Port|rRD1_ADDR[16]~0_combout ;
wire \Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ;
wire \Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ;
wire \Sdram_Control_4Port|Add11~46 ;
wire \Sdram_Control_4Port|Add11~9_sumout ;
wire \Sdram_Control_4Port|Add11~10 ;
wire \Sdram_Control_4Port|Add11~13_sumout ;
wire \Sdram_Control_4Port|Add11~14 ;
wire \Sdram_Control_4Port|Add11~17_sumout ;
wire \Sdram_Control_4Port|Add11~18 ;
wire \Sdram_Control_4Port|Add11~21_sumout ;
wire \Sdram_Control_4Port|Add11~22 ;
wire \Sdram_Control_4Port|Add11~25_sumout ;
wire \Sdram_Control_4Port|Add11~26 ;
wire \Sdram_Control_4Port|Add11~29_sumout ;
wire \Sdram_Control_4Port|Add11~30 ;
wire \Sdram_Control_4Port|Add11~33_sumout ;
wire \Sdram_Control_4Port|Add11~34 ;
wire \Sdram_Control_4Port|Add11~37_sumout ;
wire \Sdram_Control_4Port|Add11~38 ;
wire \Sdram_Control_4Port|Add11~41_sumout ;
wire \Sdram_Control_4Port|Add11~42 ;
wire \Sdram_Control_4Port|Add11~49_sumout ;
wire \Sdram_Control_4Port|Add11~50 ;
wire \Sdram_Control_4Port|Add11~53_sumout ;
wire \Sdram_Control_4Port|Add11~54 ;
wire \Sdram_Control_4Port|Add11~57_sumout ;
wire \Sdram_Control_4Port|Add11~58 ;
wire \Sdram_Control_4Port|Add11~5_sumout ;
wire \Sdram_Control_4Port|Add11~6 ;
wire \Sdram_Control_4Port|Add11~1_sumout ;
wire \Sdram_Control_4Port|command1|CS_N~0_combout ;
wire \Sdram_Control_4Port|command1|always4~0_combout ;
wire \Sdram_Control_4Port|command1|rw_flag~1_combout ;
wire \Sdram_Control_4Port|command1|rw_flag~q ;
wire \Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ;
wire \Sdram_Control_4Port|command1|rw_shift~0_combout ;
wire \Sdram_Control_4Port|command1|do_rw~0_combout ;
wire \Sdram_Control_4Port|command1|do_rw~q ;
wire \Sdram_Control_4Port|command1|WE_N~0_combout ;
wire \Sdram_Control_4Port|command1|WE_N~q ;
wire \Sdram_Control_4Port|WE_N~q ;
wire \Sdram_Control_4Port|command1|CAS_N~0_combout ;
wire \Sdram_Control_4Port|command1|CAS_N~q ;
wire \Sdram_Control_4Port|CAS_N~0_combout ;
wire \Sdram_Control_4Port|CAS_N~q ;
wire \Sdram_Control_4Port|command1|RAS_N~0_combout ;
wire \Sdram_Control_4Port|command1|RAS_N~q ;
wire \Sdram_Control_4Port|RAS_N~q ;
wire \Sdram_Control_4Port|LessThan0~0_combout ;
wire \Sdram_Control_4Port|DQM~0_combout ;
wire \Sdram_Control_4Port|mADDR~1_combout ;
wire \Sdram_Control_4Port|command1|BA~0_combout ;
wire \Sdram_Control_4Port|BA[0]~feeder_combout ;
wire \Sdram_Control_4Port|command1|BA~1_combout ;
wire \Sdram_Control_4Port|BA[1]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~2_combout ;
wire \Sdram_Control_4Port|control1|SADDR[9]~feeder_combout ;
wire \Sdram_Control_4Port|command1|SA~0_combout ;
wire \Sdram_Control_4Port|mADDR~3_combout ;
wire \Sdram_Control_4Port|command1|SA~1_combout ;
wire \Sdram_Control_4Port|mADDR~4_combout ;
wire \Sdram_Control_4Port|command1|SA~2_combout ;
wire \Sdram_Control_4Port|SA[2]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~5_combout ;
wire \Sdram_Control_4Port|control1|SADDR[12]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~6_combout ;
wire \Sdram_Control_4Port|command1|SA~3_combout ;
wire \Sdram_Control_4Port|mADDR~7_combout ;
wire \Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~8_combout ;
wire \Sdram_Control_4Port|control1|SADDR[4]~feeder_combout ;
wire \Sdram_Control_4Port|command1|SA~4_combout ;
wire \Sdram_Control_4Port|mADDR~9_combout ;
wire \Sdram_Control_4Port|mADDR~10_combout ;
wire \Sdram_Control_4Port|command1|SA~5_combout ;
wire \Sdram_Control_4Port|SA[5]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~11_combout ;
wire \Sdram_Control_4Port|control1|SADDR[15]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~12_combout ;
wire \Sdram_Control_4Port|command1|SA~6_combout ;
wire \Sdram_Control_4Port|SA[6]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~13_combout ;
wire \Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ;
wire \Sdram_Control_4Port|mADDR~14_combout ;
wire \Sdram_Control_4Port|command1|SA~7_combout ;
wire \Sdram_Control_4Port|mADDR~15_combout ;
wire \Sdram_Control_4Port|mADDR~16_combout ;
wire \Sdram_Control_4Port|command1|SA~8_combout ;
wire \Sdram_Control_4Port|mADDR~17_combout ;
wire \Sdram_Control_4Port|command1|SA~9_combout ;
wire \Sdram_Control_4Port|SA~0_combout ;
wire \Sdram_Control_4Port|mADDR~18_combout ;
wire \Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ;
wire \Sdram_Control_4Port|command1|SA~10_combout ;
wire \Sdram_Control_4Port|mADDR~19_combout ;
wire \Sdram_Control_4Port|command1|SA~11_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan4~0_combout ;
wire \TFT_CTRL_800_480_16bit|LessThan5~0_combout ;
wire \sdram_dq[0]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ;
wire \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \sdram_dq[1]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ;
wire \sdram_dq[2]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ;
wire \sdram_dq[3]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ;
wire \sdram_dq[4]~input_o ;
wire \sdram_dq[5]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[5]~feeder_combout ;
wire \sdram_dq[6]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ;
wire \sdram_dq[7]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ;
wire \sdram_dq[8]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[8]~feeder_combout ;
wire \sdram_dq[9]~input_o ;
wire \sdram_dq[10]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ;
wire \sdram_dq[11]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ;
wire \sdram_dq[12]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ;
wire \sdram_dq[13]~input_o ;
wire \sdram_dq[14]~input_o ;
wire \Sdram_Control_4Port|mDATAOUT[14]~feeder_combout ;
wire \sdram_dq[15]~input_o ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE_q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [8:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [6:0] \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter ;
wire [9:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [15:0] \u_I2C_OV5640_Init_RGB565|i2c_clk_div ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [11:0] \TFT_CTRL_800_480_16bit|vcount_r ;
wire [1:0] \u_CMOS_Capture_RGB565|cmos_href_r ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [11:0] \Sdram_Control_4Port|SA ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [11:0] \TFT_CTRL_800_480_16bit|hcount_r ;
wire [15:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \Sdram_Control_4Port|command1|CS_N ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [1:0] \u_CMOS_Capture_RGB565|cmos_vsync_r ;
wire [9:0] \Sdram_Control_4Port|ST ;
wire [9:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [1:0] \Sdram_Control_4Port|BA ;
wire [15:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [11:0] \Sdram_Control_4Port|command1|SA ;
wire [15:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [22:0] \Sdram_Control_4Port|mADDR ;
wire [9:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [39:0] \u_I2C_OV5640_Init_RGB565|i2c_data ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [22:0] \Sdram_Control_4Port|rWR1_ADDR ;
wire [22:0] \Sdram_Control_4Port|rWR2_ADDR ;
wire [22:0] \Sdram_Control_4Port|rRD1_ADDR ;
wire [1:0] \Sdram_Control_4Port|CMD ;
wire [7:0] \u_CMOS_Capture_RGB565|cmos_din_r ;
wire [7:0] \Sdram_Control_4Port|command1|command_delay ;
wire [15:0] \Sdram_Control_4Port|control1|timer ;
wire [3:0] \u_CMOS_Capture_RGB565|cmos_fps_cnt ;
wire [1:0] \Sdram_Control_4Port|CS_N ;
wire [3:0] \Sdram_Control_4Port|command1|rp_shift ;
wire [1:0] \Sdram_Control_4Port|command1|rw_shift ;
wire [18:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [1:0] \Sdram_Control_4Port|DQM ;
wire [1:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [8:0] \u_I2C_OV5640_Init_RGB565|lut_index ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [8:0] \Sdram_Control_4Port|mLENGTH ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [1:0] \Sdram_Control_4Port|command1|BA ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [15:0] \u_CMOS_Capture_RGB565|cmos_frame_data_r ;
wire [1:0] \Sdram_Control_4Port|RD_MASK ;
wire [15:0] \Sdram_Control_4Port|mDATAOUT ;
wire [22:0] \Sdram_Control_4Port|control1|SADDR ;
wire [1:0] \Sdram_Control_4Port|WR_MASK ;
wire [9:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [0:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [9:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [8:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [15:0] \Sdram_Control_4Port|control1|init_timer ;
wire [1:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [18:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [18:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [1:0] \auto_signaltap_0|acq_data_in_reg ;
wire [1:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [8:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [1:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;

wire [19:0] \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [19:0] \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [19:0] \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [19:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];
assign \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];
assign \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7  = \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [7];
assign \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8  = \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [8];

// Location: FF_X8_Y5_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 64'h0F0F0F0FB0F4B0F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \cmos_sclk~output (
	.i(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_sclk),
	.obar());
// synopsys translate_off
defparam \cmos_sclk~output .bus_hold = "false";
defparam \cmos_sclk~output .open_drain_output = "false";
defparam \cmos_sclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \cmos_xclk~output (
	.i(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_xclk),
	.obar());
// synopsys translate_off
defparam \cmos_xclk~output .bus_hold = "false";
defparam \cmos_xclk~output .open_drain_output = "false";
defparam \cmos_xclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \cmos_rst_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_rst_n),
	.obar());
// synopsys translate_off
defparam \cmos_rst_n~output .bus_hold = "false";
defparam \cmos_rst_n~output .open_drain_output = "false";
defparam \cmos_rst_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \cmos_pwdn~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_pwdn),
	.obar());
// synopsys translate_off
defparam \cmos_pwdn~output .bus_hold = "false";
defparam \cmos_pwdn~output .open_drain_output = "false";
defparam \cmos_pwdn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \sdram_clk~output (
	.i(\pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
defparam \sdram_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \sdram_cke~output (
	.i(\Sdram_Control_4Port|CKE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
defparam \sdram_cke~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \sdram_cs_n~output (
	.i(\Sdram_Control_4Port|CS_N [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
defparam \sdram_cs_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \sdram_we_n~output (
	.i(\Sdram_Control_4Port|WE_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_we_n),
	.obar());
// synopsys translate_off
defparam \sdram_we_n~output .bus_hold = "false";
defparam \sdram_we_n~output .open_drain_output = "false";
defparam \sdram_we_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \sdram_cas_n~output (
	.i(\Sdram_Control_4Port|CAS_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
defparam \sdram_cas_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \sdram_ras_n~output (
	.i(\Sdram_Control_4Port|RAS_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
defparam \sdram_ras_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \sdram_dqm[0]~output (
	.i(\Sdram_Control_4Port|DQM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[0]~output .bus_hold = "false";
defparam \sdram_dqm[0]~output .open_drain_output = "false";
defparam \sdram_dqm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \sdram_dqm[1]~output (
	.i(\Sdram_Control_4Port|DQM [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dqm[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dqm[1]~output .bus_hold = "false";
defparam \sdram_dqm[1]~output .open_drain_output = "false";
defparam \sdram_dqm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \sdram_ba[0]~output (
	.i(\Sdram_Control_4Port|BA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[0]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[0]~output .bus_hold = "false";
defparam \sdram_ba[0]~output .open_drain_output = "false";
defparam \sdram_ba[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \sdram_ba[1]~output (
	.i(\Sdram_Control_4Port|BA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[1]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[1]~output .bus_hold = "false";
defparam \sdram_ba[1]~output .open_drain_output = "false";
defparam \sdram_ba[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \sdram_addr[0]~output (
	.i(\Sdram_Control_4Port|SA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[0]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[0]~output .bus_hold = "false";
defparam \sdram_addr[0]~output .open_drain_output = "false";
defparam \sdram_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \sdram_addr[1]~output (
	.i(\Sdram_Control_4Port|SA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[1]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[1]~output .bus_hold = "false";
defparam \sdram_addr[1]~output .open_drain_output = "false";
defparam \sdram_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \sdram_addr[2]~output (
	.i(\Sdram_Control_4Port|SA [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[2]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[2]~output .bus_hold = "false";
defparam \sdram_addr[2]~output .open_drain_output = "false";
defparam \sdram_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \sdram_addr[3]~output (
	.i(\Sdram_Control_4Port|SA [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[3]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[3]~output .bus_hold = "false";
defparam \sdram_addr[3]~output .open_drain_output = "false";
defparam \sdram_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \sdram_addr[4]~output (
	.i(\Sdram_Control_4Port|SA [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[4]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[4]~output .bus_hold = "false";
defparam \sdram_addr[4]~output .open_drain_output = "false";
defparam \sdram_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \sdram_addr[5]~output (
	.i(\Sdram_Control_4Port|SA [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[5]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[5]~output .bus_hold = "false";
defparam \sdram_addr[5]~output .open_drain_output = "false";
defparam \sdram_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \sdram_addr[6]~output (
	.i(\Sdram_Control_4Port|SA [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[6]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[6]~output .bus_hold = "false";
defparam \sdram_addr[6]~output .open_drain_output = "false";
defparam \sdram_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \sdram_addr[7]~output (
	.i(\Sdram_Control_4Port|SA [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[7]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[7]~output .bus_hold = "false";
defparam \sdram_addr[7]~output .open_drain_output = "false";
defparam \sdram_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \sdram_addr[8]~output (
	.i(\Sdram_Control_4Port|SA [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[8]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[8]~output .bus_hold = "false";
defparam \sdram_addr[8]~output .open_drain_output = "false";
defparam \sdram_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \sdram_addr[9]~output (
	.i(\Sdram_Control_4Port|SA [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[9]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[9]~output .bus_hold = "false";
defparam \sdram_addr[9]~output .open_drain_output = "false";
defparam \sdram_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \sdram_addr[10]~output (
	.i(\Sdram_Control_4Port|SA [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[10]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[10]~output .bus_hold = "false";
defparam \sdram_addr[10]~output .open_drain_output = "false";
defparam \sdram_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \sdram_addr[11]~output (
	.i(\Sdram_Control_4Port|SA [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[11]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[11]~output .bus_hold = "false";
defparam \sdram_addr[11]~output .open_drain_output = "false";
defparam \sdram_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \sdram_addr[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[12]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[12]~output .bus_hold = "false";
defparam \sdram_addr[12]~output .open_drain_output = "false";
defparam \sdram_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \TFT_VCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_VCLK),
	.obar());
// synopsys translate_off
defparam \TFT_VCLK~output .bus_hold = "false";
defparam \TFT_VCLK~output .open_drain_output = "false";
defparam \TFT_VCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \TFT_HS~output (
	.i(\TFT_CTRL_800_480_16bit|LessThan4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_HS),
	.obar());
// synopsys translate_off
defparam \TFT_HS~output .bus_hold = "false";
defparam \TFT_HS~output .open_drain_output = "false";
defparam \TFT_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \TFT_VS~output (
	.i(\TFT_CTRL_800_480_16bit|LessThan5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_VS),
	.obar());
// synopsys translate_off
defparam \TFT_VS~output .bus_hold = "false";
defparam \TFT_VS~output .open_drain_output = "false";
defparam \TFT_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \TFT_RGB[0]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[0]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[0]~output .bus_hold = "false";
defparam \TFT_RGB[0]~output .open_drain_output = "false";
defparam \TFT_RGB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \TFT_RGB[1]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[1]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[1]~output .bus_hold = "false";
defparam \TFT_RGB[1]~output .open_drain_output = "false";
defparam \TFT_RGB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \TFT_RGB[2]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[2]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[2]~output .bus_hold = "false";
defparam \TFT_RGB[2]~output .open_drain_output = "false";
defparam \TFT_RGB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \TFT_RGB[3]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[3]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[3]~output .bus_hold = "false";
defparam \TFT_RGB[3]~output .open_drain_output = "false";
defparam \TFT_RGB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \TFT_RGB[4]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[4]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[4]~output .bus_hold = "false";
defparam \TFT_RGB[4]~output .open_drain_output = "false";
defparam \TFT_RGB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \TFT_RGB[5]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[5]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[5]~output .bus_hold = "false";
defparam \TFT_RGB[5]~output .open_drain_output = "false";
defparam \TFT_RGB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \TFT_RGB[6]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[6]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[6]~output .bus_hold = "false";
defparam \TFT_RGB[6]~output .open_drain_output = "false";
defparam \TFT_RGB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \TFT_RGB[7]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[7]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[7]~output .bus_hold = "false";
defparam \TFT_RGB[7]~output .open_drain_output = "false";
defparam \TFT_RGB[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \TFT_RGB[8]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[8]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[8]~output .bus_hold = "false";
defparam \TFT_RGB[8]~output .open_drain_output = "false";
defparam \TFT_RGB[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \TFT_RGB[9]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[9]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[9]~output .bus_hold = "false";
defparam \TFT_RGB[9]~output .open_drain_output = "false";
defparam \TFT_RGB[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \TFT_RGB[10]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[10]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[10]~output .bus_hold = "false";
defparam \TFT_RGB[10]~output .open_drain_output = "false";
defparam \TFT_RGB[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \TFT_RGB[11]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[11]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[11]~output .bus_hold = "false";
defparam \TFT_RGB[11]~output .open_drain_output = "false";
defparam \TFT_RGB[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \TFT_RGB[12]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[12]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[12]~output .bus_hold = "false";
defparam \TFT_RGB[12]~output .open_drain_output = "false";
defparam \TFT_RGB[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \TFT_RGB[13]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[13]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[13]~output .bus_hold = "false";
defparam \TFT_RGB[13]~output .open_drain_output = "false";
defparam \TFT_RGB[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \TFT_RGB[14]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[14]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[14]~output .bus_hold = "false";
defparam \TFT_RGB[14]~output .open_drain_output = "false";
defparam \TFT_RGB[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \TFT_RGB[15]~output (
	.i(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[15]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[15]~output .bus_hold = "false";
defparam \TFT_RGB[15]~output .open_drain_output = "false";
defparam \TFT_RGB[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \TFT_DE~output (
	.i(\TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_DE),
	.obar());
// synopsys translate_off
defparam \TFT_DE~output .bus_hold = "false";
defparam \TFT_DE~output .open_drain_output = "false";
defparam \TFT_DE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \TFT_BL~output (
	.i(\TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_BL),
	.obar());
// synopsys translate_off
defparam \TFT_BL~output .bus_hold = "false";
defparam \TFT_BL~output .open_drain_output = "false";
defparam \TFT_BL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \cmos_sdat~output (
	.i(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.oe(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_sdat),
	.obar());
// synopsys translate_off
defparam \cmos_sdat~output .bus_hold = "false";
defparam \cmos_sdat~output .open_drain_output = "false";
defparam \cmos_sdat~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \sdram_dq[0]~output (
	.i(\Sdram_Control_4Port|mDATAIN[0]~0_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[0]~output .bus_hold = "false";
defparam \sdram_dq[0]~output .open_drain_output = "false";
defparam \sdram_dq[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \sdram_dq[1]~output (
	.i(\Sdram_Control_4Port|mDATAIN[1]~1_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[1]~output .bus_hold = "false";
defparam \sdram_dq[1]~output .open_drain_output = "false";
defparam \sdram_dq[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \sdram_dq[2]~output (
	.i(\Sdram_Control_4Port|mDATAIN[2]~2_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[2]~output .bus_hold = "false";
defparam \sdram_dq[2]~output .open_drain_output = "false";
defparam \sdram_dq[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \sdram_dq[3]~output (
	.i(\Sdram_Control_4Port|mDATAIN[3]~3_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[3]~output .bus_hold = "false";
defparam \sdram_dq[3]~output .open_drain_output = "false";
defparam \sdram_dq[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \sdram_dq[4]~output (
	.i(\Sdram_Control_4Port|mDATAIN[4]~4_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[4]~output .bus_hold = "false";
defparam \sdram_dq[4]~output .open_drain_output = "false";
defparam \sdram_dq[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \sdram_dq[5]~output (
	.i(\Sdram_Control_4Port|mDATAIN[5]~5_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[5]~output .bus_hold = "false";
defparam \sdram_dq[5]~output .open_drain_output = "false";
defparam \sdram_dq[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \sdram_dq[6]~output (
	.i(\Sdram_Control_4Port|mDATAIN[6]~6_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[6]~output .bus_hold = "false";
defparam \sdram_dq[6]~output .open_drain_output = "false";
defparam \sdram_dq[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \sdram_dq[7]~output (
	.i(\Sdram_Control_4Port|mDATAIN[7]~7_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[7]~output .bus_hold = "false";
defparam \sdram_dq[7]~output .open_drain_output = "false";
defparam \sdram_dq[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \sdram_dq[8]~output (
	.i(\Sdram_Control_4Port|mDATAIN[8]~8_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[8]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[8]~output .bus_hold = "false";
defparam \sdram_dq[8]~output .open_drain_output = "false";
defparam \sdram_dq[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \sdram_dq[9]~output (
	.i(\Sdram_Control_4Port|mDATAIN[9]~9_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[9]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[9]~output .bus_hold = "false";
defparam \sdram_dq[9]~output .open_drain_output = "false";
defparam \sdram_dq[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \sdram_dq[10]~output (
	.i(\Sdram_Control_4Port|mDATAIN[10]~10_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[10]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[10]~output .bus_hold = "false";
defparam \sdram_dq[10]~output .open_drain_output = "false";
defparam \sdram_dq[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \sdram_dq[11]~output (
	.i(\Sdram_Control_4Port|mDATAIN[11]~11_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[11]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[11]~output .bus_hold = "false";
defparam \sdram_dq[11]~output .open_drain_output = "false";
defparam \sdram_dq[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \sdram_dq[12]~output (
	.i(\Sdram_Control_4Port|mDATAIN[12]~12_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[12]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[12]~output .bus_hold = "false";
defparam \sdram_dq[12]~output .open_drain_output = "false";
defparam \sdram_dq[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \sdram_dq[13]~output (
	.i(\Sdram_Control_4Port|mDATAIN[13]~13_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[13]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[13]~output .bus_hold = "false";
defparam \sdram_dq[13]~output .open_drain_output = "false";
defparam \sdram_dq[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \sdram_dq[14]~output (
	.i(\Sdram_Control_4Port|mDATAIN[14]~14_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[14]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[14]~output .bus_hold = "false";
defparam \sdram_dq[14]~output .open_drain_output = "false";
defparam \sdram_dq[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \sdram_dq[15]~output (
	.i(\Sdram_Control_4Port|mDATAIN[15]~15_combout ),
	.oe(\Sdram_Control_4Port|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_dq[15]),
	.obar());
// synopsys translate_off
defparam \sdram_dq[15]~output .bus_hold = "false";
defparam \sdram_dq[15]~output .open_drain_output = "false";
defparam \sdram_dq[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|lut_index[0]~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|lut_index[0]~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|lut_index[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0]~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \reset_n~inputCLKENA0 (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.outclk(\reset_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputCLKENA0 .clock_type = "global clock";
defparam \reset_n~inputCLKENA0 .disable_mode = "low";
defparam \reset_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N33
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~29 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~29_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~22  ))
// \u_I2C_OV5640_Init_RGB565|Add1~30  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~29_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~29 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~25 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~25_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~30  ))
// \u_I2C_OV5640_Init_RGB565|Add1~26  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~25_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~25 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N37
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[3] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~17 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~17_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [4] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~26  ))
// \u_I2C_OV5640_Init_RGB565|Add1~18  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [4] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~17_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~17 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N40
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[4] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~13 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~13_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~18  ))
// \u_I2C_OV5640_Init_RGB565|Add1~14  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~13_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~13 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N43
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[5] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~9 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~9_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [6] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~14  ))
// \u_I2C_OV5640_Init_RGB565|Add1~10  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [6] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~9_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~9 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N46
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[6] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~5_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [7] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~10  ))
// \u_I2C_OV5640_Init_RGB565|Add1~6  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [7] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~5_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N49
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[7] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N3
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0 .lut_mask = 64'h0000000000050005;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] ) + ( VCC ) + ( !VCC ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q  ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_trans~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~61 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~61_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [0] ) + ( VCC ) + ( !VCC ))
// \u_I2C_OV5640_Init_RGB565|Add0~62  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~61_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~61 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N26
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N14
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan0~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [7] & ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [6] & ( (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [8] & (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [4] & 
// \u_I2C_OV5640_Init_RGB565|i2c_clk_div [5])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [8]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [5]),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~0 .lut_mask = 64'h0000000000000101;
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~9 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~9_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [13] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~54  ))
// \u_I2C_OV5640_Init_RGB565|Add0~10  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [13] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~54  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~9_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~9 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~33 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~33_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [14] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~10  ))
// \u_I2C_OV5640_Init_RGB565|Add0~34  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [14] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~10  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~33_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~33 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N43
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[14] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N38
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N45
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~37 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~37_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [15] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~34  ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~37 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N46
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[15] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan0~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [15] & ( (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [9] & (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [10] & 
// (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [11] & !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [14]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [9]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [10]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [11]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [14]),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan0~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan0~2_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] & ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] & ( ((!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] & ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] & ( ((!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] & ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] & ( ((!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] & ( !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] & ( (!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]),
	.datab(!\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~2 .lut_mask = 64'hF5F5F7F7F7F7F7F7;
defparam \u_I2C_OV5640_Init_RGB565|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N2
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[0] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~57 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~57_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [1] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~62  ))
// \u_I2C_OV5640_Init_RGB565|Add0~58  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [1] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~57_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~57 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_I2C_OV5640_Init_RGB565|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N4
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[1] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~5_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~58  ))
// \u_I2C_OV5640_Init_RGB565|Add0~6  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~5_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_I2C_OV5640_Init_RGB565|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N7
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[2] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~1_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~6  ))
// \u_I2C_OV5640_Init_RGB565|Add0~2  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~6  ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~1_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N10
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[3] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~13 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~13_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE_q  ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~2  ))
// \u_I2C_OV5640_Init_RGB565|Add0~14  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE_q  ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~2  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~13_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~13 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N13
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~29 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~29_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~14  ))
// \u_I2C_OV5640_Init_RGB565|Add0~30  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~14  ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~29_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~29 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N16
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[5] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~25 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~25_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [6] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~30  ))
// \u_I2C_OV5640_Init_RGB565|Add0~26  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [6] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~30  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~25_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~25 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N19
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[6] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~21 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~21_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [7] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~26  ))
// \u_I2C_OV5640_Init_RGB565|Add0~22  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [7] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~26  ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~21_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~21 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N22
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[7] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~17 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~17_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE_q  ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~22  ))
// \u_I2C_OV5640_Init_RGB565|Add0~18  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE_q  ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~22  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~17_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~17 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N25
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N27
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~41 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~41_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [9] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~18  ))
// \u_I2C_OV5640_Init_RGB565|Add0~42  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [9] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~41_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~41 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_I2C_OV5640_Init_RGB565|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N29
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[9] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~45 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~45_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [10] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~42  ))
// \u_I2C_OV5640_Init_RGB565|Add0~46  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [10] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~42  ))

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~45_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~45 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u_I2C_OV5640_Init_RGB565|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N32
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[10] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N33
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~49 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~49_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [11] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~46  ))
// \u_I2C_OV5640_Init_RGB565|Add0~50  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [11] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~46  ))

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~49_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~49 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u_I2C_OV5640_Init_RGB565|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N35
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[11] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add0~53 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add0~53_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [12] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~50  ))
// \u_I2C_OV5640_Init_RGB565|Add0~54  = CARRY(( \u_I2C_OV5640_Init_RGB565|i2c_clk_div [12] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add0~53_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add0~53 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u_I2C_OV5640_Init_RGB565|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N37
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N40
dffeas \u_I2C_OV5640_Init_RGB565|i2c_clk_div[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[13] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q  & ( \u_I2C_OV5640_Init_RGB565|LessThan0~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13] & (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3] & 
// (\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout  & !\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q  & ( \u_I2C_OV5640_Init_RGB565|LessThan0~0_combout  & ( (((!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) 
// # (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2])) # (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3])) # (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q  & ( !\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13] & \u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q  & ( !\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [13]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|LessThan0~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_clk_div [2]),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0 .lut_mask = 64'hF5F50A0AF7FF0800;
defparam \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N25
dffeas \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y3_N58
dffeas \u_I2C_OV5640_Init_RGB565|i2c_en_r0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_en_r0 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_en_r0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14  ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10  ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N43
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N45
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22  ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~18  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N46
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N37
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N27
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4])) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0 .lut_mask = 64'h8800880080008000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N17
dffeas \u_I2C_OV5640_Init_RGB565|i2c_en_r1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_en_r1 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_en_r1 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N50
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [6] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N49
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_negclk (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_negclk~combout  = (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & !\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q )

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_negclk .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_negclk .lut_mask = 64'h3030303030303030;
defparam \u_I2C_OV5640_Init_RGB565|i2c_negclk .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q  
// & \u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q  & 
// \u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q  & 
// (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & ((!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q  & \u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0 .lut_mask = 64'h00AA008A00AA00AA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N31
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6  ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N34
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26  ))
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14  = CARRY(( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N38
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N40
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0_combout ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1 .lut_mask = 64'h8000000000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1 .lut_mask = 64'h8000000480000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q )) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q )))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2 .lut_mask = 64'hAAAAAAAAB8AAB8AA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N33
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ( ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q )) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]) ) )

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1 .lut_mask = 64'h00000000FF3FFF3F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \cmos_sdat~input (
	.i(cmos_sdat),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_sdat~input_o ));
// synopsys translate_off
defparam \cmos_sdat~input .bus_hold = "false";
defparam \cmos_sdat~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout  & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & ((!\cmos_sdat~input_o ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ),
	.datac(!\cmos_sdat~input_o ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0 .lut_mask = 64'h2222222222202222;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0 .lut_mask = 64'h8000000008000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N15
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout  = (\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0 .lut_mask = 64'h0505050505050505;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q  & ( \cmos_sdat~input_o  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout ) # ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q  & 
// ( !\cmos_sdat~input_o  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q  & ( !\cmos_sdat~input_o  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q ),
	.dataf(!\cmos_sdat~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1 .lut_mask = 64'h0001232300002322;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0 .lut_mask = 64'h8000400000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0 .lut_mask = 64'h000000000000FFFF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ((!\cmos_sdat~input_o ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout  & ( (!\cmos_sdat~input_o  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  ) 
// ) )

	.dataa(!\cmos_sdat~input_o ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1 .lut_mask = 64'h0000333302000203;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N7
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q 
// ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0 .lut_mask = 64'h8000400000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout  = (\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0 .lut_mask = 64'h0505050505050505;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  
// & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  & ((!\cmos_sdat~input_o ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout  & ( (!\cmos_sdat~input_o  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout  ) 
// ) )

	.dataa(!\cmos_sdat~input_o ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2 .lut_mask = 64'h000000FF0002000E;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q  & ( (\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q )))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q  & ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1 .lut_mask = 64'h3333333333323332;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~1_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [8] ) + ( GND ) + ( \u_I2C_OV5640_Init_RGB565|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u_I2C_OV5640_Init_RGB565|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N53
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[8] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan1~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [8] ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [8] & ( (\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~1 .lut_mask = 64'h00550055FFFFFFFF;
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0 .lut_mask = 64'h5555555500000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ) # 
// ((!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q  & (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1 .lut_mask = 64'hAAAAAAAAEAC0EAC0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N15
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ) # ((!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1 .lut_mask = 64'h00000000FBFBFBFB;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout  
// & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  & ((!\cmos_sdat~input_o ) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ) 
// ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1_combout ),
	.datac(!\cmos_sdat~input_o ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0 .lut_mask = 64'h00CC00CC00CC00C4;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout ) # 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ((!\cmos_sdat~input_o ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout  & (!\cmos_sdat~input_o  & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0_combout ),
	.datac(!\cmos_sdat~input_o ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1 .lut_mask = 64'h000000001000DCDD;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N32
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1 .lut_mask = 64'h8000000000080000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ) # 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout ))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout  & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q 
// )))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q )))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2 .lut_mask = 64'hFE0AFE0AFC00FC00;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  & 
// (((!\cmos_sdat~input_o ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ),
	.datac(!\cmos_sdat~input_o ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0 .lut_mask = 64'h3333333100000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout )) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ) # ((!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3 .lut_mask = 64'hFFECFFEC00A000A0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]) # (!\cmos_sdat~input_o )) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datad(!\cmos_sdat~input_o ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2 .lut_mask = 64'h3333333100000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N41
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q )))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q  & ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|setup_state~10 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|setup_state~10_combout  = ( \u_I2C_OV5640_Init_RGB565|setup_state.00~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout )) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|setup_state.00~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|setup_state.00~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & (!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout )))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|setup_state.00~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ) # 
// ((\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.01~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|setup_state.00~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|setup_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state~10 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|setup_state~10 .lut_mask = 64'hDC005400CC004400;
defparam \u_I2C_OV5640_Init_RGB565|setup_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \u_I2C_OV5640_Init_RGB565|setup_state.00 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|setup_state~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|setup_state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state.00 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|setup_state.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|Add1~21 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|Add1~21_sumout  = SUM(( \u_I2C_OV5640_Init_RGB565|lut_index [1] ) + ( \u_I2C_OV5640_Init_RGB565|lut_index [0] ) + ( !VCC ))
// \u_I2C_OV5640_Init_RGB565|Add1~22  = CARRY(( \u_I2C_OV5640_Init_RGB565|lut_index [1] ) + ( \u_I2C_OV5640_Init_RGB565|lut_index [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u_I2C_OV5640_Init_RGB565|Add1~21_sumout ),
	.cout(\u_I2C_OV5640_Init_RGB565|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Add1~21 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \u_I2C_OV5640_Init_RGB565|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[1] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0 .lut_mask = 64'h8000800000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N57
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan2~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan2~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [8]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan2~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan2~0 .lut_mask = 64'h0000000050505050;
defparam \u_I2C_OV5640_Init_RGB565|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_wr~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_wr~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( \u_I2C_OV5640_Init_RGB565|LessThan2~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & (!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout  & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q )) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( !\u_I2C_OV5640_Init_RGB565|LessThan2~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout  & 
// ((!\u_I2C_OV5640_Init_RGB565|setup_state.00~q ) # ((\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( 
// !\u_I2C_OV5640_Init_RGB565|LessThan2~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|setup_state.00~q  & !\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.01~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|setup_state.00~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_wr~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_wr~0 .lut_mask = 64'hC0C0D0C000005000;
defparam \u_I2C_OV5640_Init_RGB565|i2c_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N37
dffeas \u_I2C_OV5640_Init_RGB565|i2c_wr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|i2c_wr~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_wr .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_wr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0 .lut_mask = 64'h0000200000040000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout  & 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout  & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1 .lut_mask = 64'h00AA00AAC0EAC0EA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N14
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|setup_state~11 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|setup_state~11_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [8] & ( (!\u_I2C_OV5640_Init_RGB565|setup_state.10~q  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ) # (!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout )))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.10~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|setup_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state~11 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|setup_state~11 .lut_mask = 64'hA080A08000000000;
defparam \u_I2C_OV5640_Init_RGB565|setup_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N1
dffeas \u_I2C_OV5640_Init_RGB565|setup_state.01 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|setup_state~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|setup_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state.01 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|setup_state.01 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N57
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|setup_state~12 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|setup_state~12_combout  = (\u_I2C_OV5640_Init_RGB565|setup_state.01~q  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.01~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|setup_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state~12 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|setup_state~12 .lut_mask = 64'h1111111111111111;
defparam \u_I2C_OV5640_Init_RGB565|setup_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|setup_state~13 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|setup_state~13_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout  & 
// (\u_I2C_OV5640_Init_RGB565|setup_state~12_combout  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [8]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|setup_state~12_combout  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [8])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|setup_state~12_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|setup_state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state~13 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|setup_state~13 .lut_mask = 64'h3000200000000000;
defparam \u_I2C_OV5640_Init_RGB565|setup_state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \u_I2C_OV5640_Init_RGB565|setup_state.10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|setup_state~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|setup_state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state.10 .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|setup_state.10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N3
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|lut_index[8]~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_negclk~combout  & ( (\u_I2C_OV5640_Init_RGB565|setup_state.10~q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [8] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ) # (!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout )))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.10~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datad(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[8]~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[8]~0 .lut_mask = 64'h0000000050405040;
defparam \u_I2C_OV5640_Init_RGB565|lut_index[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N26
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|lut_index[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N34
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[2] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N3
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|LessThan1~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|LessThan1~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~0 .lut_mask = 64'h00000000000F000F;
defparam \u_I2C_OV5640_Init_RGB565|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|setup_state~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_trans~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_trans~0_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ( (\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|setup_state.01~q ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q 
// ))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ( \u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|setup_state.01~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_trans~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~0 .lut_mask = 64'h0F0F0F0F0B0B0B0B;
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_trans~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_trans~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|i2c_trans~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [8] & ((!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ) # 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_trans~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_trans~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~1 .lut_mask = 64'hCC88CC8800000000;
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \u_I2C_OV5640_Init_RGB565|i2c_trans (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|i2c_trans~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_trans .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q  & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q 
// ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q 
//  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10 .lut_mask = 64'hCECECECE2A2A2A2A;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout  & ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout  & ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3 .lut_mask = 64'h3333313133333330;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0 .lut_mask = 64'hAAAAAAAA88888888;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N21
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0 .lut_mask = 64'h8000800080808080;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2 .lut_mask = 64'h1BA1003A20A00DC2;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (((\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index [1])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0 .lut_mask = 64'h10310310300A1360;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7])) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3 .lut_mask = 64'h1CC70CFC988F2C50;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [3] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [3] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1 .lut_mask = 64'h00084E418882CB9C;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout ) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q  & ( (\reset_n~input_o  & (!\u_I2C_OV5640_Init_RGB565|lut_index [8] & 
// (!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout  & \u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q  & ( 
// (\reset_n~input_o  & (!\u_I2C_OV5640_Init_RGB565|lut_index [8] & \u_I2C_OV5640_Init_RGB565|i2c_negclk~combout )) ) ) )

	.dataa(!\reset_n~input_o ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datac(!\u_I2C_OV5640_Init_RGB565|LessThan1~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|setup_state.00~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0 .lut_mask = 64'h0044004000000000;
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N1
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[2] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (((\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0 .lut_mask = 64'h573A438534050581;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2 .lut_mask = 64'h67C2030283228A0E;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [3])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3 .lut_mask = 64'h800050100062D004;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1 .lut_mask = 64'h1A7C30C0084100C8;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [6]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4 .lut_mask = 64'h5500330F55FF330F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N55
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[3] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [7]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0 .lut_mask = 64'h00288263E8875162;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4 .lut_mask = 64'h9080801C10C00004;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((\u_I2C_OV5640_Init_RGB565|lut_index [7]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1 .lut_mask = 64'hF0A143EF8A417346;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [5]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2 .lut_mask = 64'h504000C2A0070080;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [0]) 
// # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout  & ( 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout )))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [0]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout ))))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [0])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~1_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3 .lut_mask = 64'h53F0530053FF530F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N25
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[4] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1 .lut_mask = 64'h8151410AC0540D02;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & \u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0 .lut_mask = 64'h0B8CE8200F101811;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & \u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3 .lut_mask = 64'hD127019680436F90;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [6])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2 .lut_mask = 64'h7C25EC368BB5C132;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout  & ( 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [0]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout  & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [0])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((\u_I2C_OV5640_Init_RGB565|lut_index [0])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4 .lut_mask = 64'h3500350F35F035FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N19
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[1] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_data [4] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [1] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # ((\u_I2C_OV5640_Init_RGB565|i2c_data [2])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (((\u_I2C_OV5640_Init_RGB565|i2c_data [3])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_data [4] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [1] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|i2c_data [2]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (((\u_I2C_OV5640_Init_RGB565|i2c_data [3])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|i2c_data [4] & ( !\u_I2C_OV5640_Init_RGB565|i2c_data [1] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # ((\u_I2C_OV5640_Init_RGB565|i2c_data [2])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [3])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_data [4] & ( !\u_I2C_OV5640_Init_RGB565|i2c_data [1] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|i2c_data [2]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_data [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_data [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6 .lut_mask = 64'h02468ACE13579BDF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4 .lut_mask = 64'h932A3323B323222A;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ ((\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0 .lut_mask = 64'h50190999D8990919;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2 .lut_mask = 64'h44DDDC54CC45CDD4;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1 .lut_mask = 64'hD011091988198119;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout  & ( ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3 .lut_mask = 64'h26AE37BF048C159D;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N43
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[8] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [5]) ) 
// ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [0] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0 .lut_mask = 64'h1C60300E5CFCFCFC;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4 .lut_mask = 64'hA00000002C451A46;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3 .lut_mask = 64'h800000002CD818CF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1 .lut_mask = 64'hC4384F4603030306;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout  & 
// ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout  & ( ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [6])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2 .lut_mask = 64'h193B082A5D7F4C6E;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N49
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[9] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_data [9] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|i2c_data [8])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ))))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_data [9] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// (\u_I2C_OV5640_Init_RGB565|i2c_data [8])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ))))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_data [8]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5 .lut_mask = 64'h11501150BB50BB50;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N25
dffeas \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|lut_index[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|lut_index[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # 
// ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) ) ) 
// ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2 .lut_mask = 64'h008486A325444446;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0 .lut_mask = 64'h5104420080000014;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1 .lut_mask = 64'h2004088C00418402;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout 
// ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index 
// [7]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout ))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [6])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3 .lut_mask = 64'h10101515B0B0B5B5;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N38
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[7] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4 .lut_mask = 64'h0000800047020000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2 .lut_mask = 64'h010280A04E200804;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) ) ) ) # 
// ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0 .lut_mask = 64'h6218062268250432;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [4]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [0] & \u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1 .lut_mask = 64'hF079180A0774B504;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout  & ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout ))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout  & ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout ))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [7]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3 .lut_mask = 64'h0F000FFF55335533;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y5_N2
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[6] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0 .lut_mask = 64'h3808010C281421C4;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index [0])) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1 .lut_mask = 64'h5603D71A4400486A;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [0])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6] & \u_I2C_OV5640_Init_RGB565|lut_index [0])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [0]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3 .lut_mask = 64'h8C22220E56EB2A2E;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2 .lut_mask = 64'h6D5100E0D0D16180;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [1]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4 .lut_mask = 64'h5050303F5F5F303F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N1
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[5] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_data [5] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [6])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (((\u_I2C_OV5640_Init_RGB565|i2c_data [7])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|i2c_data [5] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [6])))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|i2c_data [7]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_data [6]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7 .lut_mask = 64'h0426042615371537;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6])))) 
// # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1 .lut_mask = 64'h4120215000F502F1;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [6]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & \u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0 .lut_mask = 64'h0905C20B298BEDA8;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [6])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (\u_I2C_OV5640_Init_RGB565|lut_index 
// [6])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3 .lut_mask = 64'h50602B81028100C0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & \u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [0] & \u_I2C_OV5640_Init_RGB565|lut_index [5]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [0] & !\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2 .lut_mask = 64'h7500D40100A10520;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout  & ( 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout )))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (((\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout  & 
// ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4 .lut_mask = 64'h3050305F3F503F5F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N31
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[0] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// \u_I2C_OV5640_Init_RGB565|i2c_data [0])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [0]) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8 .lut_mask = 64'h2A2A2A2A08080808;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8_combout  ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6_combout  ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7_combout  ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9 .lut_mask = 64'h33330F0F555500FF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [6] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9_combout ))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0_combout ))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1 .lut_mask = 64'hEFCDEFCD00000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[32] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|i2c_data [32])) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q 
//  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|i2c_data [32])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_data [32]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5 .lut_mask = 64'hFFFA11B1AAAA11BB;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q 
//  ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ) ) 
// ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|i2c_data [32] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_data [32]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6 .lut_mask = 64'h5072505050FAF0F0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout  & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout )))) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6_combout  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]))))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7 .extended_lut = "on";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7 .lut_mask = 64'h0111050411110505;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( ((\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [1])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2]) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0 .lut_mask = 64'h55FF55FF5FFF5FFF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0 .lut_mask = 64'hF000F00000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [8] & 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0_combout  & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [8])))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.datag(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1 .extended_lut = "on";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1 .lut_mask = 64'h3133200000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N31
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[15] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2 .lut_mask = 64'h0000000001010101;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & !\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1 .lut_mask = 64'h460040000039005D;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [4])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout ) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout )))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout  & ( ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout  & ( ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout ) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3 .lut_mask = 64'hFFFDFF5DFAF8FA58;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N55
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[20] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [5]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1 .lut_mask = 64'h1111111100260026;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2 .lut_mask = 64'h3C0F3C0F30FC30FC;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout ))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3 .lut_mask = 64'h0000763200007676;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout  = (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])))

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0 .lut_mask = 64'h8000800080008000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout  & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout )))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ) # 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout )) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4 .lut_mask = 64'h30FC75FC30307530;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N49
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[22] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [22] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [15]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|i2c_data [22] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # (\u_I2C_OV5640_Init_RGB565|i2c_data [20]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|i2c_data [22] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [15]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( !\u_I2C_OV5640_Init_RGB565|i2c_data [22] & ( (\u_I2C_OV5640_Init_RGB565|i2c_data [20] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_data [15]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [20]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0 .lut_mask = 64'h000FAA33FF0FAA33;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index 
// [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [1])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & !\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (\u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3 .lut_mask = 64'h0B570400DCF8AAAA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [1]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [1]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1 .lut_mask = 64'h5402BAAA80000001;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & \u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) ) 
// # ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( ((!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [1])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0 .lut_mask = 64'h5628FB7F80200505;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [1])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [0])) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2 .lut_mask = 64'hFE2AFBFBA0A00005;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ))) 
// # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4 .lut_mask = 64'h2367ABEF014589CD;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N55
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[11] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [0])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [0])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [6])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1 .lut_mask = 64'h2C2CB418AC1CF0F4;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [6] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] $ (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2 .lut_mask = 64'h240682A3260682A2;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|Add1~21_sumout  & ( ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout ) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// \u_I2C_OV5640_Init_RGB565|Add1~21_sumout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// !\u_I2C_OV5640_Init_RGB565|Add1~21_sumout  & ( ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout  & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|Add1~21_sumout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout  & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0 .lut_mask = 64'h00AA0F8F00AA0FBF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N13
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[13] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & \u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4 .lut_mask = 64'h0005010D000A0500;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2 .lut_mask = 64'h0A00040008000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [0] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [0] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [0]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3 .lut_mask = 64'hA800F5BE8000DFFA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & (\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [0]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & \u_I2C_OV5640_Init_RGB565|lut_index [3])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1 .lut_mask = 64'h0050F0300070A0F0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout 
// ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout ))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] 
// & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5 .lut_mask = 64'h0B5B0151ABFBA1F1;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N49
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[18] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index 
// [2])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index [2])) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2 .lut_mask = 64'h1010101020202020;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [7])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index 
// [4] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & \u_I2C_OV5640_Init_RGB565|lut_index [7])) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( ((\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index 
// [7]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3 .lut_mask = 64'h00AA11FF005011AA;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index 
// [2])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index [2]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0 .lut_mask = 64'h5050505008080808;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N39
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [3]) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ( (\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [3]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1 .lut_mask = 64'h1111111122222222;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout  & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout  & ( ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1 .lut_mask = 64'h4F4F000040400000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [5])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [5]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5 .lut_mask = 64'hFF040004DF04000C;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|lut_index [7])) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout ) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout ))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4 .lut_mask = 64'h0AAA0AAA1BBB1BBB;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N37
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[16] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [11] ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [13] ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( \u_I2C_OV5640_Init_RGB565|i2c_data [16] ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// \u_I2C_OV5640_Init_RGB565|i2c_data [18] ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_data [11]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_data [13]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [18]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_data [16]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1 .lut_mask = 64'h0F0F00FF33335555;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [1]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1 .lut_mask = 64'h30D05054B0C0797D;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [5])) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4 .lut_mask = 64'h6000515020007376;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [1]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (((\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2 .lut_mask = 64'h40B05B44F040745C;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [6]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1])) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [1])) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0 .lut_mask = 64'hFC405D51E0407B73;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [2])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout ) # ((\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [2])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout )))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout ) # ((\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout )))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3 .lut_mask = 64'hFA30FA3F0A300A3F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N49
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[10] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (\u_I2C_OV5640_Init_RGB565|lut_index [6])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6] & \u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & \u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1 .lut_mask = 64'hA001000084030000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [3]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [5]))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [1]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & !\u_I2C_OV5640_Init_RGB565|lut_index [5])) # (\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4 .lut_mask = 64'h8FF0F0B09F60F0A0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [1] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & \u_I2C_OV5640_Init_RGB565|lut_index [3])) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0 .lut_mask = 64'h3F8060C03FC06080;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) 
// # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [1] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]))))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [2] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & !\u_I2C_OV5640_Init_RGB565|lut_index [6]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [2] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [1] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((\u_I2C_OV5640_Init_RGB565|lut_index [3]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [1] & (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (!\u_I2C_OV5640_Init_RGB565|lut_index [3])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2 .lut_mask = 64'h46C8C0C066C2C6C0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [4]) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout )) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout  & !\u_I2C_OV5640_Init_RGB565|lut_index [4]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [7] & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout )) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3 .lut_mask = 64'h0CFC50500CFC5F5F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N19
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[12] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [5])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [5]) # ((\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [4] & (\u_I2C_OV5640_Init_RGB565|lut_index [2])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] $ (!\u_I2C_OV5640_Init_RGB565|lut_index [4]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0 .lut_mask = 64'h5A5A202A584C2FAB;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & \u_I2C_OV5640_Init_RGB565|lut_index [4]) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1 .lut_mask = 64'h0101050405050404;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [4] ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] 
// & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] $ (((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2 .lut_mask = 64'h2425B4B12021F0F0;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout  & ( 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7]) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [7]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout ))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N43
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[17] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_data [17] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [12]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// (\u_I2C_OV5640_Init_RGB565|i2c_data [10])))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|i2c_data [17] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [12]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & (\u_I2C_OV5640_Init_RGB565|i2c_data [10])))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [10]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_data [12]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3 .lut_mask = 64'h0145014589CD89CD;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index [6] ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] 
// & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & !\u_I2C_OV5640_Init_RGB565|lut_index [0]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6]) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [6]) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2 .lut_mask = 64'h05058F0F45450F0F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3]) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] $ (((\u_I2C_OV5640_Init_RGB565|lut_index [3] & !\u_I2C_OV5640_Init_RGB565|lut_index [2]))))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (!\u_I2C_OV5640_Init_RGB565|lut_index [4] & !\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8 .lut_mask = 64'h00E8009C00F8008C;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [6])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// (!\u_I2C_OV5640_Init_RGB565|lut_index [2]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [3] & 
// ((\u_I2C_OV5640_Init_RGB565|lut_index [2]))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// \u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index [6]))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index [6]) # (\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [3] & (\u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7 .lut_mask = 64'h1B131A021B03B232;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout  & ( (\u_I2C_OV5640_Init_RGB565|lut_index [7] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7]) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout ) ) )

	.dataa(gnd),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9 .lut_mask = 64'hCFCFCFCF03030303;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout  & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [7])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout  & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [4]))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & (((!\u_I2C_OV5640_Init_RGB565|lut_index 
// [7]) # ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [4]))))) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [5] & ( (((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout  & \u_I2C_OV5640_Init_RGB565|lut_index [7])) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [7])))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9_combout )) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datag(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3 .extended_lut = "on";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3 .lut_mask = 64'h57575F5F03AB0FAF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N55
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[19] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N51
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout  & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [3] & \u_I2C_OV5640_Init_RGB565|lut_index [0]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [0]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1 .lut_mask = 64'h0001000100000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[14] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (!\u_I2C_OV5640_Init_RGB565|lut_index [2] & !\u_I2C_OV5640_Init_RGB565|lut_index [4])) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (\u_I2C_OV5640_Init_RGB565|lut_index [2] & \u_I2C_OV5640_Init_RGB565|lut_index [4])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0 .lut_mask = 64'h8181010100000406;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout  = ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) 
// # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( 
// \u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ) # (\u_I2C_OV5640_Init_RGB565|lut_index [2])))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & 
// (((!\u_I2C_OV5640_Init_RGB565|lut_index [4])))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [2]) # (\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|lut_index [3] & ( !\u_I2C_OV5640_Init_RGB565|lut_index [1] & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [5] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [4]) # ((!\u_I2C_OV5640_Init_RGB565|lut_index [2] & 
// !\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q )))) # (\u_I2C_OV5640_Init_RGB565|lut_index [5] & (\u_I2C_OV5640_Init_RGB565|lut_index [2] & (\u_I2C_OV5640_Init_RGB565|lut_index [4] & \u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|lut_index [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [2]),
	.datac(!\u_I2C_OV5640_Init_RGB565|lut_index [4]),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index[0]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|lut_index [3]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|lut_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2 .lut_mask = 64'hA8A1A4A5A5A1A1A5;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout )) # (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ))))) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|lut_index [7] & ((!\u_I2C_OV5640_Init_RGB565|lut_index [6] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|lut_index [6] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ))))) # (\u_I2C_OV5640_Init_RGB565|lut_index [7] & (((\u_I2C_OV5640_Init_RGB565|lut_index [6])))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|lut_index [7]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|lut_index [6]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1 .lut_mask = 64'h883F883F880C880C;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N1
dffeas \u_I2C_OV5640_Init_RGB565|i2c_data[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_I2C_OV5640_Init_RGB565|lut_index [8]),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_data[32]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|i2c_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[21] .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|i2c_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout  = ( \u_I2C_OV5640_Init_RGB565|i2c_data [21] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # 
// ((\u_I2C_OV5640_Init_RGB565|i2c_data [19])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [14])))) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|i2c_data [21] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|i2c_data [19])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((\u_I2C_OV5640_Init_RGB565|i2c_data [14]))))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_data [19]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_data [14]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2 .lut_mask = 64'h021302138A9B8A9B;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] 
// & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout ) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [2] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout ))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout )) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4 .lut_mask = 64'h272727270055AAFF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q )))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3])) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1 .lut_mask = 64'h99889988FD40FD40;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]) 
// # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout ))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout )) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(gnd),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4_combout ),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2 .lut_mask = 64'h0044004488CC88CC;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  = (!\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2 .lut_mask = 64'h8888888888888888;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7_combout  & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout ) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout  & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout 
// ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4 .lut_mask = 64'h1515111115000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & 
// !\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & !\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ) ) ) ) 
// # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & (!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) # (!\u_I2C_OV5640_Init_RGB565|i2c_trans~q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( 
// (\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q  & !\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_en_r1~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_en_r0~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5 .lut_mask = 64'h3030302030303030;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N31
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N9
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2 .lut_mask = 64'h0000000055555555;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] $ (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]))))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]))) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4] $ (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1 .lut_mask = 64'h000400933033483F;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout ) # 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2_combout  & !\u_I2C_OV5640_Init_RGB565|i2c_wr~q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// ((\u_I2C_OV5640_Init_RGB565|i2c_wr~q )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0 .lut_mask = 64'hFF00FFFFFF25FFFF;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \cmos_pclk~input (
	.i(cmos_pclk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_pclk~input_o ));
// synopsys translate_off
defparam \cmos_pclk~input .bus_hold = "false";
defparam \cmos_pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \cmos_pclk~inputCLKENA0 (
	.inclk(\cmos_pclk~input_o ),
	.ena(vcc),
	.outclk(\cmos_pclk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \cmos_pclk~inputCLKENA0 .clock_type = "global clock";
defparam \cmos_pclk~inputCLKENA0 .disable_mode = "low";
defparam \cmos_pclk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \cmos_pclk~inputCLKENA0 .ena_register_power_up = "high";
defparam \cmos_pclk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\pll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "499.9995 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 10;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 10;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "49.99995 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "99.9999 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N41
dffeas \u_I2C_OV5640_Init_RGB565|Config_done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_I2C_OV5640_Init_RGB565|LessThan1~1_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_I2C_OV5640_Init_RGB565|i2c_negclk~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|Config_done .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|Config_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N39
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( !\reset_n~input_o  & ( !\u_I2C_OV5640_Init_RGB565|Config_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N10
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N4
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF00FF04FB04FB;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N55
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000000008000800;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// ((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF4040BFBF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N43
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N38
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N37
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N19
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N37
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N35
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ ((((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h00FF00FF02FD02FD;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N1
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h00FF00FF44BB44BB;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N59
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  & ( ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout )) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h0202FDFD0000FFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N14
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N43
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N14
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N4
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N46
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N38
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [6] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [8] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [6] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [8] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h1200001248000048;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N19
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N59
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N35
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N2
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N28
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N37
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N40
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N40
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N56
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [3] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8020080240100401;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N10
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N5
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N38
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N1
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N26
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N17
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N34
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N8
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N11
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [4] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [4] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8400210000840021;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N36
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|byte_flag~_wirecell (
// Equation(s):
// \u_CMOS_Capture_RGB565|byte_flag~_wirecell_combout  = !\u_CMOS_Capture_RGB565|byte_flag~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|byte_flag~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|byte_flag~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag~_wirecell .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|byte_flag~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u_CMOS_Capture_RGB565|byte_flag~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N21
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \reset_n~input_o  & ( !\u_I2C_OV5640_Init_RGB565|Config_done~q  ) ) # ( !\reset_n~input_o  )

	.dataa(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset_n~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hFFFFAAAAFFFFAAAA;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \cmos_href~input (
	.i(cmos_href),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_href~input_o ));
// synopsys translate_off
defparam \cmos_href~input .bus_hold = "false";
defparam \cmos_href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y1_N38
dffeas \u_CMOS_Capture_RGB565|byte_flag (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|byte_flag~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|byte_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N41
dffeas \u_CMOS_Capture_RGB565|byte_flag_r (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag_r .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|byte_flag_r .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N56
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \cmos_vsync~input (
	.i(cmos_vsync),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_vsync~input_o ));
// synopsys translate_off
defparam \cmos_vsync~input .bus_hold = "false";
defparam \cmos_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y1_N59
dffeas \u_CMOS_Capture_RGB565|cmos_vsync_r[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_vsync~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N14
dffeas \u_CMOS_Capture_RGB565|cmos_vsync_r[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N12
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|always2~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|always2~0_combout  = ( \u_CMOS_Capture_RGB565|cmos_vsync_r [1] & ( (\u_CMOS_Capture_RGB565|cmos_fps_cnt [1] & !\u_CMOS_Capture_RGB565|cmos_vsync_r [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|always2~0 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|always2~0 .lut_mask = 64'h000000000F000F00;
defparam \u_CMOS_Capture_RGB565|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N42
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout  = ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & ( \u_CMOS_Capture_RGB565|always2~0_combout  ) ) # ( !\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & ( \u_CMOS_Capture_RGB565|always2~0_combout  & ( 
// (\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] & \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ) ) ) ) # ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & ( !\u_CMOS_Capture_RGB565|always2~0_combout  ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datab(gnd),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.dataf(!\u_CMOS_Capture_RGB565|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 .lut_mask = 64'h0000FFFF0505FFFF;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N44
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N54
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4_combout  = ( \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [1] ) ) # ( !\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & ( (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & 
// ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] $ (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [1])))) # (\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & (((\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]) # (\u_CMOS_Capture_RGB565|cmos_fps_cnt [0])) # 
// (\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ))) ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ),
	.datab(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4 .lut_mask = 64'h1FF31FF300FF00FF;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N55
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N1
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N0
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2_combout  = ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & ( (\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & \u_CMOS_Capture_RGB565|cmos_fps_cnt [2]) ) ) # ( !\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & ( 
// !\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] $ ((((!\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ) # (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0])) # (\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ))) ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ),
	.datab(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2 .lut_mask = 64'h02FD02FD00550055;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N2
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N57
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  = ( \u_CMOS_Capture_RGB565|cmos_vsync_r [1] & ( (\u_CMOS_Capture_RGB565|cmos_vsync_r [0] & ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]) # ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q  & 
// !\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q )))) ) ) # ( !\u_CMOS_Capture_RGB565|cmos_vsync_r [1] & ( (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]) # ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q  & 
// !\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q )) ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~DUPLICATE_q ),
	.datab(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ),
	.datad(!\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1 .lut_mask = 64'hECECECEC00EC00EC;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N3
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3_combout  = ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & ( (!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & !\u_CMOS_Capture_RGB565|cmos_fps_cnt [0])) # 
// (\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & ((\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]))) ) ) # ( !\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & ( (!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] & 
// ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ) # (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3])))) # (\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout  & (((\u_CMOS_Capture_RGB565|cmos_fps_cnt [0])))) ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~1_combout ),
	.datab(!\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~DUPLICATE_q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3 .lut_mask = 64'hA855A855A055A055;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N5
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N15
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|frame_sync_flag~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|frame_sync_flag~0_combout  = ( \u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & ( \u_CMOS_Capture_RGB565|frame_sync_flag~q  ) ) # ( !\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & ( ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] & 
// (\u_CMOS_Capture_RGB565|always2~0_combout  & \u_CMOS_Capture_RGB565|cmos_fps_cnt [3]))) # (\u_CMOS_Capture_RGB565|frame_sync_flag~q ) ) )

	.dataa(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datab(!\u_CMOS_Capture_RGB565|always2~0_combout ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datad(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~0 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~0 .lut_mask = 64'h02FF02FF00FF00FF;
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N16
dffeas \u_CMOS_Capture_RGB565|frame_sync_flag (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|frame_sync_flag .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|frame_sync_flag .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u_CMOS_Capture_RGB565|frame_sync_flag~q  & ( \u_CMOS_Capture_RGB565|byte_flag_r~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h0000000000FF00FF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  ) ) ) # ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000FE000000FF00;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h0000FFFFF0F00F0F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9669699669969669;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N31
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N22
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N19
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF5555AAAA;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000080800000000;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q )))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h11EE11EE11EE11EE;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N55
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0080FF7F0000FFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N41
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N52
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N16
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N10
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N37
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N16
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N41
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N16
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [8] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N56
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N53
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N38
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N29
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 64'h6666666666666666;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N34
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N46
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N43
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N26
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 64'h6699669966996699;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N31
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [7]) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [7]) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]) ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 64'h3C3CC3C3C3C33C3C;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N49
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 64'h6969696996969696;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N14
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [7] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N4
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N25
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N43
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N46
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N4
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N56
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N7
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N49
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N22
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N47
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N40
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 64'h55AA55AAAA55AA55;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N52
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N49
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N19
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N59
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 64'h6699669999669966;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N10
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout )) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout )) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N58
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N55
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N22
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N47
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N14
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 64'h5AA5A55AA55A5AA5;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N49
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~35  = SHARE((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~35  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~31  = SHARE((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~35 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30 .lut_mask = 64'h000033000000CC33;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~31  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~27  = SHARE((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~31 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26 .lut_mask = 64'h00000F000000F00F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~27  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~23  = SHARE((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~27 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~23  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19  = SHARE((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~23 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15  = SHARE((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~19 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11  = SHARE((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10 .lut_mask = 64'h00000F000000F00F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a 
// [7]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout  ))
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7  = SHARE((\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a 
// [8]) ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7  ) + ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6_cout  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~6_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 64'h000000000000CC33;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|mLENGTH[3]~3 (
// Equation(s):
// \Sdram_Control_4Port|mLENGTH[3]~3_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mLENGTH[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[3]~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|mLENGTH[3]~3 .lut_mask = 64'hFFFFFFFF33333333;
defparam \Sdram_Control_4Port|mLENGTH[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|Equal5~2 (
// Equation(s):
// \Sdram_Control_4Port|Equal5~2_combout  = ( \Sdram_Control_4Port|Equal5~0_combout  & ( (!\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & (\Sdram_Control_4Port|Equal7~0_combout  & (!\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & !\Sdram_Control_4Port|ST[0]~DUPLICATE_q 
// ))) ) )

	.dataa(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal5~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal5~2 .lut_mask = 64'h0000000020002000;
defparam \Sdram_Control_4Port|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \Sdram_Control_4Port|control1|init_timer[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|init_timer[0]~0_combout  = !\Sdram_Control_4Port|control1|init_timer [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|control1|init_timer [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|init_timer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|init_timer[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \Sdram_Control_4Port|control1|init_timer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan0~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan0~0_combout  = ( \Sdram_Control_4Port|control1|init_timer [0] & ( \Sdram_Control_4Port|control1|init_timer [3] ) ) # ( !\Sdram_Control_4Port|control1|init_timer [0] & ( (\Sdram_Control_4Port|control1|init_timer [3] & 
// ((\Sdram_Control_4Port|control1|init_timer [1]) # (\Sdram_Control_4Port|control1|init_timer [2]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datab(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan0~0 .lut_mask = 64'h1515151555555555;
defparam \Sdram_Control_4Port|control1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \Sdram_Control_4Port|control1|init_timer[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan0~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan0~1_combout  = ( \Sdram_Control_4Port|control1|init_timer [6] & ( \Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [8] & 
// !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|control1|init_timer [6] & ( \Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [8] & 
// !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ) ) ) ) # ( \Sdram_Control_4Port|control1|init_timer [6] & ( !\Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [8] & 
// !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|control1|init_timer [6] & ( !\Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [8] & 
// ((!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ) # ((!\Sdram_Control_4Port|control1|LessThan0~0_combout  & !\Sdram_Control_4Port|control1|init_timer [4])))) ) ) )

	.dataa(!\Sdram_Control_4Port|control1|LessThan0~0_combout ),
	.datab(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datad(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|control1|init_timer [6]),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan0~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan0~1 .lut_mask = 64'hF080F000F000F000;
defparam \Sdram_Control_4Port|control1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \Sdram_Control_4Port|control1|init_timer[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N57
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan1~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan1~1_combout  = ( \Sdram_Control_4Port|control1|init_timer [12] & ( (\Sdram_Control_4Port|control1|init_timer [11] & \Sdram_Control_4Port|control1|init_timer [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [11]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [10]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan1~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan1~1 .lut_mask = 64'h00000000000F000F;
defparam \Sdram_Control_4Port|control1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~9 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~9_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [13] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~30  ))
// \Sdram_Control_4Port|control1|Add1~10  = CARRY(( \Sdram_Control_4Port|control1|init_timer [13] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~30  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~9_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~5 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~5_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [14] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~10  ))
// \Sdram_Control_4Port|control1|Add1~6  = CARRY(( \Sdram_Control_4Port|control1|init_timer [14] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~5_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|control1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \Sdram_Control_4Port|control1|init_timer[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~1_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [15] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~6  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \Sdram_Control_4Port|control1|init_timer[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan0~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan0~2_combout  = ( !\Sdram_Control_4Port|control1|init_timer [15] & ( \Sdram_Control_4Port|control1|init_timer [14] & ( (!\Sdram_Control_4Port|control1|init_timer [13] & 
// (((!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ) # (!\Sdram_Control_4Port|control1|LessThan1~1_combout )) # (\Sdram_Control_4Port|control1|LessThan0~1_combout ))) ) ) ) # ( !\Sdram_Control_4Port|control1|init_timer [15] & ( 
// !\Sdram_Control_4Port|control1|init_timer [14] ) )

	.dataa(!\Sdram_Control_4Port|control1|LessThan0~1_combout ),
	.datab(!\Sdram_Control_4Port|control1|init_timer [13]),
	.datac(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datae(!\Sdram_Control_4Port|control1|init_timer [15]),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan0~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan0~2 .lut_mask = 64'hFFFF0000CCC40000;
defparam \Sdram_Control_4Port|control1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N49
dffeas \Sdram_Control_4Port|control1|init_timer[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|init_timer[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~57 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~57_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [0] ) + ( \Sdram_Control_4Port|control1|init_timer [1] ) + ( !VCC ))
// \Sdram_Control_4Port|control1|Add1~58  = CARRY(( \Sdram_Control_4Port|control1|init_timer [0] ) + ( \Sdram_Control_4Port|control1|init_timer [1] ) + ( !VCC ))

	.dataa(!\Sdram_Control_4Port|control1|init_timer [1]),
	.datab(!\Sdram_Control_4Port|control1|init_timer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~57_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~57 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~57 .lut_mask = 64'h0000AAAA00003333;
defparam \Sdram_Control_4Port|control1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \Sdram_Control_4Port|control1|init_timer[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~53 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~53_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [2] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~58  ))
// \Sdram_Control_4Port|control1|Add1~54  = CARRY(( \Sdram_Control_4Port|control1|init_timer [2] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~53_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~53 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|control1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N4
dffeas \Sdram_Control_4Port|control1|init_timer[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~41 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~41_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [3] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~54  ))
// \Sdram_Control_4Port|control1|Add1~42  = CARRY(( \Sdram_Control_4Port|control1|init_timer [3] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~54  ))

	.dataa(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~41_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~41 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|control1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \Sdram_Control_4Port|control1|init_timer[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~49 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~49_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [4] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~42  ))
// \Sdram_Control_4Port|control1|Add1~50  = CARRY(( \Sdram_Control_4Port|control1|init_timer [4] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~49_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~49 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|control1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \Sdram_Control_4Port|control1|init_timer[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~45 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~45_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~50  ))
// \Sdram_Control_4Port|control1|Add1~46  = CARRY(( \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~50  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~45_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~45 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N13
dffeas \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~17 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~17_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [6] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~46  ))
// \Sdram_Control_4Port|control1|Add1~18  = CARRY(( \Sdram_Control_4Port|control1|init_timer [6] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~46  ))

	.dataa(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~17_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|control1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \Sdram_Control_4Port|control1|init_timer[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~25 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~25_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~18  ))
// \Sdram_Control_4Port|control1|Add1~26  = CARRY(( \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~18  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~25_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~21 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~21_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [8] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~26  ))
// \Sdram_Control_4Port|control1|Add1~22  = CARRY(( \Sdram_Control_4Port|control1|init_timer [8] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~26  ))

	.dataa(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~21_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|control1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N22
dffeas \Sdram_Control_4Port|control1|init_timer[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~13 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~13_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [9] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~22  ))
// \Sdram_Control_4Port|control1|Add1~14  = CARRY(( \Sdram_Control_4Port|control1|init_timer [9] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~22  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~13_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \Sdram_Control_4Port|control1|init_timer[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~37 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~37_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [10] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~14  ))
// \Sdram_Control_4Port|control1|Add1~38  = CARRY(( \Sdram_Control_4Port|control1|init_timer [10] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~37_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|control1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N28
dffeas \Sdram_Control_4Port|control1|init_timer[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~33 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~33_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~38  ))
// \Sdram_Control_4Port|control1|Add1~34  = CARRY(( \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~38  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~33_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|control1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add1~29 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add1~29_sumout  = SUM(( \Sdram_Control_4Port|control1|init_timer [12] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~34  ))
// \Sdram_Control_4Port|control1|Add1~30  = CARRY(( \Sdram_Control_4Port|control1|init_timer [12] ) + ( GND ) + ( \Sdram_Control_4Port|control1|Add1~34  ))

	.dataa(!\Sdram_Control_4Port|control1|init_timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add1~29_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add1~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|control1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N34
dffeas \Sdram_Control_4Port|control1|init_timer[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \Sdram_Control_4Port|control1|init_timer[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan1~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan1~0_combout  = ( \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & ( (!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q  & ((!\Sdram_Control_4Port|control1|init_timer [8]) # 
// (!\Sdram_Control_4Port|control1|init_timer [6]))) ) ) # ( !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & ( !\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q  ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan1~0 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \Sdram_Control_4Port|control1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LessThan1~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|LessThan1~2_combout  = ( \Sdram_Control_4Port|control1|LessThan1~0_combout  & ( (!\Sdram_Control_4Port|control1|init_timer [15] & ((!\Sdram_Control_4Port|control1|init_timer [13]) # (!\Sdram_Control_4Port|control1|init_timer 
// [14]))) ) ) # ( !\Sdram_Control_4Port|control1|LessThan1~0_combout  & ( (!\Sdram_Control_4Port|control1|init_timer [15] & ((!\Sdram_Control_4Port|control1|init_timer [14]) # ((!\Sdram_Control_4Port|control1|init_timer [13] & 
// !\Sdram_Control_4Port|control1|LessThan1~1_combout )))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [13]),
	.datab(!\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datac(!\Sdram_Control_4Port|control1|init_timer [14]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [15]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LessThan1~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LessThan1~2 .lut_mask = 64'hF800F800FA00FA00;
defparam \Sdram_Control_4Port|control1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \Sdram_Control_4Port|control1|INIT_REQ (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|INIT_REQ .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|WR_MASK~1 (
// Equation(s):
// \Sdram_Control_4Port|WR_MASK~1_combout  = ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( (!\Sdram_Control_4Port|mWR_DONE~q  & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ) ) )

	.dataa(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|WR_MASK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|WR_MASK~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|WR_MASK~1 .lut_mask = 64'h2222222200000000;
defparam \Sdram_Control_4Port|WR_MASK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N38
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N55
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( (((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0080FF7F0000FFFF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N19
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0020FFDF0000FFFF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N50
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N11
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ 
// (((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h44BB44BB44BB44BB;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N10
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # 
// ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q )))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF00FF10EF10EF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N40
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N55
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h9999999999999999;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N23
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N16
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0020002000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0000FFFF5050AFAF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N37
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N4
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N28
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N46
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [9] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [6]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N23
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N19
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N16
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N59
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N7
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 64'h6699669999669966;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N49
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6])) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [5] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6])) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 64'h6699669999669966;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N58
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N13
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N58
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N13
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N58
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N52
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N56
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N34
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [3]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N28
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 64'h6969696996969696;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N22
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N45
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N46
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3])) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [2] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3])) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N25
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N9
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0])) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0])) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0])) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [1] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0])) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 64'h6969969696966969;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N10
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3 .lut_mask = 64'h0000000000000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N40
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N1
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N31
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0] $ 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~35  = SHARE((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [0]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34 .lut_mask = 64'h0000CFCF00003C3C;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~35  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34_cout  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~31  = SHARE((\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~34_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~35 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~31  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30_cout  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27  = SHARE((\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~30_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~31 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26 .lut_mask = 64'h000030300000C3C3;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [3]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15  = SHARE((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~26_cout ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~27 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout ),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14 ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [4]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19  = SHARE((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14 ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~15 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout ),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 .lut_mask = 64'h000000F00000F00F;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a 
// [5]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23  = SHARE((\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~18 ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~19 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22 ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21 .lut_mask = 64'h000055000000AA55;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [6]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]) 
// ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3  = SHARE((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~22 ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~23 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout ),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2 ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 .lut_mask = 64'h000000CC0000CC33;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N52
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [7]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6  = CARRY(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]) 
// ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2  ))
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7  = SHARE((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~2 ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout ),
	.cout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6 ),
	.shareout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout  = SUM(( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a 
// [8]) ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7  ) + ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6  ))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6 ),
	.sharein(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~7 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 .lut_mask = 64'h0000000000009999;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan8~2 (
// Equation(s):
// \Sdram_Control_4Port|LessThan8~2_combout  = ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout  & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan8~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan8~2 .lut_mask = 64'h8000000000000000;
defparam \Sdram_Control_4Port|LessThan8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Sdram_Control_4Port|WR_MASK[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|WR_MASK[0]~0_combout  = ( \Sdram_Control_4Port|mLENGTH[3]~3_combout  & ( ((\Sdram_Control_4Port|Equal5~2_combout  & \Sdram_Control_4Port|mLENGTH[8]~1_combout )) # (\Sdram_Control_4Port|mWR_DONE~q ) ) ) # ( 
// !\Sdram_Control_4Port|mLENGTH[3]~3_combout  & ( ((\Sdram_Control_4Port|Equal5~2_combout  & (\Sdram_Control_4Port|mLENGTH[8]~1_combout  & !\Sdram_Control_4Port|LessThan8~2_combout ))) # (\Sdram_Control_4Port|mWR_DONE~q ) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~2_combout ),
	.datab(!\Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.datac(!\Sdram_Control_4Port|LessThan8~2_combout ),
	.datad(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mLENGTH[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|WR_MASK[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|WR_MASK[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|WR_MASK[0]~0 .lut_mask = 64'h10FF10FF11FF11FF;
defparam \Sdram_Control_4Port|WR_MASK[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N2
dffeas \Sdram_Control_4Port|WR_MASK[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|WR_MASK~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|WR_MASK[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|WR_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|WR_MASK[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|WR_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|mLENGTH[8]~1 (
// Equation(s):
// \Sdram_Control_4Port|mLENGTH[8]~1_combout  = ( !\Sdram_Control_4Port|WR_MASK [0] & ( \u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (!\Sdram_Control_4Port|mWR~q  & (!\Sdram_Control_4Port|RD_MASK [0] & !\Sdram_Control_4Port|WR_MASK [1])) ) ) ) # ( 
// !\Sdram_Control_4Port|WR_MASK [0] & ( !\u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (!\Sdram_Control_4Port|mWR~q  & (!\Sdram_Control_4Port|RD_MASK [0] & (\reset_n~input_o  & !\Sdram_Control_4Port|WR_MASK [1]))) ) ) )

	.dataa(!\Sdram_Control_4Port|mWR~q ),
	.datab(!\Sdram_Control_4Port|RD_MASK [0]),
	.datac(!\reset_n~input_o ),
	.datad(!\Sdram_Control_4Port|WR_MASK [1]),
	.datae(!\Sdram_Control_4Port|WR_MASK [0]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[8]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|mLENGTH[8]~1 .lut_mask = 64'h0800000088000000;
defparam \Sdram_Control_4Port|mLENGTH[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N59
dffeas \Sdram_Control_4Port|ST[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Equal7~1 (
// Equation(s):
// \Sdram_Control_4Port|Equal7~1_combout  = ( \Sdram_Control_4Port|ST[1]~DUPLICATE_q  & ( (\Sdram_Control_4Port|ST [0] & (\Sdram_Control_4Port|ST [2] & (\Sdram_Control_4Port|Equal5~0_combout  & \Sdram_Control_4Port|Equal7~0_combout ))) ) )

	.dataa(!\Sdram_Control_4Port|ST [0]),
	.datab(!\Sdram_Control_4Port|ST [2]),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal7~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal7~1 .lut_mask = 64'h0000000000010001;
defparam \Sdram_Control_4Port|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~1 (
// Equation(s):
// \Sdram_Control_4Port|Add4~1_sumout  = SUM(( \Sdram_Control_4Port|ST[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Sdram_Control_4Port|Add4~2  = CARRY(( \Sdram_Control_4Port|ST[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~1_sumout ),
	.cout(\Sdram_Control_4Port|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~29 (
// Equation(s):
// \Sdram_Control_4Port|Add4~29_sumout  = SUM(( \Sdram_Control_4Port|ST[1]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~2  ))
// \Sdram_Control_4Port|Add4~30  = CARRY(( \Sdram_Control_4Port|ST[1]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~2  ))

	.dataa(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~29_sumout ),
	.cout(\Sdram_Control_4Port|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~5 (
// Equation(s):
// \Sdram_Control_4Port|Add4~5_sumout  = SUM(( \Sdram_Control_4Port|ST[2]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~30  ))
// \Sdram_Control_4Port|Add4~6  = CARRY(( \Sdram_Control_4Port|ST[2]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~5_sumout ),
	.cout(\Sdram_Control_4Port|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~33 (
// Equation(s):
// \Sdram_Control_4Port|Add4~33_sumout  = SUM(( \Sdram_Control_4Port|ST [3] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~6  ))
// \Sdram_Control_4Port|Add4~34  = CARRY(( \Sdram_Control_4Port|ST [3] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~6  ))

	.dataa(!\Sdram_Control_4Port|ST [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~33_sumout ),
	.cout(\Sdram_Control_4Port|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Selector8~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector8~0_combout  = ( \Sdram_Control_4Port|Add4~33_sumout  & ( ((!\Sdram_Control_4Port|Equal5~0_combout ) # ((!\Sdram_Control_4Port|Equal7~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q ))) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector8~0 .lut_mask = 64'h00000000FFDFFFDF;
defparam \Sdram_Control_4Port|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \Sdram_Control_4Port|ST[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan8~0 (
// Equation(s):
// \Sdram_Control_4Port|LessThan8~0_combout  = ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan8~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \Sdram_Control_4Port|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|mLENGTH[3]~0 (
// Equation(s):
// \Sdram_Control_4Port|mLENGTH[3]~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  
// & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ) ) ) 
// ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout 
//  & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & 
// ((!\Sdram_Control_4Port|LessThan8~0_combout ) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout )))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout ),
	.datab(!\Sdram_Control_4Port|LessThan8~0_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mLENGTH[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[3]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mLENGTH[3]~0 .lut_mask = 64'h00D000F000F000F0;
defparam \Sdram_Control_4Port|mLENGTH[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \Sdram_Control_4Port|mLENGTH[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mLENGTH[3]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mLENGTH [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mLENGTH[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Equal0~2 (
// Equation(s):
// \Sdram_Control_4Port|Equal0~2_combout  = ( \Sdram_Control_4Port|ST [3] & ( \Sdram_Control_4Port|mLENGTH [3] & ( (\Sdram_Control_4Port|Equal5~0_combout  & (\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & (!\Sdram_Control_4Port|ST [8] $ 
// (\Sdram_Control_4Port|mLENGTH [8])))) ) ) ) # ( !\Sdram_Control_4Port|ST [3] & ( !\Sdram_Control_4Port|mLENGTH [3] & ( (\Sdram_Control_4Port|Equal5~0_combout  & (\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & (!\Sdram_Control_4Port|ST [8] $ 
// (\Sdram_Control_4Port|mLENGTH [8])))) ) ) )

	.dataa(!\Sdram_Control_4Port|ST [8]),
	.datab(!\Sdram_Control_4Port|mLENGTH [8]),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|ST [3]),
	.dataf(!\Sdram_Control_4Port|mLENGTH [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal0~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal0~2 .lut_mask = 64'h0009000000000009;
defparam \Sdram_Control_4Port|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|mRD_DONE~0 (
// Equation(s):
// \Sdram_Control_4Port|mRD_DONE~0_combout  = ( \Sdram_Control_4Port|mRD_DONE~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( \Sdram_Control_4Port|Read~q  ) ) ) # ( !\Sdram_Control_4Port|mRD_DONE~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( 
// (\Sdram_Control_4Port|Read~q  & (\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & (\Sdram_Control_4Port|ST [2] & !\Sdram_Control_4Port|Equal7~1_combout ))) ) ) ) # ( \Sdram_Control_4Port|mRD_DONE~q  & ( !\Sdram_Control_4Port|Equal0~2_combout  & ( 
// \Sdram_Control_4Port|Read~q  ) ) )

	.dataa(!\Sdram_Control_4Port|Read~q ),
	.datab(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|Equal7~1_combout ),
	.datae(!\Sdram_Control_4Port|mRD_DONE~q ),
	.dataf(!\Sdram_Control_4Port|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mRD_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mRD_DONE~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mRD_DONE~0 .lut_mask = 64'h0000555501005555;
defparam \Sdram_Control_4Port|mRD_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \Sdram_Control_4Port|mRD_DONE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mRD_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mRD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mRD_DONE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mRD_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Sdram_Control_4Port|RD_MASK[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|RD_MASK[0]~0_combout  = ( !\Sdram_Control_4Port|mRD_DONE~q  & ( ((\Sdram_Control_4Port|Equal5~2_combout  & (\Sdram_Control_4Port|mLENGTH[8]~1_combout  & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout 
// ))) # (\Sdram_Control_4Port|RD_MASK [0]) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~2_combout ),
	.datab(!\Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(!\Sdram_Control_4Port|RD_MASK [0]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mRD_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|RD_MASK[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|RD_MASK[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|RD_MASK[0]~0 .lut_mask = 64'h10FF10FF00000000;
defparam \Sdram_Control_4Port|RD_MASK[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \Sdram_Control_4Port|RD_MASK[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|RD_MASK[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|RD_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|RD_MASK[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|RD_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N10
dffeas \Sdram_Control_4Port|Pre_RD (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|RD_MASK [0]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|Pre_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|Pre_RD .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|Pre_RD .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \Sdram_Control_4Port|ST[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|Equal6~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal6~0_combout  = ( \Sdram_Control_4Port|ST [0] & ( !\Sdram_Control_4Port|ST [1] ) )

	.dataa(!\Sdram_Control_4Port|ST [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal6~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Sdram_Control_4Port|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Selector1~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector1~0_combout  = ( \Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|Equal6~0_combout  & ( (\Sdram_Control_4Port|RD_MASK [0] & (!\Sdram_Control_4Port|Pre_RD~q  & ((!\Sdram_Control_4Port|Equal5~0_combout ) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q )))) ) ) ) # ( !\Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|Equal6~0_combout  & ( (\Sdram_Control_4Port|RD_MASK [0] & !\Sdram_Control_4Port|Pre_RD~q ) ) ) ) # ( 
// \Sdram_Control_4Port|Equal7~0_combout  & ( !\Sdram_Control_4Port|Equal6~0_combout  & ( (\Sdram_Control_4Port|RD_MASK [0] & !\Sdram_Control_4Port|Pre_RD~q ) ) ) ) # ( !\Sdram_Control_4Port|Equal7~0_combout  & ( !\Sdram_Control_4Port|Equal6~0_combout  & ( 
// (\Sdram_Control_4Port|RD_MASK [0] & !\Sdram_Control_4Port|Pre_RD~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datab(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|RD_MASK [0]),
	.datad(!\Sdram_Control_4Port|Pre_RD~q ),
	.datae(!\Sdram_Control_4Port|Equal7~0_combout ),
	.dataf(!\Sdram_Control_4Port|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector1~0 .lut_mask = 64'h0F000F000F000B00;
defparam \Sdram_Control_4Port|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \Sdram_Control_4Port|Pre_WR (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mWR~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|Pre_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|Pre_WR .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|Pre_WR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|ST[7]~1 (
// Equation(s):
// \Sdram_Control_4Port|ST[7]~1_combout  = ( \Sdram_Control_4Port|mWR~q  & ( (!\Sdram_Control_4Port|Pre_WR~q ) # ((!\Sdram_Control_4Port|Pre_RD~q  & \Sdram_Control_4Port|RD_MASK [0])) ) ) # ( !\Sdram_Control_4Port|mWR~q  & ( (!\Sdram_Control_4Port|Pre_RD~q  
// & \Sdram_Control_4Port|RD_MASK [0]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|Pre_WR~q ),
	.datac(!\Sdram_Control_4Port|Pre_RD~q ),
	.datad(!\Sdram_Control_4Port|RD_MASK [0]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mWR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|ST[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[7]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|ST[7]~1 .lut_mask = 64'h00F000F0CCFCCCFC;
defparam \Sdram_Control_4Port|ST[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Equal5~1 (
// Equation(s):
// \Sdram_Control_4Port|Equal5~1_combout  = ( !\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & ( (\Sdram_Control_4Port|Equal5~0_combout  & \Sdram_Control_4Port|Equal7~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal5~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal5~1 .lut_mask = 64'h0033003300000000;
defparam \Sdram_Control_4Port|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \Sdram_Control_4Port|CMD[1]~0 (
// Equation(s):
// \Sdram_Control_4Port|CMD[1]~0_combout  = ( \Sdram_Control_4Port|ST [0] & ( (\Sdram_Control_4Port|control1|CMD_ACK~q  & (!\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & \Sdram_Control_4Port|Equal5~1_combout )) ) ) # ( !\Sdram_Control_4Port|ST [0] & ( 
// (\Sdram_Control_4Port|ST[7]~1_combout  & (!\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & \Sdram_Control_4Port|Equal5~1_combout )) ) )

	.dataa(!\Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datab(!\Sdram_Control_4Port|ST[7]~1_combout ),
	.datac(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|CMD[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|CMD[1]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|CMD[1]~0 .lut_mask = 64'h0030003000500050;
defparam \Sdram_Control_4Port|CMD[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N43
dffeas \Sdram_Control_4Port|CMD[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|CMD[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|CMD[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|Selector0~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector0~0_combout  = ( \Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|Equal5~0_combout  & ( (!\Sdram_Control_4Port|RD_MASK [0] & ((!\Sdram_Control_4Port|Equal6~0_combout ) # ((\Sdram_Control_4Port|ST [2])))) # 
// (\Sdram_Control_4Port|RD_MASK [0] & (\Sdram_Control_4Port|Pre_RD~q  & ((!\Sdram_Control_4Port|Equal6~0_combout ) # (\Sdram_Control_4Port|ST [2])))) ) ) ) # ( !\Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|Equal5~0_combout  & ( 
// (!\Sdram_Control_4Port|RD_MASK [0]) # (\Sdram_Control_4Port|Pre_RD~q ) ) ) ) # ( \Sdram_Control_4Port|Equal7~0_combout  & ( !\Sdram_Control_4Port|Equal5~0_combout  & ( (!\Sdram_Control_4Port|RD_MASK [0]) # (\Sdram_Control_4Port|Pre_RD~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|Equal7~0_combout  & ( !\Sdram_Control_4Port|Equal5~0_combout  & ( (!\Sdram_Control_4Port|RD_MASK [0]) # (\Sdram_Control_4Port|Pre_RD~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|RD_MASK [0]),
	.datab(!\Sdram_Control_4Port|Equal6~0_combout ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|Pre_RD~q ),
	.datae(!\Sdram_Control_4Port|Equal7~0_combout ),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector0~0 .lut_mask = 64'hAAFFAAFFAAFF8ACF;
defparam \Sdram_Control_4Port|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \Sdram_Control_4Port|CMD[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|CMD[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Equal1~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|Equal1~0_combout  = (\Sdram_Control_4Port|CMD [0] & !\Sdram_Control_4Port|CMD [1])

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|CMD [0]),
	.datac(!\Sdram_Control_4Port|CMD [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Equal1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Equal1~0 .lut_mask = 64'h3030303030303030;
defparam \Sdram_Control_4Port|control1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N1
dffeas \Sdram_Control_4Port|control1|READA (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|READA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|READA .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|READA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \Sdram_Control_4Port|command1|do_reada~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|do_reada~0_combout  = ( !\Sdram_Control_4Port|command1|do_reada~q  & ( \Sdram_Control_4Port|control1|READA~q  & ( (!\Sdram_Control_4Port|command1|rp_done~q  & (!\Sdram_Control_4Port|control1|INIT_REQ~q  & 
// (!\Sdram_Control_4Port|command1|command_done~q  & !\Sdram_Control_4Port|control1|REF_REQ~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|rp_done~q ),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|command1|command_done~q ),
	.datad(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datae(!\Sdram_Control_4Port|command1|do_reada~q ),
	.dataf(!\Sdram_Control_4Port|control1|READA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|do_reada~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_reada~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|do_reada~0 .lut_mask = 64'h0000000080000000;
defparam \Sdram_Control_4Port|command1|do_reada~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \Sdram_Control_4Port|command1|do_reada (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|do_reada~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_reada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_reada .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_reada .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LOAD_MODE~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|LOAD_MODE~1_combout  = ( !\Sdram_Control_4Port|control1|init_timer [2] & ( (!\Sdram_Control_4Port|control1|init_timer [8] & (\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & (\Sdram_Control_4Port|control1|init_timer 
// [3] & \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datab(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datad(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LOAD_MODE~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LOAD_MODE~1 .lut_mask = 64'h0002000200000000;
defparam \Sdram_Control_4Port|control1|LOAD_MODE~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LOAD_MODE~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|LOAD_MODE~2_combout  = ( !\Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [4] & (\Sdram_Control_4Port|control1|LOAD_MODE~1_combout  & !\Sdram_Control_4Port|control1|init_timer [6])) 
// ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datac(!\Sdram_Control_4Port|control1|LOAD_MODE~1_combout ),
	.datad(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LOAD_MODE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LOAD_MODE~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LOAD_MODE~2 .lut_mask = 64'h0C000C0000000000;
defparam \Sdram_Control_4Port|control1|LOAD_MODE~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LOAD_MODE~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|LOAD_MODE~0_combout  = ( \Sdram_Control_4Port|control1|init_timer [14] & ( (!\Sdram_Control_4Port|control1|init_timer [1] & (!\Sdram_Control_4Port|control1|init_timer [0] & (!\Sdram_Control_4Port|control1|init_timer [15] & 
// !\Sdram_Control_4Port|control1|init_timer [13]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [1]),
	.datab(!\Sdram_Control_4Port|control1|init_timer [0]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [15]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [13]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LOAD_MODE~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LOAD_MODE~0 .lut_mask = 64'h0000000080008000;
defparam \Sdram_Control_4Port|control1|LOAD_MODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always4~3 (
// Equation(s):
// \Sdram_Control_4Port|control1|always4~3_combout  = ( \Sdram_Control_4Port|control1|init_timer [5] & ( (\Sdram_Control_4Port|control1|init_timer [6] & (!\Sdram_Control_4Port|control1|init_timer [4] $ (\Sdram_Control_4Port|control1|init_timer [2]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always4~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always4~3 .lut_mask = 64'h0000000000A500A5;
defparam \Sdram_Control_4Port|control1|always4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always4~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|always4~0_combout  = ( !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & ( (!\Sdram_Control_4Port|control1|init_timer [8] & \Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always4~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Sdram_Control_4Port|control1|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always4~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|always4~1_combout  = ( \Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & ( (\Sdram_Control_4Port|control1|init_timer [8] & (!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q  & 
// \Sdram_Control_4Port|control1|init_timer [3])) ) ) # ( !\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q  & ( (!\Sdram_Control_4Port|control1|init_timer [8] & (\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q  & 
// !\Sdram_Control_4Port|control1|init_timer [3])) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always4~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always4~1 .lut_mask = 64'h0A000A0000500050;
defparam \Sdram_Control_4Port|control1|always4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always4~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|always4~2_combout  = ( \Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [6] & ((!\Sdram_Control_4Port|control1|init_timer [4] & (\Sdram_Control_4Port|control1|init_timer [2] & 
// !\Sdram_Control_4Port|control1|init_timer [3])) # (\Sdram_Control_4Port|control1|init_timer [4] & (!\Sdram_Control_4Port|control1|init_timer [2] & \Sdram_Control_4Port|control1|init_timer [3])))) ) ) # ( !\Sdram_Control_4Port|control1|init_timer [5] & ( 
// (!\Sdram_Control_4Port|control1|init_timer [4] & (\Sdram_Control_4Port|control1|init_timer [2] & (\Sdram_Control_4Port|control1|init_timer [3] & \Sdram_Control_4Port|control1|init_timer [6]))) # (\Sdram_Control_4Port|control1|init_timer [4] & 
// (!\Sdram_Control_4Port|control1|init_timer [2] & (!\Sdram_Control_4Port|control1|init_timer [3] & !\Sdram_Control_4Port|control1|init_timer [6]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datab(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always4~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always4~2 .lut_mask = 64'h4002400224002400;
defparam \Sdram_Control_4Port|control1|always4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always4~4 (
// Equation(s):
// \Sdram_Control_4Port|control1|always4~4_combout  = ( \Sdram_Control_4Port|control1|always4~1_combout  & ( \Sdram_Control_4Port|control1|always4~2_combout  & ( (\Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & 
// (\Sdram_Control_4Port|control1|LessThan1~1_combout  & ((\Sdram_Control_4Port|control1|always4~0_combout ) # (\Sdram_Control_4Port|control1|always4~3_combout )))) ) ) ) # ( !\Sdram_Control_4Port|control1|always4~1_combout  & ( 
// \Sdram_Control_4Port|control1|always4~2_combout  & ( (\Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & (\Sdram_Control_4Port|control1|always4~0_combout  & \Sdram_Control_4Port|control1|LessThan1~1_combout )) ) ) ) # ( 
// \Sdram_Control_4Port|control1|always4~1_combout  & ( !\Sdram_Control_4Port|control1|always4~2_combout  & ( (\Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & (\Sdram_Control_4Port|control1|always4~3_combout  & 
// \Sdram_Control_4Port|control1|LessThan1~1_combout )) ) ) )

	.dataa(!\Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.datab(!\Sdram_Control_4Port|control1|always4~3_combout ),
	.datac(!\Sdram_Control_4Port|control1|always4~0_combout ),
	.datad(!\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datae(!\Sdram_Control_4Port|control1|always4~1_combout ),
	.dataf(!\Sdram_Control_4Port|control1|always4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always4~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always4~4 .lut_mask = 64'h0000001100050015;
defparam \Sdram_Control_4Port|control1|always4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \Sdram_Control_4Port|control1|LOAD_MODE~3 (
// Equation(s):
// \Sdram_Control_4Port|control1|LOAD_MODE~3_combout  = ( !\Sdram_Control_4Port|control1|LessThan1~2_combout  & ( (\Sdram_Control_4Port|control1|LOAD_MODE~2_combout  & (!\Sdram_Control_4Port|control1|always4~4_combout  & 
// (\Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & \Sdram_Control_4Port|control1|LessThan1~1_combout ))) ) )

	.dataa(!\Sdram_Control_4Port|control1|LOAD_MODE~2_combout ),
	.datab(!\Sdram_Control_4Port|control1|always4~4_combout ),
	.datac(!\Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.datad(!\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|LOAD_MODE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LOAD_MODE~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|LOAD_MODE~3 .lut_mask = 64'h0004000400000000;
defparam \Sdram_Control_4Port|control1|LOAD_MODE~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \Sdram_Control_4Port|control1|LOAD_MODE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|LOAD_MODE~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|LOAD_MODE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always0~3 (
// Equation(s):
// \Sdram_Control_4Port|command1|always0~3_combout  = ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( !\Sdram_Control_4Port|command1|command_done~q  & ( \Sdram_Control_4Port|control1|LOAD_MODE~q  ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|LOAD_MODE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.dataf(!\Sdram_Control_4Port|command1|command_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always0~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always0~3 .lut_mask = 64'h3333000000000000;
defparam \Sdram_Control_4Port|command1|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N25
dffeas \Sdram_Control_4Port|command1|do_load_mode (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|always0~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_load_mode .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \Sdram_Control_4Port|control1|init_timer[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|init_timer[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \Sdram_Control_4Port|control1|PRECHARGE~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|PRECHARGE~0_combout  = ( !\Sdram_Control_4Port|control1|init_timer [5] & ( (!\Sdram_Control_4Port|control1|init_timer [3] & (\Sdram_Control_4Port|control1|init_timer [2] & (\Sdram_Control_4Port|control1|init_timer [4] & 
// \Sdram_Control_4Port|control1|init_timer [6]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|init_timer [3]),
	.datab(!\Sdram_Control_4Port|control1|init_timer [2]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [4]),
	.datad(!\Sdram_Control_4Port|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|PRECHARGE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|PRECHARGE~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|PRECHARGE~0 .lut_mask = 64'h0002000200000000;
defparam \Sdram_Control_4Port|control1|PRECHARGE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \Sdram_Control_4Port|control1|PRECHARGE~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|PRECHARGE~1_combout  = ( \Sdram_Control_4Port|control1|PRECHARGE~0_combout  & ( \Sdram_Control_4Port|control1|LessThan1~1_combout  & ( (\Sdram_Control_4Port|control1|LOAD_MODE~0_combout  & 
// (\Sdram_Control_4Port|control1|init_timer [7] & (\Sdram_Control_4Port|control1|init_timer [8] & !\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|control1|LOAD_MODE~0_combout ),
	.datab(!\Sdram_Control_4Port|control1|init_timer [7]),
	.datac(!\Sdram_Control_4Port|control1|init_timer [8]),
	.datad(!\Sdram_Control_4Port|control1|init_timer[9]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|control1|PRECHARGE~0_combout ),
	.dataf(!\Sdram_Control_4Port|control1|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|PRECHARGE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|PRECHARGE~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|PRECHARGE~1 .lut_mask = 64'h0000000000000100;
defparam \Sdram_Control_4Port|control1|PRECHARGE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N43
dffeas \Sdram_Control_4Port|control1|PRECHARGE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|PRECHARGE~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|PRECHARGE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always0~2 (
// Equation(s):
// \Sdram_Control_4Port|command1|always0~2_combout  = ( !\Sdram_Control_4Port|command1|command_done~q  & ( (\Sdram_Control_4Port|control1|PRECHARGE~q  & !\Sdram_Control_4Port|command1|do_precharge~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|PRECHARGE~q ),
	.datad(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|command_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always0~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always0~2 .lut_mask = 64'h0F000F0000000000;
defparam \Sdram_Control_4Port|command1|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N52
dffeas \Sdram_Control_4Port|command1|do_precharge (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|always0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_precharge .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N51
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rw_flag~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|rw_flag~0_combout  = ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( !\Sdram_Control_4Port|command1|do_precharge~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_flag~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rw_flag~0 .lut_mask = 64'hFFFF000000000000;
defparam \Sdram_Control_4Port|command1|rw_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \Sdram_Control_4Port|command1|REF_ACK~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|REF_ACK~0_combout  = ( \Sdram_Control_4Port|command1|REF_ACK~q  & ( \Sdram_Control_4Port|command1|rw_flag~0_combout  & ( ((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # (\Sdram_Control_4Port|command1|do_refresh~q )) 
// # (\Sdram_Control_4Port|command1|do_reada~q ) ) ) ) # ( !\Sdram_Control_4Port|command1|REF_ACK~q  & ( \Sdram_Control_4Port|command1|rw_flag~0_combout  & ( (\Sdram_Control_4Port|command1|do_refresh~q  & \Sdram_Control_4Port|control1|REF_REQ~q ) ) ) ) # ( 
// \Sdram_Control_4Port|command1|REF_ACK~q  & ( !\Sdram_Control_4Port|command1|rw_flag~0_combout  ) ) # ( !\Sdram_Control_4Port|command1|REF_ACK~q  & ( !\Sdram_Control_4Port|command1|rw_flag~0_combout  & ( (\Sdram_Control_4Port|command1|do_refresh~q  & 
// \Sdram_Control_4Port|control1|REF_REQ~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datae(!\Sdram_Control_4Port|command1|REF_ACK~q ),
	.dataf(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|REF_ACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|REF_ACK~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|REF_ACK~0 .lut_mask = 64'h0033FFFF00337F7F;
defparam \Sdram_Control_4Port|command1|REF_ACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N44
dffeas \Sdram_Control_4Port|command1|REF_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|REF_ACK .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N25
dffeas \Sdram_Control_4Port|control1|timer[14]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[14]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~45 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~45_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [0] ) + ( VCC ) + ( !VCC ))
// \Sdram_Control_4Port|control1|Add0~46  = CARRY(( \Sdram_Control_4Port|control1|timer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~45_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~45 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N27
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~11 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~11_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & \Sdram_Control_4Port|control1|Add0~45_sumout )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|control1|Add0~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~11 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~11 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Sdram_Control_4Port|control1|timer~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N28
dffeas \Sdram_Control_4Port|control1|timer[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~33 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~33_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[1]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~46  ))
// \Sdram_Control_4Port|control1|Add0~34  = CARRY(( \Sdram_Control_4Port|control1|timer[1]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~33_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~8 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~8_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & \Sdram_Control_4Port|control1|Add0~33_sumout )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|control1|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~8 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~8 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Sdram_Control_4Port|control1|timer~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N43
dffeas \Sdram_Control_4Port|control1|timer[1]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~37 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~37_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [2] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~34  ))
// \Sdram_Control_4Port|control1|Add0~38  = CARRY(( \Sdram_Control_4Port|control1|timer [2] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~37_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N45
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~9 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~9_combout  = ( \Sdram_Control_4Port|control1|Add0~37_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|control1|timer~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N46
dffeas \Sdram_Control_4Port|control1|timer[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~21 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~21_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [3] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~38  ))
// \Sdram_Control_4Port|control1|Add0~22  = CARRY(( \Sdram_Control_4Port|control1|timer [3] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~21_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~5 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~5_combout  = ( \Sdram_Control_4Port|control1|INIT_REQ~q  ) # ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( \Sdram_Control_4Port|control1|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Sdram_Control_4Port|control1|timer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \Sdram_Control_4Port|control1|timer[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~53 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~53_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[4]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~22  ))
// \Sdram_Control_4Port|control1|Add0~54  = CARRY(( \Sdram_Control_4Port|control1|timer[4]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~22  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|timer[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~53_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~53 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~53 .lut_mask = 64'h0000000000003333;
defparam \Sdram_Control_4Port|control1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N33
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~13 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~13_combout  = ( \Sdram_Control_4Port|control1|Add0~53_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~13 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|control1|timer~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N34
dffeas \Sdram_Control_4Port|control1|timer[4]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~49 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~49_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[5]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~54  ))
// \Sdram_Control_4Port|control1|Add0~50  = CARRY(( \Sdram_Control_4Port|control1|timer[5]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~54  ))

	.dataa(!\Sdram_Control_4Port|control1|timer[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~49_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~49 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|control1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~12 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~12_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & \Sdram_Control_4Port|control1|Add0~49_sumout )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|control1|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~12 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~12 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Sdram_Control_4Port|control1|timer~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N31
dffeas \Sdram_Control_4Port|control1|timer[5]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~1_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [6] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~50  ))
// \Sdram_Control_4Port|control1|Add0~2  = CARRY(( \Sdram_Control_4Port|control1|timer [6] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~1_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N51
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~0_combout  = ( \Sdram_Control_4Port|control1|Add0~1_sumout  ) # ( !\Sdram_Control_4Port|control1|Add0~1_sumout  & ( \Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Sdram_Control_4Port|control1|timer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N52
dffeas \Sdram_Control_4Port|control1|timer[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~17 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~17_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [7] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~2  ))
// \Sdram_Control_4Port|control1|Add0~18  = CARRY(( \Sdram_Control_4Port|control1|timer [7] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~2  ))

	.dataa(!\Sdram_Control_4Port|control1|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~17_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|control1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~4 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~4_combout  = ( \Sdram_Control_4Port|control1|Add0~17_sumout  & ( \Sdram_Control_4Port|control1|INIT_REQ~q  ) ) # ( !\Sdram_Control_4Port|control1|Add0~17_sumout  & ( \Sdram_Control_4Port|control1|INIT_REQ~q  ) ) # ( 
// \Sdram_Control_4Port|control1|Add0~17_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|control1|Add0~17_sumout ),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \Sdram_Control_4Port|control1|timer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N13
dffeas \Sdram_Control_4Port|control1|timer[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~29 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~29_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [8] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~18  ))
// \Sdram_Control_4Port|control1|Add0~30  = CARRY(( \Sdram_Control_4Port|control1|timer [8] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~18  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|timer [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~29_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \Sdram_Control_4Port|control1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N9
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~7 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~7_combout  = ( \Sdram_Control_4Port|control1|Add0~29_sumout  ) # ( !\Sdram_Control_4Port|control1|Add0~29_sumout  & ( (\Sdram_Control_4Port|command1|REF_ACK~q ) # (\Sdram_Control_4Port|control1|INIT_REQ~q ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|command1|REF_ACK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~7 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \Sdram_Control_4Port|control1|timer~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N10
dffeas \Sdram_Control_4Port|control1|timer[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~25 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~25_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[9]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~30  ))
// \Sdram_Control_4Port|control1|Add0~26  = CARRY(( \Sdram_Control_4Port|control1|timer[9]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~30  ))

	.dataa(!\Sdram_Control_4Port|control1|timer[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~25_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|control1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~6 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~6_combout  = ( \Sdram_Control_4Port|control1|INIT_REQ~q  ) # ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( (\Sdram_Control_4Port|command1|REF_ACK~q ) # (\Sdram_Control_4Port|control1|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|Add0~25_sumout ),
	.datad(!\Sdram_Control_4Port|command1|REF_ACK~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~6 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \Sdram_Control_4Port|control1|timer~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N7
dffeas \Sdram_Control_4Port|control1|timer[9]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[9]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~57 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~57_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[10]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~26  ))
// \Sdram_Control_4Port|control1|Add0~58  = CARRY(( \Sdram_Control_4Port|control1|timer[10]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~26  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|timer[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~57_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~57 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \Sdram_Control_4Port|control1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~14 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~14_combout  = ( \Sdram_Control_4Port|control1|Add0~57_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~14 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|control1|timer~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N1
dffeas \Sdram_Control_4Port|control1|timer[10]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[10]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~61 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~61_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[11]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~58  ))
// \Sdram_Control_4Port|control1|Add0~62  = CARRY(( \Sdram_Control_4Port|control1|timer[11]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~61_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~61 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N3
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~15 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~15_combout  = ( \Sdram_Control_4Port|control1|Add0~61_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~15 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|control1|timer~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N4
dffeas \Sdram_Control_4Port|control1|timer[11]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[11]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~5 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~5_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [12] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~62  ))
// \Sdram_Control_4Port|control1|Add0~6  = CARRY(( \Sdram_Control_4Port|control1|timer [12] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~5_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|control1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N21
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~1_combout  = ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( \Sdram_Control_4Port|control1|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Sdram_Control_4Port|control1|timer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N22
dffeas \Sdram_Control_4Port|control1|timer[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~9 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~9_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [13] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~6  ))
// \Sdram_Control_4Port|control1|Add0~10  = CARRY(( \Sdram_Control_4Port|control1|timer [13] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~6  ))

	.dataa(!\Sdram_Control_4Port|control1|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~9_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~9 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|control1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~2_combout  = ( \Sdram_Control_4Port|control1|Add0~9_sumout  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|control1|timer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \Sdram_Control_4Port|control1|timer[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~41 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~41_sumout  = SUM(( \Sdram_Control_4Port|control1|timer[14]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~10  ))
// \Sdram_Control_4Port|control1|Add0~42  = CARRY(( \Sdram_Control_4Port|control1|timer[14]~DUPLICATE_q  ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~10  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|timer[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~41_sumout ),
	.cout(\Sdram_Control_4Port|control1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~41 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \Sdram_Control_4Port|control1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N24
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~10 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~10_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & \Sdram_Control_4Port|control1|Add0~41_sumout )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|control1|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~10 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \Sdram_Control_4Port|control1|timer~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N26
dffeas \Sdram_Control_4Port|control1|timer[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N44
dffeas \Sdram_Control_4Port|control1|timer[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N8
dffeas \Sdram_Control_4Port|control1|timer[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Equal3~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|Equal3~1_combout  = ( !\Sdram_Control_4Port|control1|timer [9] & ( (!\Sdram_Control_4Port|control1|timer [14] & (!\Sdram_Control_4Port|control1|timer [1] & (!\Sdram_Control_4Port|control1|timer [2] & 
// !\Sdram_Control_4Port|control1|timer [8]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|timer [14]),
	.datab(!\Sdram_Control_4Port|control1|timer [1]),
	.datac(!\Sdram_Control_4Port|control1|timer [2]),
	.datad(!\Sdram_Control_4Port|control1|timer [8]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|timer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Equal3~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Equal3~1 .lut_mask = 64'h8000800000000000;
defparam \Sdram_Control_4Port|control1|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N2
dffeas \Sdram_Control_4Port|control1|timer[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N35
dffeas \Sdram_Control_4Port|control1|timer[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N5
dffeas \Sdram_Control_4Port|control1|timer[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N32
dffeas \Sdram_Control_4Port|control1|timer[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Equal3~2 (
// Equation(s):
// \Sdram_Control_4Port|control1|Equal3~2_combout  = ( !\Sdram_Control_4Port|control1|timer [5] & ( (!\Sdram_Control_4Port|control1|timer [10] & (!\Sdram_Control_4Port|control1|timer [0] & (!\Sdram_Control_4Port|control1|timer [4] & 
// !\Sdram_Control_4Port|control1|timer [11]))) ) )

	.dataa(!\Sdram_Control_4Port|control1|timer [10]),
	.datab(!\Sdram_Control_4Port|control1|timer [0]),
	.datac(!\Sdram_Control_4Port|control1|timer [4]),
	.datad(!\Sdram_Control_4Port|control1|timer [11]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Equal3~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Equal3~2 .lut_mask = 64'h8000800000000000;
defparam \Sdram_Control_4Port|control1|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N39
cyclonev_lcell_comb \Sdram_Control_4Port|control1|REF_REQ~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|REF_REQ~0_combout  = ( !\Sdram_Control_4Port|command1|REF_ACK~q  & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( \Sdram_Control_4Port|control1|REF_REQ~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|REF_ACK~q ),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|REF_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|REF_REQ~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|REF_REQ~0 .lut_mask = 64'h0F0F000000000000;
defparam \Sdram_Control_4Port|control1|REF_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Add0~13 (
// Equation(s):
// \Sdram_Control_4Port|control1|Add0~13_sumout  = SUM(( \Sdram_Control_4Port|control1|timer [15] ) + ( VCC ) + ( \Sdram_Control_4Port|control1|Add0~42  ))

	.dataa(!\Sdram_Control_4Port|control1|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|control1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|control1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Add0~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|control1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \Sdram_Control_4Port|control1|timer~3 (
// Equation(s):
// \Sdram_Control_4Port|control1|timer~3_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & \Sdram_Control_4Port|control1|Add0~13_sumout )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|control1|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|timer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|timer~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Sdram_Control_4Port|control1|timer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N53
dffeas \Sdram_Control_4Port|control1|timer[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|timer~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|timer[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|timer[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Equal3~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|Equal3~0_combout  = ( !\Sdram_Control_4Port|control1|timer [13] & ( (!\Sdram_Control_4Port|control1|timer [15] & (!\Sdram_Control_4Port|control1|timer [7] & !\Sdram_Control_4Port|control1|timer [3])) ) )

	.dataa(!\Sdram_Control_4Port|control1|timer [15]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|timer [7]),
	.datad(!\Sdram_Control_4Port|control1|timer [3]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|timer [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Equal3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Equal3~0 .lut_mask = 64'hA000A00000000000;
defparam \Sdram_Control_4Port|control1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \Sdram_Control_4Port|control1|REF_REQ~1 (
// Equation(s):
// \Sdram_Control_4Port|control1|REF_REQ~1_combout  = ( \Sdram_Control_4Port|control1|REF_REQ~0_combout  & ( \Sdram_Control_4Port|control1|Equal3~0_combout  ) ) # ( !\Sdram_Control_4Port|control1|REF_REQ~0_combout  & ( 
// \Sdram_Control_4Port|control1|Equal3~0_combout  & ( (\Sdram_Control_4Port|control1|Equal3~1_combout  & (!\Sdram_Control_4Port|control1|timer [6] & (!\Sdram_Control_4Port|control1|timer [12] & \Sdram_Control_4Port|control1|Equal3~2_combout ))) ) ) ) # ( 
// \Sdram_Control_4Port|control1|REF_REQ~0_combout  & ( !\Sdram_Control_4Port|control1|Equal3~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|control1|Equal3~1_combout ),
	.datab(!\Sdram_Control_4Port|control1|timer [6]),
	.datac(!\Sdram_Control_4Port|control1|timer [12]),
	.datad(!\Sdram_Control_4Port|control1|Equal3~2_combout ),
	.datae(!\Sdram_Control_4Port|control1|REF_REQ~0_combout ),
	.dataf(!\Sdram_Control_4Port|control1|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|REF_REQ~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|REF_REQ~1 .lut_mask = 64'h0000FFFF0040FFFF;
defparam \Sdram_Control_4Port|control1|REF_REQ~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N55
dffeas \Sdram_Control_4Port|control1|REF_REQ (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|REF_REQ~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|REF_REQ .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|REFRESH~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|REFRESH~0_combout  = ( !\Sdram_Control_4Port|control1|LessThan1~2_combout  & ( \Sdram_Control_4Port|control1|always4~4_combout  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|always4~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|REFRESH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|REFRESH~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|REFRESH~0 .lut_mask = 64'h3333333300000000;
defparam \Sdram_Control_4Port|control1|REFRESH~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \Sdram_Control_4Port|control1|REFRESH (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|REFRESH~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|REFRESH .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|REFRESH .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N53
dffeas \Sdram_Control_4Port|command1|do_writea (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|do_writea~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_writea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_writea .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_writea .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N39
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always0~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|always0~0_combout  = ( !\Sdram_Control_4Port|command1|do_writea~q  & ( (\Sdram_Control_4Port|control1|REFRESH~q ) # (\Sdram_Control_4Port|control1|REF_REQ~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datad(!\Sdram_Control_4Port|control1|REFRESH~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_writea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always0~0 .lut_mask = 64'h0FFF0FFF00000000;
defparam \Sdram_Control_4Port|command1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always0~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|always0~1_combout  = ( !\Sdram_Control_4Port|command1|command_done~q  & ( (!\Sdram_Control_4Port|command1|rp_done~q  & (\Sdram_Control_4Port|command1|always0~0_combout  & (!\Sdram_Control_4Port|command1|do_reada~q  & 
// !\Sdram_Control_4Port|command1|do_refresh~q ))) ) )

	.dataa(!\Sdram_Control_4Port|command1|rp_done~q ),
	.datab(!\Sdram_Control_4Port|command1|always0~0_combout ),
	.datac(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datad(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|command_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always0~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always0~1 .lut_mask = 64'h2000200000000000;
defparam \Sdram_Control_4Port|command1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N37
dffeas \Sdram_Control_4Port|command1|do_refresh (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|always0~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_refresh .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_refresh .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N18
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always3~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|always3~0_combout  = ( !\Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  & (!\Sdram_Control_4Port|command1|do_refresh~q  & (!\Sdram_Control_4Port|command1|do_load_mode~q 
//  & !\Sdram_Control_4Port|command1|do_reada~q ))) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always3~0 .lut_mask = 64'h8000800000000000;
defparam \Sdram_Control_4Port|command1|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~7 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~7_combout  = ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( \Sdram_Control_4Port|command1|do_precharge~q  ) ) # ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( !\Sdram_Control_4Port|command1|do_precharge~q  & 
// ( (((\Sdram_Control_4Port|command1|do_reada~q ) # (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )) # (\Sdram_Control_4Port|command1|do_refresh~q )) # (\Sdram_Control_4Port|command1|do_load_mode~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~7 .lut_mask = 64'h7FFF0000FFFF0000;
defparam \Sdram_Control_4Port|command1|command_delay~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \Sdram_Control_4Port|command1|command_delay[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~6 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~6_combout  = ( \Sdram_Control_4Port|command1|command_delay [7] & ( \Sdram_Control_4Port|command1|always3~0_combout  ) ) # ( \Sdram_Control_4Port|command1|command_delay [7] & ( 
// !\Sdram_Control_4Port|command1|always3~0_combout  ) ) # ( !\Sdram_Control_4Port|command1|command_delay [7] & ( !\Sdram_Control_4Port|command1|always3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|command_delay [7]),
	.dataf(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~6 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \Sdram_Control_4Port|command1|command_delay~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N7
dffeas \Sdram_Control_4Port|command1|command_delay[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|command_delay~6_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N27
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~5 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~5_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [6])

	.dataa(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~5 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \Sdram_Control_4Port|command1|command_delay~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \Sdram_Control_4Port|command1|command_delay[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~4 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~4_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [5])

	.dataa(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~4 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \Sdram_Control_4Port|command1|command_delay~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N25
dffeas \Sdram_Control_4Port|command1|command_delay[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N45
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~3 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~3_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [4])

	.dataa(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~3 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \Sdram_Control_4Port|command1|command_delay~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N46
dffeas \Sdram_Control_4Port|command1|command_delay[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~2 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~2_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [3])

	.dataa(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datab(!\Sdram_Control_4Port|command1|command_delay [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~2 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \Sdram_Control_4Port|command1|command_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N43
dffeas \Sdram_Control_4Port|command1|command_delay[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~1_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [2])

	.dataa(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~1 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \Sdram_Control_4Port|command1|command_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \Sdram_Control_4Port|command1|command_delay[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_delay~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_delay~0_combout  = (!\Sdram_Control_4Port|command1|always3~0_combout ) # (\Sdram_Control_4Port|command1|command_delay [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [1]),
	.datad(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_delay~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \Sdram_Control_4Port|command1|command_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N13
dffeas \Sdram_Control_4Port|command1|command_delay[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|command_delay~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_delay[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N21
cyclonev_lcell_comb \Sdram_Control_4Port|command1|command_done~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|command_done~0_combout  = ( \Sdram_Control_4Port|command1|always3~0_combout  & ( \Sdram_Control_4Port|command1|command_delay [0] ) ) # ( !\Sdram_Control_4Port|command1|always3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|command_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_done~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|command_done~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \Sdram_Control_4Port|command1|command_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N32
dffeas \Sdram_Control_4Port|command1|command_done (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|command_done~0_combout ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|command_done .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|command_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N9
cyclonev_lcell_comb \Sdram_Control_4Port|Equal0~1 (
// Equation(s):
// \Sdram_Control_4Port|Equal0~1_combout  = ( \Sdram_Control_4Port|ST[0]~DUPLICATE_q  & ( (\Sdram_Control_4Port|Equal5~0_combout  & (\Sdram_Control_4Port|Equal0~0_combout  & !\Sdram_Control_4Port|ST[2]~DUPLICATE_q )) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datad(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal0~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal0~1 .lut_mask = 64'h0000050000000500;
defparam \Sdram_Control_4Port|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \Sdram_Control_4Port|PM_STOP (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|Equal0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|PM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|PM_STOP .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|PM_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always0~4 (
// Equation(s):
// \Sdram_Control_4Port|command1|always0~4_combout  = ( !\Sdram_Control_4Port|command1|command_delay [0] & ( \Sdram_Control_4Port|command1|command_done~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|command1|command_done~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always0~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always0~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Sdram_Control_4Port|command1|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \Sdram_Control_4Port|control1|Equal2~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|Equal2~0_combout  = (\Sdram_Control_4Port|CMD [1] & !\Sdram_Control_4Port|CMD [0])

	.dataa(!\Sdram_Control_4Port|CMD [1]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|CMD [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|Equal2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|Equal2~0 .lut_mask = 64'h5050505050505050;
defparam \Sdram_Control_4Port|control1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N34
dffeas \Sdram_Control_4Port|control1|WRITEA~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|WRITEA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|WRITEA~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|WRITEA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \Sdram_Control_4Port|command1|do_writea~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|do_writea~1_combout  = ( \Sdram_Control_4Port|control1|WRITEA~DUPLICATE_q  & ( (!\Sdram_Control_4Port|command1|rp_done~q  & (!\Sdram_Control_4Port|control1|REF_REQ~q  & (!\Sdram_Control_4Port|command1|do_writea~q  & 
// !\Sdram_Control_4Port|command1|command_done~q ))) ) )

	.dataa(!\Sdram_Control_4Port|command1|rp_done~q ),
	.datab(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~q ),
	.datad(!\Sdram_Control_4Port|command1|command_done~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|WRITEA~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|do_writea~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_writea~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|do_writea~1 .lut_mask = 64'h0000000080008000;
defparam \Sdram_Control_4Port|command1|do_writea~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N21
cyclonev_lcell_comb \Sdram_Control_4Port|command1|do_reada~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|do_reada~1_combout  = ( !\Sdram_Control_4Port|command1|do_reada~q  & ( (!\Sdram_Control_4Port|command1|rp_done~q  & (!\Sdram_Control_4Port|control1|REF_REQ~q  & (\Sdram_Control_4Port|control1|READA~q  & 
// !\Sdram_Control_4Port|command1|command_done~q ))) ) )

	.dataa(!\Sdram_Control_4Port|command1|rp_done~q ),
	.datab(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datac(!\Sdram_Control_4Port|control1|READA~q ),
	.datad(!\Sdram_Control_4Port|command1|command_done~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|do_reada~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_reada~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|do_reada~1 .lut_mask = 64'h0800080000000000;
defparam \Sdram_Control_4Port|command1|do_reada~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|command1|ex_read~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|ex_read~0_combout  = ( \Sdram_Control_4Port|command1|do_reada~1_combout  & ( (!\Sdram_Control_4Port|PM_STOP~q ) # (((!\Sdram_Control_4Port|command1|ex_write~q  & !\Sdram_Control_4Port|command1|ex_read~q )) # 
// (\Sdram_Control_4Port|command1|always0~4_combout )) ) ) # ( !\Sdram_Control_4Port|command1|do_reada~1_combout  & ( (\Sdram_Control_4Port|command1|ex_read~q  & ((!\Sdram_Control_4Port|PM_STOP~q ) # (\Sdram_Control_4Port|command1|always0~4_combout ))) ) )

	.dataa(!\Sdram_Control_4Port|PM_STOP~q ),
	.datab(!\Sdram_Control_4Port|command1|always0~4_combout ),
	.datac(!\Sdram_Control_4Port|command1|ex_write~q ),
	.datad(!\Sdram_Control_4Port|command1|ex_read~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_reada~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|ex_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|ex_read~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|ex_read~0 .lut_mask = 64'h00BB00BBFBBBFBBB;
defparam \Sdram_Control_4Port|command1|ex_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N55
dffeas \Sdram_Control_4Port|command1|ex_read (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|ex_read~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|ex_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|ex_read .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|ex_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \Sdram_Control_4Port|command1|ex_write~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|ex_write~0_combout  = ( \Sdram_Control_4Port|command1|ex_read~q  & ( (!\Sdram_Control_4Port|PM_STOP~q  & (((\Sdram_Control_4Port|command1|ex_write~q ) # (\Sdram_Control_4Port|command1|do_writea~1_combout )))) # 
// (\Sdram_Control_4Port|PM_STOP~q  & (\Sdram_Control_4Port|command1|always0~4_combout  & ((\Sdram_Control_4Port|command1|ex_write~q ) # (\Sdram_Control_4Port|command1|do_writea~1_combout )))) ) ) # ( !\Sdram_Control_4Port|command1|ex_read~q  & ( 
// (!\Sdram_Control_4Port|command1|ex_write~q  & (((\Sdram_Control_4Port|command1|do_writea~1_combout )))) # (\Sdram_Control_4Port|command1|ex_write~q  & ((!\Sdram_Control_4Port|PM_STOP~q ) # ((\Sdram_Control_4Port|command1|always0~4_combout )))) ) )

	.dataa(!\Sdram_Control_4Port|PM_STOP~q ),
	.datab(!\Sdram_Control_4Port|command1|always0~4_combout ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~1_combout ),
	.datad(!\Sdram_Control_4Port|command1|ex_write~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|ex_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|ex_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|ex_write~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|ex_write~0 .lut_mask = 64'h0FBB0FBB0BBB0BBB;
defparam \Sdram_Control_4Port|command1|ex_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N58
dffeas \Sdram_Control_4Port|command1|ex_write (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|ex_write~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|ex_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|ex_write .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|ex_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_shift~3 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_shift~3_combout  = ( \Sdram_Control_4Port|PM_STOP~q  & ( \Sdram_Control_4Port|command1|always0~4_combout  ) ) # ( !\Sdram_Control_4Port|PM_STOP~q  & ( ((\Sdram_Control_4Port|command1|rp_shift [3] & 
// ((\Sdram_Control_4Port|command1|ex_read~q ) # (\Sdram_Control_4Port|command1|ex_write~q )))) # (\Sdram_Control_4Port|command1|always0~4_combout ) ) )

	.dataa(!\Sdram_Control_4Port|command1|ex_write~q ),
	.datab(!\Sdram_Control_4Port|command1|always0~4_combout ),
	.datac(!\Sdram_Control_4Port|command1|ex_read~q ),
	.datad(!\Sdram_Control_4Port|command1|rp_shift [3]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|PM_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_shift~3 .lut_mask = 64'h337F337F33333333;
defparam \Sdram_Control_4Port|command1|rp_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N16
dffeas \Sdram_Control_4Port|command1|rp_shift[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rp_shift~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N39
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_shift~2 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_shift~2_combout  = ( !\Sdram_Control_4Port|control1|INIT_REQ~q  & ( ((\Sdram_Control_4Port|command1|command_done~q  & !\Sdram_Control_4Port|command1|command_delay [0])) # (\Sdram_Control_4Port|command1|rp_shift [3]) ) )

	.dataa(!\Sdram_Control_4Port|command1|command_done~q ),
	.datab(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datac(!\Sdram_Control_4Port|command1|rp_shift [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_shift~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_shift~2 .lut_mask = 64'h4F4F4F4F00000000;
defparam \Sdram_Control_4Port|command1|rp_shift~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N6
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_done~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_done~1_combout  = ( \Sdram_Control_4Port|command1|ex_read~q  & ( \Sdram_Control_4Port|command1|command_delay [0] & ( (\Sdram_Control_4Port|control1|INIT_REQ~q ) # (\Sdram_Control_4Port|PM_STOP~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|command1|ex_read~q  & ( \Sdram_Control_4Port|command1|command_delay [0] & ( ((!\Sdram_Control_4Port|command1|ex_write~q ) # (\Sdram_Control_4Port|control1|INIT_REQ~q )) # (\Sdram_Control_4Port|PM_STOP~q ) ) ) ) # ( 
// \Sdram_Control_4Port|command1|ex_read~q  & ( !\Sdram_Control_4Port|command1|command_delay [0] & ( ((\Sdram_Control_4Port|control1|INIT_REQ~q ) # (\Sdram_Control_4Port|command1|command_done~q )) # (\Sdram_Control_4Port|PM_STOP~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|command1|ex_read~q  & ( !\Sdram_Control_4Port|command1|command_delay [0] & ( (((!\Sdram_Control_4Port|command1|ex_write~q ) # (\Sdram_Control_4Port|control1|INIT_REQ~q )) # (\Sdram_Control_4Port|command1|command_done~q )) # 
// (\Sdram_Control_4Port|PM_STOP~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|PM_STOP~q ),
	.datab(!\Sdram_Control_4Port|command1|command_done~q ),
	.datac(!\Sdram_Control_4Port|command1|ex_write~q ),
	.datad(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datae(!\Sdram_Control_4Port|command1|ex_read~q ),
	.dataf(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_done~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_done~1 .lut_mask = 64'hF7FF77FFF5FF55FF;
defparam \Sdram_Control_4Port|command1|rp_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N40
dffeas \Sdram_Control_4Port|command1|rp_shift[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rp_shift~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_shift~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_shift~1_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & (((\Sdram_Control_4Port|command1|command_done~q  & !\Sdram_Control_4Port|command1|command_delay [0])) # (\Sdram_Control_4Port|command1|rp_shift [2])))

	.dataa(!\Sdram_Control_4Port|command1|command_done~q ),
	.datab(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datac(!\Sdram_Control_4Port|command1|rp_shift [2]),
	.datad(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_shift~1 .lut_mask = 64'h4F004F004F004F00;
defparam \Sdram_Control_4Port|command1|rp_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N38
dffeas \Sdram_Control_4Port|command1|rp_shift[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rp_shift~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N45
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_shift~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_shift~0_combout  = ( \Sdram_Control_4Port|command1|rp_shift [1] & ( !\Sdram_Control_4Port|control1|INIT_REQ~q  ) ) # ( !\Sdram_Control_4Port|command1|rp_shift [1] & ( (\Sdram_Control_4Port|command1|command_done~q  & 
// (!\Sdram_Control_4Port|command1|command_delay [0] & !\Sdram_Control_4Port|control1|INIT_REQ~q )) ) )

	.dataa(!\Sdram_Control_4Port|command1|command_done~q ),
	.datab(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|rp_shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_shift~0 .lut_mask = 64'h44004400FF00FF00;
defparam \Sdram_Control_4Port|command1|rp_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N46
dffeas \Sdram_Control_4Port|command1|rp_shift[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rp_shift~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_shift[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N42
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rp_done~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|rp_done~0_combout  = (!\Sdram_Control_4Port|control1|INIT_REQ~q  & (((\Sdram_Control_4Port|command1|command_done~q  & !\Sdram_Control_4Port|command1|command_delay [0])) # (\Sdram_Control_4Port|command1|rp_shift [0])))

	.dataa(!\Sdram_Control_4Port|command1|command_done~q ),
	.datab(!\Sdram_Control_4Port|command1|command_delay [0]),
	.datac(!\Sdram_Control_4Port|command1|rp_shift [0]),
	.datad(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_done~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rp_done~0 .lut_mask = 64'h4F004F004F004F00;
defparam \Sdram_Control_4Port|command1|rp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N44
dffeas \Sdram_Control_4Port|command1|rp_done (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rp_done .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rp_done .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N35
dffeas \Sdram_Control_4Port|control1|WRITEA (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|WRITEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|WRITEA .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|WRITEA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \Sdram_Control_4Port|command1|do_writea~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|do_writea~0_combout  = ( !\Sdram_Control_4Port|command1|do_writea~q  & ( \Sdram_Control_4Port|control1|WRITEA~q  & ( (!\Sdram_Control_4Port|command1|rp_done~q  & (!\Sdram_Control_4Port|control1|INIT_REQ~q  & 
// (!\Sdram_Control_4Port|control1|REF_REQ~q  & !\Sdram_Control_4Port|command1|command_done~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|rp_done~q ),
	.datab(!\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.datac(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datad(!\Sdram_Control_4Port|command1|command_done~q ),
	.datae(!\Sdram_Control_4Port|command1|do_writea~q ),
	.dataf(!\Sdram_Control_4Port|control1|WRITEA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|do_writea~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_writea~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|do_writea~0 .lut_mask = 64'h0000000080000000;
defparam \Sdram_Control_4Port|command1|do_writea~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N52
dffeas \Sdram_Control_4Port|command1|do_writea~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|do_writea~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_writea~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_writea~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \Sdram_Control_4Port|command1|CM_ACK~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|CM_ACK~0_combout  = ( \Sdram_Control_4Port|command1|CM_ACK~q  & ( \Sdram_Control_4Port|control1|REF_REQ~q  & ( (((!\Sdram_Control_4Port|command1|rw_flag~0_combout ) # (\Sdram_Control_4Port|command1|do_reada~q )) # 
// (\Sdram_Control_4Port|command1|do_refresh~q )) # (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|command1|CM_ACK~q  & ( \Sdram_Control_4Port|control1|REF_REQ~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & 
// (((!\Sdram_Control_4Port|command1|rw_flag~0_combout ) # (\Sdram_Control_4Port|command1|do_reada~q )) # (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ))) ) ) ) # ( \Sdram_Control_4Port|command1|CM_ACK~q  & ( !\Sdram_Control_4Port|control1|REF_REQ~q  
// & ( (((!\Sdram_Control_4Port|command1|rw_flag~0_combout ) # (\Sdram_Control_4Port|command1|do_reada~q )) # (\Sdram_Control_4Port|command1|do_refresh~q )) # (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) ) ) ) # ( 
// !\Sdram_Control_4Port|command1|CM_ACK~q  & ( !\Sdram_Control_4Port|control1|REF_REQ~q  & ( (((!\Sdram_Control_4Port|command1|rw_flag~0_combout ) # (\Sdram_Control_4Port|command1|do_reada~q )) # (\Sdram_Control_4Port|command1|do_refresh~q )) # 
// (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(!\Sdram_Control_4Port|command1|CM_ACK~q ),
	.dataf(!\Sdram_Control_4Port|control1|REF_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|CM_ACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CM_ACK~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|CM_ACK~0 .lut_mask = 64'hF7FFF7FFC4CCF7FF;
defparam \Sdram_Control_4Port|command1|CM_ACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \Sdram_Control_4Port|command1|CM_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CM_ACK .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \Sdram_Control_4Port|control1|always2~0 (
// Equation(s):
// \Sdram_Control_4Port|control1|always2~0_combout  = (\Sdram_Control_4Port|command1|CM_ACK~q  & !\Sdram_Control_4Port|control1|CMD_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|CM_ACK~q ),
	.datad(!\Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|always2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|always2~0 .lut_mask = 64'h0F000F000F000F00;
defparam \Sdram_Control_4Port|control1|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \Sdram_Control_4Port|control1|CMD_ACK (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|always2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|CMD_ACK .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|ST[7]~2 (
// Equation(s):
// \Sdram_Control_4Port|ST[7]~2_combout  = ( \Sdram_Control_4Port|ST [0] & ( ((!\Sdram_Control_4Port|Equal5~1_combout ) # (\Sdram_Control_4Port|ST [1])) # (\Sdram_Control_4Port|control1|CMD_ACK~q ) ) ) # ( !\Sdram_Control_4Port|ST [0] & ( 
// ((!\Sdram_Control_4Port|Equal5~1_combout ) # (\Sdram_Control_4Port|ST [1])) # (\Sdram_Control_4Port|ST[7]~1_combout ) ) )

	.dataa(!\Sdram_Control_4Port|control1|CMD_ACK~q ),
	.datab(!\Sdram_Control_4Port|ST[7]~1_combout ),
	.datac(!\Sdram_Control_4Port|Equal5~1_combout ),
	.datad(!\Sdram_Control_4Port|ST [1]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|ST[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[7]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|ST[7]~2 .lut_mask = 64'hF3FFF3FFF5FFF5FF;
defparam \Sdram_Control_4Port|ST[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N26
dffeas \Sdram_Control_4Port|ST[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|Write~0 (
// Equation(s):
// \Sdram_Control_4Port|Write~0_combout  = ( \Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|ST[2]~DUPLICATE_q  & ( (!\Sdram_Control_4Port|ST [0] & \Sdram_Control_4Port|Equal0~0_combout ) ) ) )

	.dataa(!\Sdram_Control_4Port|ST [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|Equal5~0_combout ),
	.dataf(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Write~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Write~0 .lut_mask = 64'h0000000000000A0A;
defparam \Sdram_Control_4Port|Write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \Sdram_Control_4Port|Equal2~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal2~0_combout  = ( !\Sdram_Control_4Port|Pre_RD~q  & ( \Sdram_Control_4Port|RD_MASK [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|RD_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Pre_RD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Sdram_Control_4Port|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Write~1 (
// Equation(s):
// \Sdram_Control_4Port|Write~1_combout  = ( \Sdram_Control_4Port|Equal2~0_combout  & ( (!\Sdram_Control_4Port|Equal5~2_combout  & (!\Sdram_Control_4Port|Write~0_combout  & \Sdram_Control_4Port|Write~q )) ) ) # ( !\Sdram_Control_4Port|Equal2~0_combout  & ( 
// (!\Sdram_Control_4Port|Write~q  & (\Sdram_Control_4Port|ST[7]~3_combout  & (\Sdram_Control_4Port|Equal5~2_combout ))) # (\Sdram_Control_4Port|Write~q  & (((!\Sdram_Control_4Port|Write~0_combout )))) ) )

	.dataa(!\Sdram_Control_4Port|ST[7]~3_combout ),
	.datab(!\Sdram_Control_4Port|Equal5~2_combout ),
	.datac(!\Sdram_Control_4Port|Write~0_combout ),
	.datad(!\Sdram_Control_4Port|Write~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Write~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Write~1 .lut_mask = 64'h11F011F000C000C0;
defparam \Sdram_Control_4Port|Write~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N43
dffeas \Sdram_Control_4Port|Write (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Write~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|Write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|Write .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|Write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|IN_REQ~0 (
// Equation(s):
// \Sdram_Control_4Port|IN_REQ~0_combout  = ( \Sdram_Control_4Port|Write~q  & ( !\Sdram_Control_4Port|ST [2] & ( (\Sdram_Control_4Port|Equal5~0_combout  & (!\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & (\Sdram_Control_4Port|Equal7~0_combout  & 
// \Sdram_Control_4Port|ST[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datab(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|Write~q ),
	.dataf(!\Sdram_Control_4Port|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|IN_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|IN_REQ~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|IN_REQ~0 .lut_mask = 64'h0000000400000000;
defparam \Sdram_Control_4Port|IN_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|IN_REQ~1 (
// Equation(s):
// \Sdram_Control_4Port|IN_REQ~1_combout  = ( \Sdram_Control_4Port|IN_REQ~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( ((!\Sdram_Control_4Port|Write~q ) # ((\Sdram_Control_4Port|IN_REQ~0_combout ) # (\Sdram_Control_4Port|ST [2]))) # 
// (\Sdram_Control_4Port|ST[0]~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|IN_REQ~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( \Sdram_Control_4Port|IN_REQ~0_combout  ) ) ) # ( \Sdram_Control_4Port|IN_REQ~q  & ( !\Sdram_Control_4Port|Equal0~2_combout  
// ) ) # ( !\Sdram_Control_4Port|IN_REQ~q  & ( !\Sdram_Control_4Port|Equal0~2_combout  & ( \Sdram_Control_4Port|IN_REQ~0_combout  ) ) )

	.dataa(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Write~q ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|IN_REQ~0_combout ),
	.datae(!\Sdram_Control_4Port|IN_REQ~q ),
	.dataf(!\Sdram_Control_4Port|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|IN_REQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|IN_REQ~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|IN_REQ~1 .lut_mask = 64'h00FFFFFF00FFDFFF;
defparam \Sdram_Control_4Port|IN_REQ~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \Sdram_Control_4Port|IN_REQ (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|IN_REQ~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|IN_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|IN_REQ .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|IN_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \Sdram_Control_4Port|WR_MASK [1] & ( \Sdram_Control_4Port|IN_REQ~q  ) )

	.dataa(!\Sdram_Control_4Port|IN_REQ~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|WR_MASK [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h0000000055555555;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [8] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [8] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9000090000900009;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9000009009000009;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h3333CCCC3333CCCC;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h5554555455555555;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N43
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [0] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g 
// [0] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0] & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400008421000021;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout )))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h3300330033002300;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ) # ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ))))

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h01FE01FE01FE01FE;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N7
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ))) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N49
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N33
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF5555AAAA;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N34
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( ((!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ) # 
// (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q  & 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) ) ) ) # ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF2020DFDF;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N28
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7] ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N29
dffeas \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan8~1 (
// Equation(s):
// \Sdram_Control_4Port|LessThan8~1_combout  = ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout  & ( (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout  & 
// (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout  & (!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout  & !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ))) 
// ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5_sumout ),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~13_sumout ),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~17_sumout ),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~21_sumout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan8~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan8~1 .lut_mask = 64'h8000800000000000;
defparam \Sdram_Control_4Port|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \Sdram_Control_4Port|mLENGTH[8]~2 (
// Equation(s):
// \Sdram_Control_4Port|mLENGTH[8]~2_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout  & ( \Sdram_Control_4Port|mLENGTH[8]~1_combout  & ( \Sdram_Control_4Port|Equal5~2_combout  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout  & ( \Sdram_Control_4Port|mLENGTH[8]~1_combout  & ( (\Sdram_Control_4Port|Equal5~2_combout  & (((!\Sdram_Control_4Port|LessThan8~1_combout ) # 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|LessThan8~1_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(!\Sdram_Control_4Port|Equal5~2_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~9_sumout ),
	.dataf(!\Sdram_Control_4Port|mLENGTH[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[8]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|mLENGTH[8]~2 .lut_mask = 64'h0000000000FD00FF;
defparam \Sdram_Control_4Port|mLENGTH[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N26
dffeas \Sdram_Control_4Port|mLENGTH[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mLENGTH[3]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mLENGTH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mLENGTH[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mLENGTH[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Equal0~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal0~0_combout  = ( \Sdram_Control_4Port|ST [3] & ( \Sdram_Control_4Port|ST[1]~DUPLICATE_q  & ( (\Sdram_Control_4Port|mLENGTH [3] & (!\Sdram_Control_4Port|ST [8] $ (\Sdram_Control_4Port|mLENGTH [8]))) ) ) ) # ( 
// !\Sdram_Control_4Port|ST [3] & ( \Sdram_Control_4Port|ST[1]~DUPLICATE_q  & ( (!\Sdram_Control_4Port|mLENGTH [3] & (!\Sdram_Control_4Port|ST [8] $ (\Sdram_Control_4Port|mLENGTH [8]))) ) ) )

	.dataa(!\Sdram_Control_4Port|ST [8]),
	.datab(!\Sdram_Control_4Port|mLENGTH [8]),
	.datac(!\Sdram_Control_4Port|mLENGTH [3]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|ST [3]),
	.dataf(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal0~0 .lut_mask = 64'h0000000090900909;
defparam \Sdram_Control_4Port|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|ST[7]~0 (
// Equation(s):
// \Sdram_Control_4Port|ST[7]~0_combout  = (\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & (\Sdram_Control_4Port|Equal5~0_combout  & (\Sdram_Control_4Port|Equal0~0_combout  & \Sdram_Control_4Port|ST[0]~DUPLICATE_q )))

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datad(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[7]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|ST[7]~0 .lut_mask = 64'h0001000100010001;
defparam \Sdram_Control_4Port|ST[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N41
dffeas \Sdram_Control_4Port|ST[8]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[8]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~25 (
// Equation(s):
// \Sdram_Control_4Port|Add4~25_sumout  = SUM(( \Sdram_Control_4Port|ST [4] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~34  ))
// \Sdram_Control_4Port|Add4~26  = CARRY(( \Sdram_Control_4Port|ST [4] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~34  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|ST [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~25_sumout ),
	.cout(\Sdram_Control_4Port|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|Selector7~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector7~0_combout  = ( \Sdram_Control_4Port|Add4~25_sumout  & ( ((!\Sdram_Control_4Port|Equal5~0_combout ) # ((!\Sdram_Control_4Port|Equal7~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q ))) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector7~0 .lut_mask = 64'h00000000FFDFFFDF;
defparam \Sdram_Control_4Port|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N55
dffeas \Sdram_Control_4Port|ST[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~21 (
// Equation(s):
// \Sdram_Control_4Port|Add4~21_sumout  = SUM(( \Sdram_Control_4Port|ST [5] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~26  ))
// \Sdram_Control_4Port|Add4~22  = CARRY(( \Sdram_Control_4Port|ST [5] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~26  ))

	.dataa(!\Sdram_Control_4Port|ST [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~21_sumout ),
	.cout(\Sdram_Control_4Port|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \Sdram_Control_4Port|Selector6~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector6~0_combout  = ( \Sdram_Control_4Port|Equal5~0_combout  & ( (\Sdram_Control_4Port|Add4~21_sumout  & (((!\Sdram_Control_4Port|Equal7~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q )) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|Add4~21_sumout  ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|Add4~21_sumout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector6~0 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \Sdram_Control_4Port|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N53
dffeas \Sdram_Control_4Port|ST[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~17 (
// Equation(s):
// \Sdram_Control_4Port|Add4~17_sumout  = SUM(( \Sdram_Control_4Port|ST [6] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~22  ))
// \Sdram_Control_4Port|Add4~18  = CARRY(( \Sdram_Control_4Port|ST [6] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~17_sumout ),
	.cout(\Sdram_Control_4Port|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~9 (
// Equation(s):
// \Sdram_Control_4Port|Add4~9_sumout  = SUM(( \Sdram_Control_4Port|ST [7] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~18  ))
// \Sdram_Control_4Port|Add4~10  = CARRY(( \Sdram_Control_4Port|ST [7] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~18  ))

	.dataa(!\Sdram_Control_4Port|ST [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~9_sumout ),
	.cout(\Sdram_Control_4Port|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|Selector4~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector4~0_combout  = ( \Sdram_Control_4Port|Equal5~0_combout  & ( (\Sdram_Control_4Port|Add4~9_sumout  & (((!\Sdram_Control_4Port|Equal7~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q )) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|Add4~9_sumout  ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|Add4~9_sumout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector4~0 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \Sdram_Control_4Port|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N31
dffeas \Sdram_Control_4Port|ST[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~37 (
// Equation(s):
// \Sdram_Control_4Port|Add4~37_sumout  = SUM(( \Sdram_Control_4Port|ST[8]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~10  ))
// \Sdram_Control_4Port|Add4~38  = CARRY(( \Sdram_Control_4Port|ST[8]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add4~10  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|ST[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~37_sumout ),
	.cout(\Sdram_Control_4Port|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|Selector3~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector3~0_combout  = ( \Sdram_Control_4Port|Equal7~0_combout  & ( (\Sdram_Control_4Port|Add4~37_sumout  & (((!\Sdram_Control_4Port|Equal5~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q )) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|Add4~37_sumout  ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(!\Sdram_Control_4Port|Add4~37_sumout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector3~0 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \Sdram_Control_4Port|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N40
dffeas \Sdram_Control_4Port|ST[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \Sdram_Control_4Port|Equal7~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal7~0_combout  = ( !\Sdram_Control_4Port|ST [3] & ( !\Sdram_Control_4Port|ST [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \Sdram_Control_4Port|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|Selector11~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector11~0_combout  = ( \Sdram_Control_4Port|ST [0] & ( \Sdram_Control_4Port|Add4~1_sumout  & ( (((!\Sdram_Control_4Port|Equal5~0_combout ) # (!\Sdram_Control_4Port|Equal7~0_combout )) # (\Sdram_Control_4Port|ST[2]~DUPLICATE_q )) # 
// (\Sdram_Control_4Port|ST[1]~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|ST [0] & ( \Sdram_Control_4Port|Add4~1_sumout  ) ) # ( !\Sdram_Control_4Port|ST [0] & ( !\Sdram_Control_4Port|Add4~1_sumout  & ( (!\Sdram_Control_4Port|ST[1]~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & (\Sdram_Control_4Port|Equal5~0_combout  & \Sdram_Control_4Port|Equal7~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(!\Sdram_Control_4Port|ST [0]),
	.dataf(!\Sdram_Control_4Port|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector11~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector11~0 .lut_mask = 64'h00080000FFFFFFF7;
defparam \Sdram_Control_4Port|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \Sdram_Control_4Port|ST[0]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Selector10~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector10~0_combout  = ( \Sdram_Control_4Port|ST [1] & ( \Sdram_Control_4Port|Add4~29_sumout  ) ) # ( !\Sdram_Control_4Port|ST [1] & ( \Sdram_Control_4Port|Add4~29_sumout  & ( (((!\Sdram_Control_4Port|Equal5~0_combout ) # 
// (!\Sdram_Control_4Port|Equal7~0_combout )) # (\Sdram_Control_4Port|ST[2]~DUPLICATE_q )) # (\Sdram_Control_4Port|ST[0]~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|ST [1] & ( !\Sdram_Control_4Port|Add4~29_sumout  & ( 
// (\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & (!\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & (\Sdram_Control_4Port|Equal5~0_combout  & \Sdram_Control_4Port|Equal7~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datae(!\Sdram_Control_4Port|ST [1]),
	.dataf(!\Sdram_Control_4Port|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector10~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector10~0 .lut_mask = 64'h00040000FFF7FFFF;
defparam \Sdram_Control_4Port|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \Sdram_Control_4Port|ST[1]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|Selector9~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector9~0_combout  = ( \Sdram_Control_4Port|Add4~5_sumout  & ( ((!\Sdram_Control_4Port|Equal7~0_combout ) # ((!\Sdram_Control_4Port|Equal5~0_combout ) # (\Sdram_Control_4Port|ST [2]))) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|ST [2]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector9~0 .lut_mask = 64'h00000000FDFFFDFF;
defparam \Sdram_Control_4Port|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N58
dffeas \Sdram_Control_4Port|ST[2]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|Selector5~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector5~0_combout  = ( \Sdram_Control_4Port|Equal5~0_combout  & ( (\Sdram_Control_4Port|Add4~17_sumout  & (((!\Sdram_Control_4Port|Equal7~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q )) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|Add4~17_sumout  ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|Add4~17_sumout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector5~0 .lut_mask = 64'h0F0F0F0F0D0F0D0F;
defparam \Sdram_Control_4Port|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \Sdram_Control_4Port|ST[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|Add4~13 (
// Equation(s):
// \Sdram_Control_4Port|Add4~13_sumout  = SUM(( \Sdram_Control_4Port|ST [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add4~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add4~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|Selector2~0 (
// Equation(s):
// \Sdram_Control_4Port|Selector2~0_combout  = ( \Sdram_Control_4Port|Add4~13_sumout  & ( ((!\Sdram_Control_4Port|Equal7~0_combout ) # ((!\Sdram_Control_4Port|Equal5~0_combout ) # (\Sdram_Control_4Port|ST[1]~DUPLICATE_q ))) # 
// (\Sdram_Control_4Port|ST[2]~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|Equal7~0_combout ),
	.datac(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Selector2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Selector2~0 .lut_mask = 64'h00000000FDFFFDFF;
defparam \Sdram_Control_4Port|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N35
dffeas \Sdram_Control_4Port|ST[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|ST[7]~0_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|ST[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|ST[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Equal5~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal5~0_combout  = ( !\Sdram_Control_4Port|ST [5] & ( (!\Sdram_Control_4Port|ST [6] & (!\Sdram_Control_4Port|ST [4] & (!\Sdram_Control_4Port|ST [7] & !\Sdram_Control_4Port|ST [9]))) ) )

	.dataa(!\Sdram_Control_4Port|ST [6]),
	.datab(!\Sdram_Control_4Port|ST [4]),
	.datac(!\Sdram_Control_4Port|ST [7]),
	.datad(!\Sdram_Control_4Port|ST [9]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|ST [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal5~0 .lut_mask = 64'h8000800000000000;
defparam \Sdram_Control_4Port|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mWR_DONE~0 (
// Equation(s):
// \Sdram_Control_4Port|mWR_DONE~0_combout  = ( \Sdram_Control_4Port|mWR_DONE~q  & ( \Sdram_Control_4Port|Write~q  ) ) # ( !\Sdram_Control_4Port|mWR_DONE~q  & ( \Sdram_Control_4Port|Write~q  & ( (\Sdram_Control_4Port|Equal5~0_combout  & 
// (!\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & (\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & \Sdram_Control_4Port|Equal0~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datab(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datae(!\Sdram_Control_4Port|mWR_DONE~q ),
	.dataf(!\Sdram_Control_4Port|Write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mWR_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mWR_DONE~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mWR_DONE~0 .lut_mask = 64'h000000000004FFFF;
defparam \Sdram_Control_4Port|mWR_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N13
dffeas \Sdram_Control_4Port|mWR_DONE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mWR_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mWR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mWR_DONE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mWR_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|mWR~0 (
// Equation(s):
// \Sdram_Control_4Port|mWR~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( !\Sdram_Control_4Port|mWR_DONE~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mWR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mWR~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mWR~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Sdram_Control_4Port|mWR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N56
dffeas \Sdram_Control_4Port|mWR (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mWR~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|WR_MASK[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mWR .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mWR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|ST[7]~3 (
// Equation(s):
// \Sdram_Control_4Port|ST[7]~3_combout  = (\Sdram_Control_4Port|mWR~q  & !\Sdram_Control_4Port|Pre_WR~q )

	.dataa(!\Sdram_Control_4Port|mWR~q ),
	.datab(!\Sdram_Control_4Port|Pre_WR~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|ST[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|ST[7]~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|ST[7]~3 .lut_mask = 64'h4444444444444444;
defparam \Sdram_Control_4Port|ST[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|Equal4~0 (
// Equation(s):
// \Sdram_Control_4Port|Equal4~0_combout  = ( \Sdram_Control_4Port|Equal0~0_combout  & ( (\Sdram_Control_4Port|ST [0] & (\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & \Sdram_Control_4Port|Equal5~0_combout )) ) )

	.dataa(!\Sdram_Control_4Port|ST [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Equal4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Equal4~0 .lut_mask = 64'h0000000000050005;
defparam \Sdram_Control_4Port|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Read~0 (
// Equation(s):
// \Sdram_Control_4Port|Read~0_combout  = ( \Sdram_Control_4Port|Read~q  & ( \Sdram_Control_4Port|Equal2~0_combout  & ( (!\Sdram_Control_4Port|Equal4~0_combout ) # (\Sdram_Control_4Port|Equal7~1_combout ) ) ) ) # ( !\Sdram_Control_4Port|Read~q  & ( 
// \Sdram_Control_4Port|Equal2~0_combout  & ( \Sdram_Control_4Port|Equal5~2_combout  ) ) ) # ( \Sdram_Control_4Port|Read~q  & ( !\Sdram_Control_4Port|Equal2~0_combout  & ( (!\Sdram_Control_4Port|ST[7]~3_combout  & (((!\Sdram_Control_4Port|Equal4~0_combout )) 
// # (\Sdram_Control_4Port|Equal7~1_combout ))) # (\Sdram_Control_4Port|ST[7]~3_combout  & (!\Sdram_Control_4Port|Equal5~2_combout  & ((!\Sdram_Control_4Port|Equal4~0_combout ) # (\Sdram_Control_4Port|Equal7~1_combout )))) ) ) )

	.dataa(!\Sdram_Control_4Port|ST[7]~3_combout ),
	.datab(!\Sdram_Control_4Port|Equal7~1_combout ),
	.datac(!\Sdram_Control_4Port|Equal4~0_combout ),
	.datad(!\Sdram_Control_4Port|Equal5~2_combout ),
	.datae(!\Sdram_Control_4Port|Read~q ),
	.dataf(!\Sdram_Control_4Port|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|Read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Read~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|Read~0 .lut_mask = 64'h0000F3A200FFF3F3;
defparam \Sdram_Control_4Port|Read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N1
dffeas \Sdram_Control_4Port|Read (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Read~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|Read .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|Read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|OUT_VALID~0 (
// Equation(s):
// \Sdram_Control_4Port|OUT_VALID~0_combout  = ( \Sdram_Control_4Port|OUT_VALID~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( (!\Sdram_Control_4Port|Read~q ) # ((!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ) # ((!\Sdram_Control_4Port|ST [2]) # 
// (\Sdram_Control_4Port|Equal7~1_combout ))) ) ) ) # ( !\Sdram_Control_4Port|OUT_VALID~q  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( (\Sdram_Control_4Port|Read~q  & \Sdram_Control_4Port|Equal7~1_combout ) ) ) ) # ( \Sdram_Control_4Port|OUT_VALID~q  & ( 
// !\Sdram_Control_4Port|Equal0~2_combout  ) ) # ( !\Sdram_Control_4Port|OUT_VALID~q  & ( !\Sdram_Control_4Port|Equal0~2_combout  & ( (\Sdram_Control_4Port|Read~q  & \Sdram_Control_4Port|Equal7~1_combout ) ) ) )

	.dataa(!\Sdram_Control_4Port|Read~q ),
	.datab(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|Equal7~1_combout ),
	.datae(!\Sdram_Control_4Port|OUT_VALID~q ),
	.dataf(!\Sdram_Control_4Port|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|OUT_VALID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|OUT_VALID~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|OUT_VALID~0 .lut_mask = 64'h0055FFFF0055FEFF;
defparam \Sdram_Control_4Port|OUT_VALID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \Sdram_Control_4Port|OUT_VALID (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|OUT_VALID~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|OUT_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|OUT_VALID .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|OUT_VALID .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \Sdram_Control_4Port|OUT_VALID~q  & ( \Sdram_Control_4Port|RD_MASK [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|OUT_VALID~q ),
	.dataf(!\Sdram_Control_4Port|RD_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h000000000000FFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N19
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .output_clock_frequency = "33.3333 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|altpll_component|auto_generated|generic_pll3~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 (
	.inclk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk ),
	.ena(vcc),
	.outclk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 .disable_mode = "low";
defparam \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~45 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~45_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [0] ) + ( VCC ) + ( !VCC ))
// \TFT_CTRL_800_480_16bit|Add2~46  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~45_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~45 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~45 .lut_mask = 64'h0000000000005555;
defparam \TFT_CTRL_800_480_16bit|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~29 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~29_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [2] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~34  ))
// \TFT_CTRL_800_480_16bit|Add2~30  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [2] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~34  ))

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~29_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~29 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~41 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~41_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [3] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~30  ))
// \TFT_CTRL_800_480_16bit|Add2~42  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [3] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~41_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~41 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N10
dffeas \TFT_CTRL_800_480_16bit|hcount_r[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[3] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~37 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~37_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [4] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~42  ))
// \TFT_CTRL_800_480_16bit|Add2~38  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [4] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~42  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~37_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~37 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N13
dffeas \TFT_CTRL_800_480_16bit|hcount_r[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[4] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~5 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~5_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [5] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~38  ))
// \TFT_CTRL_800_480_16bit|Add2~6  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [5] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~5_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~5 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N16
dffeas \TFT_CTRL_800_480_16bit|hcount_r[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[5] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~25 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~25_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [6] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~6  ))
// \TFT_CTRL_800_480_16bit|Add2~26  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [6] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~6  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~25_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~25 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N19
dffeas \TFT_CTRL_800_480_16bit|hcount_r[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[6] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N21
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~21 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~21_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [7] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~26  ))
// \TFT_CTRL_800_480_16bit|Add2~22  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [7] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~26  ))

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~21_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~21 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N22
dffeas \TFT_CTRL_800_480_16bit|hcount_r[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[7] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N24
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~17 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~17_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [8] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~22  ))
// \TFT_CTRL_800_480_16bit|Add2~18  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [8] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~22  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~17_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~17 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N25
dffeas \TFT_CTRL_800_480_16bit|hcount_r[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[8] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~13 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~13_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [9] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~18  ))
// \TFT_CTRL_800_480_16bit|Add2~14  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [9] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~18  ))

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~13_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~13 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N28
dffeas \TFT_CTRL_800_480_16bit|hcount_r[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[9] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~1_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [10] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~14  ))
// \TFT_CTRL_800_480_16bit|Add2~2  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [10] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~1_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N31
dffeas \TFT_CTRL_800_480_16bit|hcount_r[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[10] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~9 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~9_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [11] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~9 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N34
dffeas \TFT_CTRL_800_480_16bit|hcount_r[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[11] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N36
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan0~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan0~0_combout  = ( !\TFT_CTRL_800_480_16bit|hcount_r [6] & ( (!\TFT_CTRL_800_480_16bit|hcount_r [9] & (!\TFT_CTRL_800_480_16bit|hcount_r [8] & (!\TFT_CTRL_800_480_16bit|hcount_r [7] & !\TFT_CTRL_800_480_16bit|hcount_r [11]))) 
// ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [9]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [8]),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [7]),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [11]),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan0~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan0~0 .lut_mask = 64'h8000800000000000;
defparam \TFT_CTRL_800_480_16bit|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Equal0~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Equal0~0_combout  = ( !\TFT_CTRL_800_480_16bit|hcount_r [4] & ( (!\TFT_CTRL_800_480_16bit|hcount_r [2] & (!\TFT_CTRL_800_480_16bit|hcount_r [3] & !\TFT_CTRL_800_480_16bit|hcount_r [1])) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [2]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [3]),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Equal0~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Equal0~0 .lut_mask = 64'h8080808000000000;
defparam \TFT_CTRL_800_480_16bit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N48
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Equal0~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Equal0~1_combout  = ( \TFT_CTRL_800_480_16bit|Equal0~0_combout  & ( (\TFT_CTRL_800_480_16bit|hcount_r [10] & (\TFT_CTRL_800_480_16bit|hcount_r [5] & (!\TFT_CTRL_800_480_16bit|hcount_r [0] & 
// \TFT_CTRL_800_480_16bit|LessThan0~0_combout ))) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [0]),
	.datad(!\TFT_CTRL_800_480_16bit|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Equal0~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Equal0~1 .lut_mask = 64'h0000000000100010;
defparam \TFT_CTRL_800_480_16bit|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N1
dffeas \TFT_CTRL_800_480_16bit|hcount_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[0] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add2~33 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add2~33_sumout  = SUM(( \TFT_CTRL_800_480_16bit|hcount_r [1] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~46  ))
// \TFT_CTRL_800_480_16bit|Add2~34  = CARRY(( \TFT_CTRL_800_480_16bit|hcount_r [1] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add2~33_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add2~33 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \TFT_CTRL_800_480_16bit|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N4
dffeas \TFT_CTRL_800_480_16bit|hcount_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[1] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N7
dffeas \TFT_CTRL_800_480_16bit|hcount_r[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|hcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|hcount_r[2] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|hcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N45
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan0~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan0~1_combout  = ( !\TFT_CTRL_800_480_16bit|hcount_r [4] & ( (!\TFT_CTRL_800_480_16bit|hcount_r [2]) # ((!\TFT_CTRL_800_480_16bit|hcount_r [3]) # (!\TFT_CTRL_800_480_16bit|hcount_r [1])) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [2]),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [3]),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [1]),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan0~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan0~1 .lut_mask = 64'hFFFAFFFA00000000;
defparam \TFT_CTRL_800_480_16bit|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan0~2 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan0~2_combout  = ( \TFT_CTRL_800_480_16bit|hcount_r [5] & ( !\TFT_CTRL_800_480_16bit|hcount_r [10] & ( (\TFT_CTRL_800_480_16bit|LessThan0~1_combout  & \TFT_CTRL_800_480_16bit|LessThan0~0_combout ) ) ) ) # ( 
// !\TFT_CTRL_800_480_16bit|hcount_r [5] & ( !\TFT_CTRL_800_480_16bit|hcount_r [10] & ( \TFT_CTRL_800_480_16bit|LessThan0~0_combout  ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan0~2 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan0~2 .lut_mask = 64'h0F0F050500000000;
defparam \TFT_CTRL_800_480_16bit|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan1~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan1~0_combout  = ( !\TFT_CTRL_800_480_16bit|hcount_r [7] & ( \TFT_CTRL_800_480_16bit|hcount_r [3] & ( (!\TFT_CTRL_800_480_16bit|hcount_r [4] & (!\TFT_CTRL_800_480_16bit|hcount_r [5] & ((!\TFT_CTRL_800_480_16bit|hcount_r [1]) 
// # (!\TFT_CTRL_800_480_16bit|hcount_r [2])))) ) ) ) # ( !\TFT_CTRL_800_480_16bit|hcount_r [7] & ( !\TFT_CTRL_800_480_16bit|hcount_r [3] & ( (!\TFT_CTRL_800_480_16bit|hcount_r [4] & !\TFT_CTRL_800_480_16bit|hcount_r [5]) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [1]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [4]),
	.datac(!\TFT_CTRL_800_480_16bit|hcount_r [2]),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.datae(!\TFT_CTRL_800_480_16bit|hcount_r [7]),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan1~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan1~0 .lut_mask = 64'hCC000000C8000000;
defparam \TFT_CTRL_800_480_16bit|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N0
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~45 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~45_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [0] ) + ( VCC ) + ( !VCC ))
// \TFT_CTRL_800_480_16bit|Add3~46  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~45_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~45 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~45 .lut_mask = 64'h0000000000005555;
defparam \TFT_CTRL_800_480_16bit|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N42
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Equal1~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Equal1~1_combout  = ( \TFT_CTRL_800_480_16bit|vcount_r [2] & ( (!\TFT_CTRL_800_480_16bit|vcount_r [0] & (\TFT_CTRL_800_480_16bit|vcount_r [9] & \TFT_CTRL_800_480_16bit|vcount_r [3])) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [0]),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.datad(!\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Equal1~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Equal1~1 .lut_mask = 64'h00000000000A000A;
defparam \TFT_CTRL_800_480_16bit|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N27
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~9 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~9_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [9] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~26  ))
// \TFT_CTRL_800_480_16bit|Add3~10  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [9] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~26  ))

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~9_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~9 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~9 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N30
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~37 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~37_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [10] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~10  ))
// \TFT_CTRL_800_480_16bit|Add3~38  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [10] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~10  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~37_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~37 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~37 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N31
dffeas \TFT_CTRL_800_480_16bit|vcount_r[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[10] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~41 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~41_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [11] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~38  ))

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~41 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~41 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N34
dffeas \TFT_CTRL_800_480_16bit|vcount_r[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[11] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N48
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Equal1~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Equal1~0_combout  = ( !\TFT_CTRL_800_480_16bit|vcount_r [5] & ( !\TFT_CTRL_800_480_16bit|vcount_r [8] & ( (!\TFT_CTRL_800_480_16bit|vcount_r [10] & (!\TFT_CTRL_800_480_16bit|vcount_r [7] & (!\TFT_CTRL_800_480_16bit|vcount_r [11] & 
// !\TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [10]),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [7]),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [11]),
	.datad(!\TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q ),
	.datae(!\TFT_CTRL_800_480_16bit|vcount_r [5]),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Equal1~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \TFT_CTRL_800_480_16bit|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N45
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Equal1~2 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Equal1~2_combout  = ( \TFT_CTRL_800_480_16bit|Equal1~0_combout  & ( (!\TFT_CTRL_800_480_16bit|vcount_r [1] & (!\TFT_CTRL_800_480_16bit|vcount_r [4] & \TFT_CTRL_800_480_16bit|Equal1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [1]),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.datad(!\TFT_CTRL_800_480_16bit|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Equal1~2 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Equal1~2 .lut_mask = 64'h0000000000C000C0;
defparam \TFT_CTRL_800_480_16bit|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N1
dffeas \TFT_CTRL_800_480_16bit|vcount_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[0] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N3
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~13 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~13_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [1] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~46  ))
// \TFT_CTRL_800_480_16bit|Add3~14  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [1] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~13_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~13 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N4
dffeas \TFT_CTRL_800_480_16bit|vcount_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[1] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N6
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~5 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~5_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [2] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~14  ))
// \TFT_CTRL_800_480_16bit|Add3~6  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [2] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~14  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~5_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~5 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N8
dffeas \TFT_CTRL_800_480_16bit|vcount_r[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[2] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N9
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~1_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [3] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~6  ))
// \TFT_CTRL_800_480_16bit|Add3~2  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [3] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~6  ))

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~1_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \TFT_CTRL_800_480_16bit|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N10
dffeas \TFT_CTRL_800_480_16bit|vcount_r[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[3] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N12
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~17 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~17_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [4] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~2  ))
// \TFT_CTRL_800_480_16bit|Add3~18  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [4] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~2  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~17_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~17 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N13
dffeas \TFT_CTRL_800_480_16bit|vcount_r[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[4] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N15
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~21 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~21_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [5] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~18  ))
// \TFT_CTRL_800_480_16bit|Add3~22  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [5] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~21_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~21 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N16
dffeas \TFT_CTRL_800_480_16bit|vcount_r[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[5] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N18
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~33 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~33_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q  ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~22  ))
// \TFT_CTRL_800_480_16bit|Add3~34  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q  ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~22  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~33_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~33 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N19
dffeas \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N21
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~29 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~29_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [7] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~34  ))
// \TFT_CTRL_800_480_16bit|Add3~30  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [7] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~29_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~29 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TFT_CTRL_800_480_16bit|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N22
dffeas \TFT_CTRL_800_480_16bit|vcount_r[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[7] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N24
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|Add3~25 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|Add3~25_sumout  = SUM(( \TFT_CTRL_800_480_16bit|vcount_r [8] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~30  ))
// \TFT_CTRL_800_480_16bit|Add3~26  = CARRY(( \TFT_CTRL_800_480_16bit|vcount_r [8] ) + ( GND ) + ( \TFT_CTRL_800_480_16bit|Add3~30  ))

	.dataa(gnd),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TFT_CTRL_800_480_16bit|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TFT_CTRL_800_480_16bit|Add3~25_sumout ),
	.cout(\TFT_CTRL_800_480_16bit|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|Add3~25 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \TFT_CTRL_800_480_16bit|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N25
dffeas \TFT_CTRL_800_480_16bit|vcount_r[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[8] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y1_N28
dffeas \TFT_CTRL_800_480_16bit|vcount_r[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[9] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N30
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan2~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan2~0_combout  = ( \TFT_CTRL_800_480_16bit|vcount_r [3] & ( (!\TFT_CTRL_800_480_16bit|vcount_r [9] & !\TFT_CTRL_800_480_16bit|vcount_r [4]) ) ) # ( !\TFT_CTRL_800_480_16bit|vcount_r [3] & ( !\TFT_CTRL_800_480_16bit|vcount_r 
// [9] ) )

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.datab(gnd),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan2~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan2~0 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \TFT_CTRL_800_480_16bit|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan1~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan1~1_combout  = ( \TFT_CTRL_800_480_16bit|hcount_r [6] & ( (\TFT_CTRL_800_480_16bit|hcount_r [9] & \TFT_CTRL_800_480_16bit|hcount_r [8]) ) ) # ( !\TFT_CTRL_800_480_16bit|hcount_r [6] & ( (\TFT_CTRL_800_480_16bit|hcount_r [9] 
// & (\TFT_CTRL_800_480_16bit|hcount_r [8] & \TFT_CTRL_800_480_16bit|hcount_r [7])) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [9]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [8]),
	.datac(gnd),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [7]),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|hcount_r [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan1~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan1~1 .lut_mask = 64'h0011001111111111;
defparam \TFT_CTRL_800_480_16bit|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N20
dffeas \TFT_CTRL_800_480_16bit|vcount_r[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\TFT_CTRL_800_480_16bit|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\TFT_CTRL_800_480_16bit|Equal1~2_combout ),
	.sload(gnd),
	.ena(\TFT_CTRL_800_480_16bit|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL_800_480_16bit|vcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|vcount_r[6] .is_wysiwyg = "true";
defparam \TFT_CTRL_800_480_16bit|vcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N36
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan3~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan3~0_combout  = ( \TFT_CTRL_800_480_16bit|vcount_r [5] & ( \TFT_CTRL_800_480_16bit|vcount_r [4] & ( (\TFT_CTRL_800_480_16bit|vcount_r [6] & (\TFT_CTRL_800_480_16bit|vcount_r [8] & (\TFT_CTRL_800_480_16bit|vcount_r [3] & 
// \TFT_CTRL_800_480_16bit|vcount_r [7]))) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [6]),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [8]),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.datad(!\TFT_CTRL_800_480_16bit|vcount_r [7]),
	.datae(!\TFT_CTRL_800_480_16bit|vcount_r [5]),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan3~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan3~0 .lut_mask = 64'h0000000000000001;
defparam \TFT_CTRL_800_480_16bit|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N33
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|TFT_BLANK~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|TFT_BLANK~0_combout  = ( !\TFT_CTRL_800_480_16bit|vcount_r [10] & ( (!\TFT_CTRL_800_480_16bit|vcount_r [9] & (!\TFT_CTRL_800_480_16bit|hcount_r [10] & (!\TFT_CTRL_800_480_16bit|vcount_r [11] & !\TFT_CTRL_800_480_16bit|hcount_r 
// [11]))) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [11]),
	.datad(!\TFT_CTRL_800_480_16bit|hcount_r [11]),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|TFT_BLANK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~0 .lut_mask = 64'h8000800000000000;
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N48
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|TFT_BLANK~1 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout  = ( !\TFT_CTRL_800_480_16bit|LessThan3~0_combout  & ( \TFT_CTRL_800_480_16bit|TFT_BLANK~0_combout  & ( (!\TFT_CTRL_800_480_16bit|LessThan1~0_combout  & (!\TFT_CTRL_800_480_16bit|LessThan1~1_combout  & 
// ((!\TFT_CTRL_800_480_16bit|LessThan2~0_combout ) # (!\TFT_CTRL_800_480_16bit|Equal1~0_combout )))) # (\TFT_CTRL_800_480_16bit|LessThan1~0_combout  & ((!\TFT_CTRL_800_480_16bit|LessThan2~0_combout ) # ((!\TFT_CTRL_800_480_16bit|Equal1~0_combout )))) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|LessThan1~0_combout ),
	.datab(!\TFT_CTRL_800_480_16bit|LessThan2~0_combout ),
	.datac(!\TFT_CTRL_800_480_16bit|LessThan1~1_combout ),
	.datad(!\TFT_CTRL_800_480_16bit|Equal1~0_combout ),
	.datae(!\TFT_CTRL_800_480_16bit|LessThan3~0_combout ),
	.dataf(!\TFT_CTRL_800_480_16bit|TFT_BLANK~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~1 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~1 .lut_mask = 64'h00000000F5C40000;
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N53
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N52
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N23
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N16
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y1_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N34
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N38
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N47
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N14
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N44
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N52
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N14
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N5
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N31
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N52
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N10
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N17
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N58
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N59
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N23
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N7
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ ((((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ) # 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h00FF00FF02FD02FD;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N8
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N58
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N47
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N7
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N11
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] 
// & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400210000840021;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N17
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h0000000040000000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & (!\TFT_CTRL_800_480_16bit|LessThan0~2_combout  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datac(!\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000000008000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// ((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N10
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0800F7FF0000FFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N26
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N53
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N1
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N29
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N16
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N41
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N31
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N19
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N46
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N29
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  = ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0044000000000000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// ((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )))) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h00FF00FF40BF40BF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N47
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ) # 
// (((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF4000BFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N43
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N46
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N23
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N2
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N59
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N22
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N40
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N41
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] 
// & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8200008241000041;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout  & ( !\TFT_CTRL_800_480_16bit|LessThan0~2_combout  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.dataf(!\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h0000FFEF00000000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q )))) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0F0F0F0F0F4B0F4B;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N20
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|TFT_BLANK~2 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout  = ( !\TFT_CTRL_800_480_16bit|LessThan0~2_combout  & ( \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.dataf(!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~2 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~2 .lut_mask = 64'h00000000FFFF0000;
defparam \TFT_CTRL_800_480_16bit|TFT_BLANK~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datae(!\TFT_CTRL_800_480_16bit|TFT_BLANK~2_combout ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000FEFF00000000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N25
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N13
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N47
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N50
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N1
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N40
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N28
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N29
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q 

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N47
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N13
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N7
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N35
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] 
// $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] 
// & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] 
// $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8040080420100201;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  & 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0000000002020202;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ) # ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ) # 
// (\TFT_CTRL_800_480_16bit|LessThan0~2_combout )))) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.datab(!\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h04FB04FB00FF00FF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N52
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N32
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF0808F7F7;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N37
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & ( ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF2020DFDF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N20
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h6969696969696969;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N5
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 64'h9669699669969669;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N44
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'hA5A5A5A5A5A5A5A5;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N16
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (((!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q )) # (\TFT_CTRL_800_480_16bit|LessThan0~2_combout ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\TFT_CTRL_800_480_16bit|LessThan0~2_combout  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & \TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ))) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|LessThan0~2_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\TFT_CTRL_800_480_16bit|TFT_BLANK~1_combout ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h0080FF7F0000FFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N56
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N37
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N2
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N46
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N58
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N26
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N35
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9000009009000009;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N55
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N53
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N28
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N32
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N58
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N11
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0401401008028020;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h5555555555555151;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N22
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N37
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N8
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N4
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N17
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N23
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N20
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [5])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] 
// $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [5])))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] 
// $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9000090000900009;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N4
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout )))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h5555554500000000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N43
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9669699669969669;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N14
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h6969696996969696;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N19
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h9999999999999999;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N5
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N27
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N28
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ) # 
// (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N13
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N37
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N40
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( (((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N55
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N23
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N8
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N31
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N14
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N55
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N31
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 64'h00FFFF00FF0000FF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N1
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N33
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 64'h6969696996969696;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N34
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 64'h6996699669966996;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N34
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] 
// & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N19
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 64'h6996966996696996;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N52
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N32
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N59
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N25
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N41
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [2]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 64'h3C3CC3C33C3CC3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N55
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [2]) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [2]) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]) ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 64'h33CCCC33CC3333CC;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N49
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N38
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] 
// $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] 
// $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])) ) ) ) # ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [3] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])) ) ) ) # ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [3] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0])) ) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 64'h6969969696966969;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N10
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N33
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ))) ) ) # ( 
// !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ))) ) )

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N35
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0] $ (!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [0]) ) + ( !VCC ) + ( !VCC ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~35  = SHARE((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]) # (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34 .lut_mask = 64'h0000F3F300003C3C;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [1]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~35  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~31  = SHARE((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~35 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [2]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~31  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~27  = SHARE((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~31 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~27 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a 
// [3]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~27  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~23  = SHARE((!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~27 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [4]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~23  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19  = SHARE((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~23 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [5]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15  = SHARE((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~19 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14 .lut_mask = 64'h000030300000C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [6]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11  = SHARE((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]))

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10 .lut_mask = 64'h000050500000A5A5;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N21
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6_cout  = CARRY(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [7]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout  ))
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7  = SHARE((\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 ),
	.combout(),
	.sumout(),
	.cout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6_cout ),
	.shareout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6 .lut_mask = 64'h000030300000C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  = SUM(( !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a 
// [8]) ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7  ) + ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6_cout  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~6_cout ),
	.sharein(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 ),
	.combout(),
	.sumout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 64'h000000000000C3C3;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|WR_MASK~2 (
// Equation(s):
// \Sdram_Control_4Port|WR_MASK~2_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( (\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & !\Sdram_Control_4Port|mWR_DONE~q ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datac(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|WR_MASK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|WR_MASK~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|WR_MASK~2 .lut_mask = 64'h0000000030303030;
defparam \Sdram_Control_4Port|WR_MASK~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N5
dffeas \Sdram_Control_4Port|WR_MASK[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|WR_MASK~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|WR_MASK[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|WR_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|WR_MASK[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|WR_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( \Sdram_Control_4Port|IN_REQ~q  & ( \Sdram_Control_4Port|WR_MASK [0] ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|IN_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h0000000055555555;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9000009009000009;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N41
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [3] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [3] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h9000090000900009;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N50
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h3333333033333333;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N22
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8400008421000021;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h00F000E000F000F0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N5
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// ((((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h5555555555555595;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N32
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N28
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h00FF00FF30CF30CF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N58
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h6666666666666666;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N25
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N52
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h9999999999999999;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N29
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  ) ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0000FFFF3333CCCC;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N52
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N49
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N28
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] & ( 
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ))) ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h00FF00FF00FD00FD;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \cmos_data[0]~input (
	.i(cmos_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[0]~input_o ));
// synopsys translate_off
defparam \cmos_data[0]~input .bus_hold = "false";
defparam \cmos_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N6
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout  = ( \u_CMOS_Capture_RGB565|byte_flag~q  & ( \cmos_href~input_o  ) )

	.dataa(gnd),
	.datab(!\cmos_href~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_CMOS_Capture_RGB565|byte_flag~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0 .lut_mask = 64'h0000333300003333;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N2
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[0]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N29
dffeas \u_CMOS_Capture_RGB565|cmos_href_r[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_href~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_href_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y1_N46
dffeas \u_CMOS_Capture_RGB565|cmos_href_r[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_href_r [0]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_href_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_href_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N0
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [0]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [0]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] ) ) # ( 
// !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N55
dffeas \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \cmos_data[1]~input (
	.i(cmos_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[1]~input_o ));
// synopsys translate_off
defparam \cmos_data[1]~input .bus_hold = "false";
defparam \cmos_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N20
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[1]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N18
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [1]))

	.dataa(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1 .lut_mask = 64'h0011001100110011;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \cmos_data[2]~input (
	.i(cmos_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[2]~input_o ));
// synopsys translate_off
defparam \cmos_data[2]~input .bus_hold = "false";
defparam \cmos_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N5
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[2]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N3
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|cmos_frame_data_r [2]))

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 .lut_mask = 64'h0003000300030003;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \cmos_data[3]~input (
	.i(cmos_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[3]~input_o ));
// synopsys translate_off
defparam \cmos_data[3]~input .bus_hold = "false";
defparam \cmos_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N23
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[3]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N21
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [3]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3 .lut_mask = 64'h00000000000F000F;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \cmos_data[4]~input (
	.i(cmos_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[4]~input_o ));
// synopsys translate_off
defparam \cmos_data[4]~input .bus_hold = "false";
defparam \cmos_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N53
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[4]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N51
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|cmos_frame_data_r [4]))

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4 .lut_mask = 64'h0003000300030003;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \cmos_data[5]~input (
	.i(cmos_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[5]~input_o ));
// synopsys translate_off
defparam \cmos_data[5]~input .bus_hold = "false";
defparam \cmos_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N32
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[5]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N30
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [5]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [5]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \cmos_data[6]~input (
	.i(cmos_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[6]~input_o ));
// synopsys translate_off
defparam \cmos_data[6]~input .bus_hold = "false";
defparam \cmos_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N35
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[6]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N33
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [6]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [6]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \cmos_data[7]~input (
	.i(cmos_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cmos_data[7]~input_o ));
// synopsys translate_off
defparam \cmos_data[7]~input .bus_hold = "false";
defparam \cmos_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y1_N38
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[7]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N36
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [7]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [7]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N27
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder_combout  = ( \cmos_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N29
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[0] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_din_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N50
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[8] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [0]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[8] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N48
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [8]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [8]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N59
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[1] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[1]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N41
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[9] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [1]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[9] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N39
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [9]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [9]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N26
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[2] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[2]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[2] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[10] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [2]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[10] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N6
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [10]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [10]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N19
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[3] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[3]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[3] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N11
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[11] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [3]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[11] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N9
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|cmos_frame_data_r [11]))

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11 .lut_mask = 64'h0003000300030003;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N52
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[4] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[4]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[4] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N14
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[12] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [4]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[12] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N12
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12_combout  = ( \u_CMOS_Capture_RGB565|cmos_href_r [1] & ( (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [12]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [12]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N56
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[5] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[5]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[5] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N17
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[13] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [5]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[13] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N15
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|cmos_frame_data_r [13]))

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13 .lut_mask = 64'h0003000300030003;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N10
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[6] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_data[6]~input_o ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[6] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N44
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[14] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [6]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[14] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N42
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14_combout  = ( \u_CMOS_Capture_RGB565|frame_sync_flag~q  & ( (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|cmos_frame_data_r [14]) ) )

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datac(gnd),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [14]),
	.datae(gnd),
	.dataf(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14 .lut_mask = 64'h0000000000330033;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y1_N24
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder_combout  = ( \cmos_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y1_N25
dffeas \u_CMOS_Capture_RGB565|cmos_din_r[7] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_din_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(!\cmos_href~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_din_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_din_r[7] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_din_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N47
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[15] (
	.clk(\cmos_pclk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_din_r [7]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[15] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N45
cyclonev_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [15]))

	.dataa(gnd),
	.datab(!\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datac(!\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datad(!\u_CMOS_Capture_RGB565|cmos_frame_data_r [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15 .extended_lut = "off";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15 .lut_mask = 64'h0003000300030003;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\cmos_pclk~inputCLKENA0_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\comb~1_combout ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\u_CMOS_Capture_RGB565|cmos_frame_data[15]~15_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[14]~14_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[13]~13_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[12]~12_combout ,
\u_CMOS_Capture_RGB565|cmos_frame_data[11]~11_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[10]~10_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[9]~9_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[8]~8_combout ,
\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[5]~5_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[4]~4_combout ,
\u_CMOS_Capture_RGB565|cmos_frame_data[3]~3_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[1]~1_combout ,\u_CMOS_Capture_RGB565|cmos_frame_data[0]~0_combout }),
	.portaaddr({\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ,\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,
\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ALTSYNCRAM";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(gnd),
	.clk1(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ,
\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,
\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ALTSYNCRAM";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[0]~0 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[0]~0_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) 
// ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) ) # ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( !\Sdram_Control_4Port|WR_MASK [0] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[0]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[0]~0 .lut_mask = 64'h0000FFFF33333333;
defparam \Sdram_Control_4Port|mDATAIN[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N20
dffeas \Sdram_Control_4Port|command1|do_initial (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_initial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_initial .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_initial .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N18
cyclonev_lcell_comb \Sdram_Control_4Port|command1|oe4~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|oe4~0_combout  = ( \Sdram_Control_4Port|command1|oe4~q  & ( (!\Sdram_Control_4Port|PM_STOP~q  & !\Sdram_Control_4Port|command1|do_initial~q ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|PM_STOP~q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|command1|do_initial~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|oe4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|oe4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|oe4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|oe4~0 .lut_mask = 64'h00000000CC00CC00;
defparam \Sdram_Control_4Port|command1|oe4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N21
cyclonev_lcell_comb \Sdram_Control_4Port|command1|oe4~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|oe4~1_combout  = ( \Sdram_Control_4Port|command1|do_precharge~q  & ( \Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  ) ) # ( !\Sdram_Control_4Port|command1|do_precharge~q  & ( 
// ((!\Sdram_Control_4Port|command1|do_refresh~q  & (\Sdram_Control_4Port|command1|oe4~0_combout  & !\Sdram_Control_4Port|command1|do_reada~q ))) # (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|oe4~0_combout ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|oe4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|oe4~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|oe4~1 .lut_mask = 64'h5D555D5555555555;
defparam \Sdram_Control_4Port|command1|oe4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N23
dffeas \Sdram_Control_4Port|command1|oe4 (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|oe4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|oe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|oe4 .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|oe4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N11
dffeas \Sdram_Control_4Port|command1|OE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|oe4~q ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|OE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|OE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[1]~1 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[1]~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( \Sdram_Control_4Port|WR_MASK [0] ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] 
// & ( !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( !\Sdram_Control_4Port|WR_MASK [0] 
// & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[1]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[1]~1 .lut_mask = 64'h333333330000FFFF;
defparam \Sdram_Control_4Port|mDATAIN[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N36
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[2]~2 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[2]~2_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (!\Sdram_Control_4Port|WR_MASK [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]) 
// ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[2]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[2]~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Sdram_Control_4Port|mDATAIN[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[3]~3 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[3]~3_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( (!\Sdram_Control_4Port|WR_MASK [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]) 
// ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( (\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[3]~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[3]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Sdram_Control_4Port|mDATAIN[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[4]~4 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[4]~4_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\Sdram_Control_4Port|WR_MASK [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]) 
// ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[4]~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[4]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Sdram_Control_4Port|mDATAIN[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[5]~5 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[5]~5_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( \Sdram_Control_4Port|WR_MASK [0] ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] 
// & ( !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( !\Sdram_Control_4Port|WR_MASK [0] 
// & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] ) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[5]~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[5]~5 .lut_mask = 64'h555555550000FFFF;
defparam \Sdram_Control_4Port|mDATAIN[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N54
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[6]~6 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[6]~6_combout  = ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] ) ) # ( !\Sdram_Control_4Port|WR_MASK [0] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[6]~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[6]~6 .lut_mask = 64'h00FF00FF33333333;
defparam \Sdram_Control_4Port|mDATAIN[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[7]~7 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[7]~7_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( \Sdram_Control_4Port|WR_MASK [0] ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] 
// & ( !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ( !\Sdram_Control_4Port|WR_MASK [0] 
// & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[7]~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[7]~7 .lut_mask = 64'h333333330000FFFF;
defparam \Sdram_Control_4Port|mDATAIN[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[8]~8 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[8]~8_combout  = ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) ) # ( !\Sdram_Control_4Port|WR_MASK [0] & ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[8]~8 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[8]~8 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Sdram_Control_4Port|mDATAIN[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N51
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[9]~9 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[9]~9_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( \Sdram_Control_4Port|WR_MASK [0] ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] 
// & ( !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] & ( !\Sdram_Control_4Port|WR_MASK [0] 
// & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[9]~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[9]~9 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Sdram_Control_4Port|mDATAIN[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[10]~10 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[10]~10_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( (!\Sdram_Control_4Port|WR_MASK [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b 
// [10]) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( (\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[10]~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[10]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Sdram_Control_4Port|mDATAIN[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[11]~11 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[11]~11_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( \Sdram_Control_4Port|WR_MASK [0] ) ) # ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b 
// [11] & ( !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] ) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( 
// !\Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[11]~11 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[11]~11 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \Sdram_Control_4Port|mDATAIN[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[12]~12 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[12]~12_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # (\Sdram_Control_4Port|WR_MASK 
// [0]) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (!\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[12]~12 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[12]~12 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Sdram_Control_4Port|mDATAIN[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[13]~13 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[13]~13_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( (!\Sdram_Control_4Port|WR_MASK [0]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b 
// [13]) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( (\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[13]~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[13]~13 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Sdram_Control_4Port|mDATAIN[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[14]~14 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[14]~14_combout  = ( \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] 
// ) ) ) # ( !\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \Sdram_Control_4Port|WR_MASK [0] & ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] ) ) ) # ( 
// \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( !\Sdram_Control_4Port|WR_MASK [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.dataf(!\Sdram_Control_4Port|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[14]~14 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[14]~14 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Sdram_Control_4Port|mDATAIN[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAIN[15]~15 (
// Equation(s):
// \Sdram_Control_4Port|mDATAIN[15]~15_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (\Sdram_Control_4Port|WR_MASK 
// [0]) ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (!\Sdram_Control_4Port|WR_MASK [0] & \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]) ) )

	.dataa(!\Sdram_Control_4Port|WR_MASK [0]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAIN[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAIN[15]~15 .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAIN[15]~15 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Sdram_Control_4Port|mDATAIN[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & 
// (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [5]))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0 .lut_mask = 64'h0133013301F101F1;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N33
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|i2c_wr~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0_combout  ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1 .lut_mask = 64'h5555000000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout 
// ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1 .lut_mask = 64'h0FFF000044FF0000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) # (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4])) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0 .lut_mask = 64'hFBFF4008FF7F0000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  & ( (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) # 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0_combout ))) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout  & ( \u_I2C_OV5640_Init_RGB565|i2c_trans~q  ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3 .lut_mask = 64'h3333333332323232;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q  & 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]) # (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) 
// # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q )))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ))) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q  & 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1 .lut_mask = 64'h00F702FF02F700FD;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [4] & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ) # 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] 
// & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])))) ) ) ) 
// # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) 
// ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0 .lut_mask = 64'h0505E0C00505E545;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N48
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout 
//  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout )) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout  & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout ) ) ) ) # ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout  & 
// ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  & ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout  & ( (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout  & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0_combout ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~1_combout ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4 .lut_mask = 64'h0707000703030003;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N49
dffeas \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk .is_wysiwyg = "true";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ((\u_I2C_OV5640_Init_RGB565|i2c_wr~q )))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ((\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter 
// [5]))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q )) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & ((\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))))) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])) # 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & ((\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q )))) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & (((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q  & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5])) # (\u_I2C_OV5640_Init_RGB565|i2c_wr~q ))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~DUPLICATE_q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datad(!\u_I2C_OV5640_Init_RGB565|i2c_wr~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4 .lut_mask = 64'h4A5F486E484D4067;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N18
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5 .lut_mask = 64'h0000000088888888;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout  & ( 
// (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout  & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1])) ) ) ) # ( 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout ) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout ) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~0_combout ),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6 .lut_mask = 64'h0C0C00000C0C4400;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N27
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2] & (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4] & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]) # ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] 
// & (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1] & !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3] & ((\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0])))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [2]),
	.datab(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [1]),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [3]),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [0]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2 .lut_mask = 64'hEAAFEAAF0A000A00;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout  = ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2_combout  & ( (!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5] & 
// !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter [5]),
	.datab(gnd),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0 (
// Equation(s):
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0_combout  = ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout  & ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ))) # (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & (\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q )) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout  & ( 
// \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ))) # (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & (\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q 
// )) ) ) ) # ( \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout  & ( (!\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ))) # 
// (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & (\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q )) ) ) ) # ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout  & ( !\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout  & ( 
// (!\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & (((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q )))) # (\u_I2C_OV5640_Init_RGB565|i2c_trans~q  & ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout  & 
// ((!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ))) # (\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout  & (\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q )))) ) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|i2c_trans~q ),
	.datab(!\u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~q ),
	.datac(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1_combout ),
	.datad(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~q ),
	.datae(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6_combout ),
	.dataf(!\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0 .extended_lut = "off";
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0 .lut_mask = 64'hFB01BB11BB11BB11;
defparam \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y22_N1
cyclonev_pll_output_counter \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 11;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 10;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .output_clock_frequency = "23.8095 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|altpll_component|auto_generated|generic_pll4~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 (
	.inclk(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk ),
	.ena(vcc),
	.outclk(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 .disable_mode = "low";
defparam \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y19_N1
cyclonev_pll_output_counter \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\pll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|altpll_component|auto_generated|wire_generic_pll2_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 4;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .c_cnt_prst = 4;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .output_clock_frequency = "99.9999 mhz";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .phase_shift = "7000 ps";
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|altpll_component|auto_generated|generic_pll2~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G2
cyclonev_clkena \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 (
	.inclk(\pll|altpll_component|auto_generated|wire_generic_pll2_outclk ),
	.ena(vcc),
	.outclk(\pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .disable_mode = "low";
defparam \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \pll|altpll_component|auto_generated|wire_generic_pll2_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X37_Y3_N58
dffeas \Sdram_Control_4Port|command1|CKE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CKE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|CKE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N52
dffeas \Sdram_Control_4Port|CKE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|CKE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|CKE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|CKE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~25 (
// Equation(s):
// \Sdram_Control_4Port|Add9~25_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [3] ) + ( VCC ) + ( !VCC ))
// \Sdram_Control_4Port|Add9~26  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [3] ) + ( VCC ) + ( !VCC ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~25_sumout ),
	.cout(\Sdram_Control_4Port|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~25 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan2~2 (
// Equation(s):
// \Sdram_Control_4Port|LessThan2~2_combout  = (\Sdram_Control_4Port|rWR2_ADDR [16] & (\Sdram_Control_4Port|rWR2_ADDR [15] & \Sdram_Control_4Port|rWR2_ADDR [14]))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [16]),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [15]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan2~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan2~2 .lut_mask = 64'h0003000300030003;
defparam \Sdram_Control_4Port|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan2~0 (
// Equation(s):
// \Sdram_Control_4Port|LessThan2~0_combout  = ( \Sdram_Control_4Port|rWR2_ADDR [6] & ( (\Sdram_Control_4Port|rWR2_ADDR [5] & (\Sdram_Control_4Port|rWR2_ADDR [4] & (\Sdram_Control_4Port|rWR2_ADDR [8] & \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q ))) ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [5]),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [4]),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [8]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR2_ADDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan2~0 .lut_mask = 64'h0000000000010001;
defparam \Sdram_Control_4Port|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan2~1 (
// Equation(s):
// \Sdram_Control_4Port|LessThan2~1_combout  = ( \Sdram_Control_4Port|rWR2_ADDR [10] & ( \Sdram_Control_4Port|rWR2_ADDR [3] & ( (\Sdram_Control_4Port|rWR2_ADDR [11] & \Sdram_Control_4Port|rWR2_ADDR [12]) ) ) ) # ( !\Sdram_Control_4Port|rWR2_ADDR [10] & ( 
// \Sdram_Control_4Port|rWR2_ADDR [3] & ( (\Sdram_Control_4Port|LessThan2~0_combout  & (\Sdram_Control_4Port|rWR2_ADDR [11] & (\Sdram_Control_4Port|rWR2_ADDR [9] & \Sdram_Control_4Port|rWR2_ADDR [12]))) ) ) ) # ( \Sdram_Control_4Port|rWR2_ADDR [10] & ( 
// !\Sdram_Control_4Port|rWR2_ADDR [3] & ( (\Sdram_Control_4Port|rWR2_ADDR [11] & \Sdram_Control_4Port|rWR2_ADDR [12]) ) ) )

	.dataa(!\Sdram_Control_4Port|LessThan2~0_combout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [11]),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [9]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [12]),
	.datae(!\Sdram_Control_4Port|rWR2_ADDR [10]),
	.dataf(!\Sdram_Control_4Port|rWR2_ADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan2~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan2~1 .lut_mask = 64'h0000003300010033;
defparam \Sdram_Control_4Port|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|always2~0 (
// Equation(s):
// \Sdram_Control_4Port|always2~0_combout  = ( \Sdram_Control_4Port|WR_MASK [1] & ( \Sdram_Control_4Port|mWR_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|WR_MASK [1]),
	.dataf(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|always2~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|always2~0 .lut_mask = 64'h000000000000FFFF;
defparam \Sdram_Control_4Port|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N56
dffeas \Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan2~3 (
// Equation(s):
// \Sdram_Control_4Port|LessThan2~3_combout  = ( !\Sdram_Control_4Port|rWR2_ADDR [22] & ( (!\Sdram_Control_4Port|rWR2_ADDR [20] & (!\Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q  & !\Sdram_Control_4Port|rWR2_ADDR [19])) ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [19]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR2_ADDR [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan2~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan2~3 .lut_mask = 64'h8800880000000000;
defparam \Sdram_Control_4Port|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan2~4 (
// Equation(s):
// \Sdram_Control_4Port|LessThan2~4_combout  = ( \Sdram_Control_4Port|LessThan2~1_combout  & ( \Sdram_Control_4Port|LessThan2~3_combout  & ( (\Sdram_Control_4Port|rWR2_ADDR [18] & ((\Sdram_Control_4Port|rWR2_ADDR [17]) # 
// (\Sdram_Control_4Port|LessThan2~2_combout ))) ) ) ) # ( !\Sdram_Control_4Port|LessThan2~1_combout  & ( \Sdram_Control_4Port|LessThan2~3_combout  & ( (\Sdram_Control_4Port|rWR2_ADDR [18] & (((\Sdram_Control_4Port|rWR2_ADDR [13] & 
// \Sdram_Control_4Port|LessThan2~2_combout )) # (\Sdram_Control_4Port|rWR2_ADDR [17]))) ) ) ) # ( \Sdram_Control_4Port|LessThan2~1_combout  & ( !\Sdram_Control_4Port|LessThan2~3_combout  ) ) # ( !\Sdram_Control_4Port|LessThan2~1_combout  & ( 
// !\Sdram_Control_4Port|LessThan2~3_combout  ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [13]),
	.datab(!\Sdram_Control_4Port|LessThan2~2_combout ),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [17]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [18]),
	.datae(!\Sdram_Control_4Port|LessThan2~1_combout ),
	.dataf(!\Sdram_Control_4Port|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan2~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan2~4 .lut_mask = 64'hFFFFFFFF001F003F;
defparam \Sdram_Control_4Port|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \Sdram_Control_4Port|rWR2_ADDR[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~33 (
// Equation(s):
// \Sdram_Control_4Port|Add9~33_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [4] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~26  ))
// \Sdram_Control_4Port|Add9~34  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [4] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~33_sumout ),
	.cout(\Sdram_Control_4Port|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Sdram_Control_4Port|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N4
dffeas \Sdram_Control_4Port|rWR2_ADDR[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~41 (
// Equation(s):
// \Sdram_Control_4Port|Add9~41_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [5] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~34  ))
// \Sdram_Control_4Port|Add9~42  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [5] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~34  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~41_sumout ),
	.cout(\Sdram_Control_4Port|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~41 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \Sdram_Control_4Port|rWR2_ADDR[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~49 (
// Equation(s):
// \Sdram_Control_4Port|Add9~49_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [6] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~42  ))
// \Sdram_Control_4Port|Add9~50  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [6] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~42  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~49_sumout ),
	.cout(\Sdram_Control_4Port|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~49 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N10
dffeas \Sdram_Control_4Port|rWR2_ADDR[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~57 (
// Equation(s):
// \Sdram_Control_4Port|Add9~57_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add9~50  ))
// \Sdram_Control_4Port|Add9~58  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q  ) + ( GND ) + ( \Sdram_Control_4Port|Add9~50  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~57_sumout ),
	.cout(\Sdram_Control_4Port|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~57 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~65 (
// Equation(s):
// \Sdram_Control_4Port|Add9~65_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [8] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~58  ))
// \Sdram_Control_4Port|Add9~66  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [8] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~58  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~65_sumout ),
	.cout(\Sdram_Control_4Port|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~65 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N16
dffeas \Sdram_Control_4Port|rWR2_ADDR[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~9 (
// Equation(s):
// \Sdram_Control_4Port|Add9~9_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~66  ))
// \Sdram_Control_4Port|Add9~10  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~66  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~9_sumout ),
	.cout(\Sdram_Control_4Port|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N19
dffeas \Sdram_Control_4Port|rWR2_ADDR[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~13 (
// Equation(s):
// \Sdram_Control_4Port|Add9~13_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~10  ))
// \Sdram_Control_4Port|Add9~14  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~13_sumout ),
	.cout(\Sdram_Control_4Port|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N22
dffeas \Sdram_Control_4Port|rWR2_ADDR[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~17 (
// Equation(s):
// \Sdram_Control_4Port|Add9~17_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~14  ))
// \Sdram_Control_4Port|Add9~18  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~14  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~17_sumout ),
	.cout(\Sdram_Control_4Port|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N25
dffeas \Sdram_Control_4Port|rWR2_ADDR[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~21 (
// Equation(s):
// \Sdram_Control_4Port|Add9~21_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~18  ))
// \Sdram_Control_4Port|Add9~22  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~18  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~21_sumout ),
	.cout(\Sdram_Control_4Port|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N28
dffeas \Sdram_Control_4Port|rWR2_ADDR[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~29 (
// Equation(s):
// \Sdram_Control_4Port|Add9~29_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~22  ))
// \Sdram_Control_4Port|Add9~30  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~29_sumout ),
	.cout(\Sdram_Control_4Port|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \Sdram_Control_4Port|rWR2_ADDR[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~37 (
// Equation(s):
// \Sdram_Control_4Port|Add9~37_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~30  ))
// \Sdram_Control_4Port|Add9~38  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~30  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~37_sumout ),
	.cout(\Sdram_Control_4Port|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N34
dffeas \Sdram_Control_4Port|rWR2_ADDR[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~45 (
// Equation(s):
// \Sdram_Control_4Port|Add9~45_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~38  ))
// \Sdram_Control_4Port|Add9~46  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~38  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~45_sumout ),
	.cout(\Sdram_Control_4Port|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~45 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N37
dffeas \Sdram_Control_4Port|rWR2_ADDR[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~53 (
// Equation(s):
// \Sdram_Control_4Port|Add9~53_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~46  ))
// \Sdram_Control_4Port|Add9~54  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~46  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~53_sumout ),
	.cout(\Sdram_Control_4Port|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~53 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N40
dffeas \Sdram_Control_4Port|rWR2_ADDR[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[16] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~61 (
// Equation(s):
// \Sdram_Control_4Port|Add9~61_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~54  ))
// \Sdram_Control_4Port|Add9~62  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~54  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~61_sumout ),
	.cout(\Sdram_Control_4Port|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~61 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N43
dffeas \Sdram_Control_4Port|rWR2_ADDR[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[17] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~69 (
// Equation(s):
// \Sdram_Control_4Port|Add9~69_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~62  ))
// \Sdram_Control_4Port|Add9~70  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~69_sumout ),
	.cout(\Sdram_Control_4Port|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~69 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N46
dffeas \Sdram_Control_4Port|rWR2_ADDR[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[18] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~73 (
// Equation(s):
// \Sdram_Control_4Port|Add9~73_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~70  ))
// \Sdram_Control_4Port|Add9~74  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~70  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~73_sumout ),
	.cout(\Sdram_Control_4Port|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~73 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N49
dffeas \Sdram_Control_4Port|rWR2_ADDR[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[19] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~77 (
// Equation(s):
// \Sdram_Control_4Port|Add9~77_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~74  ))
// \Sdram_Control_4Port|Add9~78  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~74  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~77_sumout ),
	.cout(\Sdram_Control_4Port|Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~77 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N53
dffeas \Sdram_Control_4Port|rWR2_ADDR[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[20] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~5 (
// Equation(s):
// \Sdram_Control_4Port|Add9~5_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~78  ))
// \Sdram_Control_4Port|Add9~6  = CARRY(( \Sdram_Control_4Port|rWR2_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~78  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~5_sumout ),
	.cout(\Sdram_Control_4Port|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N55
dffeas \Sdram_Control_4Port|rWR2_ADDR[21] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[21] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|Add9~1 (
// Equation(s):
// \Sdram_Control_4Port|Add9~1_sumout  = SUM(( \Sdram_Control_4Port|rWR2_ADDR [22] ) + ( GND ) + ( \Sdram_Control_4Port|Add9~6  ))

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add9~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add9~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N58
dffeas \Sdram_Control_4Port|rWR2_ADDR[22] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[22] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~45 (
// Equation(s):
// \Sdram_Control_4Port|Add7~45_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [8] ) + ( VCC ) + ( !VCC ))
// \Sdram_Control_4Port|Add7~46  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [8] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~45_sumout ),
	.cout(\Sdram_Control_4Port|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~45 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~45 .lut_mask = 64'h0000000000000F0F;
defparam \Sdram_Control_4Port|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|rWR1_ADDR[16]~0 (
// Equation(s):
// \Sdram_Control_4Port|rWR1_ADDR[16]~0_combout  = ( !\Sdram_Control_4Port|rWR1_ADDR [19] & ( (!\Sdram_Control_4Port|rWR1_ADDR [22] & (!\Sdram_Control_4Port|rWR1_ADDR [20] & ((\reset_n~input_o ) # (\u_I2C_OV5640_Init_RGB565|Config_done~q )))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [22]),
	.datad(!\Sdram_Control_4Port|rWR1_ADDR [20]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~0 .lut_mask = 64'h7000700000000000;
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan1~0 (
// Equation(s):
// \Sdram_Control_4Port|LessThan1~0_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [9] & ( !\Sdram_Control_4Port|rWR1_ADDR [13] & ( (!\Sdram_Control_4Port|rWR1_ADDR [12]) # ((!\Sdram_Control_4Port|rWR1_ADDR [11]) # ((!\Sdram_Control_4Port|rWR1_ADDR [10] & 
// !\Sdram_Control_4Port|rWR1_ADDR [8]))) ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [9] & ( !\Sdram_Control_4Port|rWR1_ADDR [13] & ( (!\Sdram_Control_4Port|rWR1_ADDR [10]) # ((!\Sdram_Control_4Port|rWR1_ADDR [12]) # (!\Sdram_Control_4Port|rWR1_ADDR [11])) ) 
// ) )

	.dataa(!\Sdram_Control_4Port|rWR1_ADDR [10]),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [12]),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [8]),
	.datad(!\Sdram_Control_4Port|rWR1_ADDR [11]),
	.datae(!\Sdram_Control_4Port|rWR1_ADDR [9]),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan1~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan1~0 .lut_mask = 64'hFFEEFFEC00000000;
defparam \Sdram_Control_4Port|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan1~1 (
// Equation(s):
// \Sdram_Control_4Port|LessThan1~1_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [14] & ( (\Sdram_Control_4Port|rWR1_ADDR [16] & \Sdram_Control_4Port|rWR1_ADDR [15]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [16]),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan1~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan1~1 .lut_mask = 64'h0000000003030303;
defparam \Sdram_Control_4Port|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|rWR1_ADDR[16]~1 (
// Equation(s):
// \Sdram_Control_4Port|rWR1_ADDR[16]~1_combout  = ( \Sdram_Control_4Port|LessThan1~1_combout  & ( \Sdram_Control_4Port|rWR1_ADDR [17] & ( (!\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ) # ((\Sdram_Control_4Port|rWR1_ADDR [18]) # 
// (\Sdram_Control_4Port|rWR1_ADDR [21])) ) ) ) # ( !\Sdram_Control_4Port|LessThan1~1_combout  & ( \Sdram_Control_4Port|rWR1_ADDR [17] & ( (!\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ) # ((\Sdram_Control_4Port|rWR1_ADDR [18]) # 
// (\Sdram_Control_4Port|rWR1_ADDR [21])) ) ) ) # ( \Sdram_Control_4Port|LessThan1~1_combout  & ( !\Sdram_Control_4Port|rWR1_ADDR [17] & ( (!\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ) # (((!\Sdram_Control_4Port|LessThan1~0_combout  & 
// \Sdram_Control_4Port|rWR1_ADDR [18])) # (\Sdram_Control_4Port|rWR1_ADDR [21])) ) ) ) # ( !\Sdram_Control_4Port|LessThan1~1_combout  & ( !\Sdram_Control_4Port|rWR1_ADDR [17] & ( (!\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ) # 
// (\Sdram_Control_4Port|rWR1_ADDR [21]) ) ) )

	.dataa(!\Sdram_Control_4Port|rWR1_ADDR[16]~0_combout ),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [21]),
	.datac(!\Sdram_Control_4Port|LessThan1~0_combout ),
	.datad(!\Sdram_Control_4Port|rWR1_ADDR [18]),
	.datae(!\Sdram_Control_4Port|LessThan1~1_combout ),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~1 .lut_mask = 64'hBBBBBBFBBBFFBBFF;
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|rWR1_ADDR[16]~2 (
// Equation(s):
// \Sdram_Control_4Port|rWR1_ADDR[16]~2_combout  = ( \u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (\Sdram_Control_4Port|mWR_DONE~q  & \Sdram_Control_4Port|WR_MASK [0]) ) ) # ( !\u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (!\reset_n~input_o ) # 
// ((\Sdram_Control_4Port|mWR_DONE~q  & \Sdram_Control_4Port|WR_MASK [0])) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|mWR_DONE~q ),
	.datac(!\reset_n~input_o ),
	.datad(!\Sdram_Control_4Port|WR_MASK [0]),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~2 .lut_mask = 64'hF0F3F0F300330033;
defparam \Sdram_Control_4Port|rWR1_ADDR[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N2
dffeas \Sdram_Control_4Port|rWR1_ADDR[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~9 (
// Equation(s):
// \Sdram_Control_4Port|Add7~9_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~46  ))
// \Sdram_Control_4Port|Add7~10  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~46  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~9_sumout ),
	.cout(\Sdram_Control_4Port|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \Sdram_Control_4Port|rWR1_ADDR[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~13 (
// Equation(s):
// \Sdram_Control_4Port|Add7~13_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~10  ))
// \Sdram_Control_4Port|Add7~14  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~13_sumout ),
	.cout(\Sdram_Control_4Port|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \Sdram_Control_4Port|rWR1_ADDR[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~17 (
// Equation(s):
// \Sdram_Control_4Port|Add7~17_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~14  ))
// \Sdram_Control_4Port|Add7~18  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~17_sumout ),
	.cout(\Sdram_Control_4Port|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N11
dffeas \Sdram_Control_4Port|rWR1_ADDR[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~21 (
// Equation(s):
// \Sdram_Control_4Port|Add7~21_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~18  ))
// \Sdram_Control_4Port|Add7~22  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~18  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~21_sumout ),
	.cout(\Sdram_Control_4Port|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \Sdram_Control_4Port|rWR1_ADDR[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~25 (
// Equation(s):
// \Sdram_Control_4Port|Add7~25_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~22  ))
// \Sdram_Control_4Port|Add7~26  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~25_sumout ),
	.cout(\Sdram_Control_4Port|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N17
dffeas \Sdram_Control_4Port|rWR1_ADDR[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~29 (
// Equation(s):
// \Sdram_Control_4Port|Add7~29_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~26  ))
// \Sdram_Control_4Port|Add7~30  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~26  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~29_sumout ),
	.cout(\Sdram_Control_4Port|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \Sdram_Control_4Port|rWR1_ADDR[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~33 (
// Equation(s):
// \Sdram_Control_4Port|Add7~33_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~30  ))
// \Sdram_Control_4Port|Add7~34  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~30  ))

	.dataa(!\Sdram_Control_4Port|rWR1_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~33_sumout ),
	.cout(\Sdram_Control_4Port|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N23
dffeas \Sdram_Control_4Port|rWR1_ADDR[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~37 (
// Equation(s):
// \Sdram_Control_4Port|Add7~37_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~34  ))
// \Sdram_Control_4Port|Add7~38  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~37_sumout ),
	.cout(\Sdram_Control_4Port|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N26
dffeas \Sdram_Control_4Port|rWR1_ADDR[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[16] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~41 (
// Equation(s):
// \Sdram_Control_4Port|Add7~41_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~38  ))
// \Sdram_Control_4Port|Add7~42  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~38  ))

	.dataa(!\Sdram_Control_4Port|rWR1_ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~41_sumout ),
	.cout(\Sdram_Control_4Port|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~41 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N29
dffeas \Sdram_Control_4Port|rWR1_ADDR[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[17] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~49 (
// Equation(s):
// \Sdram_Control_4Port|Add7~49_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~42  ))
// \Sdram_Control_4Port|Add7~50  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~42  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~49_sumout ),
	.cout(\Sdram_Control_4Port|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~49 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \Sdram_Control_4Port|rWR1_ADDR[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[18] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~53 (
// Equation(s):
// \Sdram_Control_4Port|Add7~53_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~50  ))
// \Sdram_Control_4Port|Add7~54  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~53_sumout ),
	.cout(\Sdram_Control_4Port|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~53 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N35
dffeas \Sdram_Control_4Port|rWR1_ADDR[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[19] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~57 (
// Equation(s):
// \Sdram_Control_4Port|Add7~57_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~54  ))
// \Sdram_Control_4Port|Add7~58  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~54  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~57_sumout ),
	.cout(\Sdram_Control_4Port|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~57 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N38
dffeas \Sdram_Control_4Port|rWR1_ADDR[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[20] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~5 (
// Equation(s):
// \Sdram_Control_4Port|Add7~5_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~58  ))
// \Sdram_Control_4Port|Add7~6  = CARRY(( \Sdram_Control_4Port|rWR1_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~5_sumout ),
	.cout(\Sdram_Control_4Port|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N41
dffeas \Sdram_Control_4Port|rWR1_ADDR[21] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[21] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Add7~1 (
// Equation(s):
// \Sdram_Control_4Port|Add7~1_sumout  = SUM(( \Sdram_Control_4Port|rWR1_ADDR [22] ) + ( GND ) + ( \Sdram_Control_4Port|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add7~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add7~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N44
dffeas \Sdram_Control_4Port|rWR1_ADDR[22] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rWR1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rWR1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR1_ADDR[22] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~0 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~0_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [22] & ( (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) # (\Sdram_Control_4Port|rWR2_ADDR [22]) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [22] & ( 
// (\Sdram_Control_4Port|rWR2_ADDR [22] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [22]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~0 .lut_mask = 64'h4444444477777777;
defparam \Sdram_Control_4Port|mADDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~45 (
// Equation(s):
// \Sdram_Control_4Port|Add11~45_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [8] ) + ( VCC ) + ( !VCC ))
// \Sdram_Control_4Port|Add11~46  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [8] ) + ( VCC ) + ( !VCC ))

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~45_sumout ),
	.cout(\Sdram_Control_4Port|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~45 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~45 .lut_mask = 64'h0000000000005555;
defparam \Sdram_Control_4Port|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan3~0 (
// Equation(s):
// \Sdram_Control_4Port|LessThan3~0_combout  = ( \Sdram_Control_4Port|rRD1_ADDR [9] & ( \Sdram_Control_4Port|rRD1_ADDR [10] & ( (!\Sdram_Control_4Port|rRD1_ADDR [13] & ((!\Sdram_Control_4Port|rRD1_ADDR [11]) # (!\Sdram_Control_4Port|rRD1_ADDR [12]))) ) ) ) # 
// ( !\Sdram_Control_4Port|rRD1_ADDR [9] & ( \Sdram_Control_4Port|rRD1_ADDR [10] & ( (!\Sdram_Control_4Port|rRD1_ADDR [13] & ((!\Sdram_Control_4Port|rRD1_ADDR [11]) # (!\Sdram_Control_4Port|rRD1_ADDR [12]))) ) ) ) # ( \Sdram_Control_4Port|rRD1_ADDR [9] & ( 
// !\Sdram_Control_4Port|rRD1_ADDR [10] & ( (!\Sdram_Control_4Port|rRD1_ADDR [13] & ((!\Sdram_Control_4Port|rRD1_ADDR [11]) # ((!\Sdram_Control_4Port|rRD1_ADDR [8]) # (!\Sdram_Control_4Port|rRD1_ADDR [12])))) ) ) ) # ( !\Sdram_Control_4Port|rRD1_ADDR [9] & ( 
// !\Sdram_Control_4Port|rRD1_ADDR [10] & ( !\Sdram_Control_4Port|rRD1_ADDR [13] ) ) )

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [13]),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [11]),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [8]),
	.datad(!\Sdram_Control_4Port|rRD1_ADDR [12]),
	.datae(!\Sdram_Control_4Port|rRD1_ADDR [9]),
	.dataf(!\Sdram_Control_4Port|rRD1_ADDR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan3~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan3~0 .lut_mask = 64'hAAAAAAA8AA88AA88;
defparam \Sdram_Control_4Port|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan3~1 (
// Equation(s):
// \Sdram_Control_4Port|LessThan3~1_combout  = ( \Sdram_Control_4Port|rRD1_ADDR [14] & ( (\Sdram_Control_4Port|rRD1_ADDR [15] & \Sdram_Control_4Port|rRD1_ADDR [16]) ) )

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|rRD1_ADDR [16]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rRD1_ADDR [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan3~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan3~1 .lut_mask = 64'h0000000000550055;
defparam \Sdram_Control_4Port|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|rRD1_ADDR[16]~0 (
// Equation(s):
// \Sdram_Control_4Port|rRD1_ADDR[16]~0_combout  = ( !\Sdram_Control_4Port|rRD1_ADDR [19] & ( (!\Sdram_Control_4Port|rRD1_ADDR [22] & (!\Sdram_Control_4Port|rRD1_ADDR [21] & ((\reset_n~input_o ) # (\u_I2C_OV5640_Init_RGB565|Config_done~q )))) ) )

	.dataa(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [22]),
	.datad(!\Sdram_Control_4Port|rRD1_ADDR [21]),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rRD1_ADDR [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rRD1_ADDR[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~0 .lut_mask = 64'h7000700000000000;
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|rRD1_ADDR[16]~1 (
// Equation(s):
// \Sdram_Control_4Port|rRD1_ADDR[16]~1_combout  = ( \Sdram_Control_4Port|LessThan3~1_combout  & ( \Sdram_Control_4Port|rRD1_ADDR[16]~0_combout  & ( ((\Sdram_Control_4Port|rRD1_ADDR [18] & ((!\Sdram_Control_4Port|LessThan3~0_combout ) # 
// (\Sdram_Control_4Port|rRD1_ADDR [17])))) # (\Sdram_Control_4Port|rRD1_ADDR [20]) ) ) ) # ( !\Sdram_Control_4Port|LessThan3~1_combout  & ( \Sdram_Control_4Port|rRD1_ADDR[16]~0_combout  & ( ((\Sdram_Control_4Port|rRD1_ADDR [18] & 
// \Sdram_Control_4Port|rRD1_ADDR [17])) # (\Sdram_Control_4Port|rRD1_ADDR [20]) ) ) ) # ( \Sdram_Control_4Port|LessThan3~1_combout  & ( !\Sdram_Control_4Port|rRD1_ADDR[16]~0_combout  ) ) # ( !\Sdram_Control_4Port|LessThan3~1_combout  & ( 
// !\Sdram_Control_4Port|rRD1_ADDR[16]~0_combout  ) )

	.dataa(!\Sdram_Control_4Port|LessThan3~0_combout ),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [18]),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [17]),
	.datad(!\Sdram_Control_4Port|rRD1_ADDR [20]),
	.datae(!\Sdram_Control_4Port|LessThan3~1_combout ),
	.dataf(!\Sdram_Control_4Port|rRD1_ADDR[16]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~1 .lut_mask = 64'hFFFFFFFF03FF23FF;
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|rRD1_ADDR[16]~2 (
// Equation(s):
// \Sdram_Control_4Port|rRD1_ADDR[16]~2_combout  = ( \u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (\Sdram_Control_4Port|mRD_DONE~q  & \Sdram_Control_4Port|RD_MASK [0]) ) ) # ( !\u_I2C_OV5640_Init_RGB565|Config_done~q  & ( (!\reset_n~input_o ) # 
// ((\Sdram_Control_4Port|mRD_DONE~q  & \Sdram_Control_4Port|RD_MASK [0])) ) )

	.dataa(!\Sdram_Control_4Port|mRD_DONE~q ),
	.datab(!\Sdram_Control_4Port|RD_MASK [0]),
	.datac(!\reset_n~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_I2C_OV5640_Init_RGB565|Config_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~2 .lut_mask = 64'hF1F1F1F111111111;
defparam \Sdram_Control_4Port|rRD1_ADDR[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N2
dffeas \Sdram_Control_4Port|rRD1_ADDR[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N3
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~9 (
// Equation(s):
// \Sdram_Control_4Port|Add11~9_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~46  ))
// \Sdram_Control_4Port|Add11~10  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [9] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~9_sumout ),
	.cout(\Sdram_Control_4Port|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \Sdram_Control_4Port|rRD1_ADDR[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~13 (
// Equation(s):
// \Sdram_Control_4Port|Add11~13_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~10  ))
// \Sdram_Control_4Port|Add11~14  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [10] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~13_sumout ),
	.cout(\Sdram_Control_4Port|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N8
dffeas \Sdram_Control_4Port|rRD1_ADDR[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~17 (
// Equation(s):
// \Sdram_Control_4Port|Add11~17_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~14  ))
// \Sdram_Control_4Port|Add11~18  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [11] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~17_sumout ),
	.cout(\Sdram_Control_4Port|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \Sdram_Control_4Port|rRD1_ADDR[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~21 (
// Equation(s):
// \Sdram_Control_4Port|Add11~21_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~18  ))
// \Sdram_Control_4Port|Add11~22  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [12] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~18  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~21_sumout ),
	.cout(\Sdram_Control_4Port|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~21 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N14
dffeas \Sdram_Control_4Port|rRD1_ADDR[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~25 (
// Equation(s):
// \Sdram_Control_4Port|Add11~25_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~22  ))
// \Sdram_Control_4Port|Add11~26  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [13] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~22  ))

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~25_sumout ),
	.cout(\Sdram_Control_4Port|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~25 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \Sdram_Control_4Port|rRD1_ADDR[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~29 (
// Equation(s):
// \Sdram_Control_4Port|Add11~29_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~26  ))
// \Sdram_Control_4Port|Add11~30  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [14] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~26  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~29_sumout ),
	.cout(\Sdram_Control_4Port|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~29 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N20
dffeas \Sdram_Control_4Port|rRD1_ADDR[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~33 (
// Equation(s):
// \Sdram_Control_4Port|Add11~33_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~30  ))
// \Sdram_Control_4Port|Add11~34  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [15] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~30  ))

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~33_sumout ),
	.cout(\Sdram_Control_4Port|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~33 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \Sdram_Control_4Port|rRD1_ADDR[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~37 (
// Equation(s):
// \Sdram_Control_4Port|Add11~37_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~34  ))
// \Sdram_Control_4Port|Add11~38  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [16] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~34  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~37_sumout ),
	.cout(\Sdram_Control_4Port|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~37 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \Sdram_Control_4Port|rRD1_ADDR[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[16] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~41 (
// Equation(s):
// \Sdram_Control_4Port|Add11~41_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~38  ))
// \Sdram_Control_4Port|Add11~42  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [17] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~38  ))

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~41_sumout ),
	.cout(\Sdram_Control_4Port|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~41 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \Sdram_Control_4Port|rRD1_ADDR[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[17] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~49 (
// Equation(s):
// \Sdram_Control_4Port|Add11~49_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~42  ))
// \Sdram_Control_4Port|Add11~50  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [18] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~42  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~49_sumout ),
	.cout(\Sdram_Control_4Port|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~49 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \Sdram_Control_4Port|rRD1_ADDR[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[18] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~53 (
// Equation(s):
// \Sdram_Control_4Port|Add11~53_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~50  ))
// \Sdram_Control_4Port|Add11~54  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [19] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~53_sumout ),
	.cout(\Sdram_Control_4Port|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~53 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N35
dffeas \Sdram_Control_4Port|rRD1_ADDR[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[19] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~57 (
// Equation(s):
// \Sdram_Control_4Port|Add11~57_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~54  ))
// \Sdram_Control_4Port|Add11~58  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [20] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~54  ))

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rRD1_ADDR [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~57_sumout ),
	.cout(\Sdram_Control_4Port|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~57 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Sdram_Control_4Port|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N38
dffeas \Sdram_Control_4Port|rRD1_ADDR[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[20] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~5 (
// Equation(s):
// \Sdram_Control_4Port|Add11~5_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~58  ))
// \Sdram_Control_4Port|Add11~6  = CARRY(( \Sdram_Control_4Port|rRD1_ADDR [21] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~58  ))

	.dataa(!\Sdram_Control_4Port|rRD1_ADDR [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~5_sumout ),
	.cout(\Sdram_Control_4Port|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Sdram_Control_4Port|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N41
dffeas \Sdram_Control_4Port|rRD1_ADDR[21] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[21] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|Add11~1 (
// Equation(s):
// \Sdram_Control_4Port|Add11~1_sumout  = SUM(( \Sdram_Control_4Port|rRD1_ADDR [22] ) + ( GND ) + ( \Sdram_Control_4Port|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rRD1_ADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Sdram_Control_4Port|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Sdram_Control_4Port|Add11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|Add11~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|Add11~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Sdram_Control_4Port|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \Sdram_Control_4Port|rRD1_ADDR[22] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|rRD1_ADDR[16]~1_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|rRD1_ADDR[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rRD1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rRD1_ADDR[22] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rRD1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N28
dffeas \Sdram_Control_4Port|mADDR[22] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~0_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [22]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[22] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \Sdram_Control_4Port|control1|SADDR[22] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [22]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[22] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|command1|CS_N~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|CS_N~0_combout  = ( \Sdram_Control_4Port|command1|rw_flag~0_combout  & ( (\Sdram_Control_4Port|control1|SADDR [22] & (!\Sdram_Control_4Port|command1|do_initial~q  & !\Sdram_Control_4Port|command1|do_refresh~q )) ) )

	.dataa(!\Sdram_Control_4Port|control1|SADDR [22]),
	.datab(!\Sdram_Control_4Port|command1|do_initial~q ),
	.datac(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|CS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CS_N~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|CS_N~0 .lut_mask = 64'h0000000040404040;
defparam \Sdram_Control_4Port|command1|CS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N37
dffeas \Sdram_Control_4Port|command1|CS_N[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|CS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CS_N[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y1_N29
dffeas \Sdram_Control_4Port|CS_N[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|CS_N [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|CS_N[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N15
cyclonev_lcell_comb \Sdram_Control_4Port|command1|always4~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|always4~0_combout  = (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # (\Sdram_Control_4Port|command1|do_reada~q )

	.dataa(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|always4~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|always4~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \Sdram_Control_4Port|command1|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N3
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rw_flag~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|rw_flag~1_combout  = ( \Sdram_Control_4Port|command1|rw_flag~0_combout  & ( ((!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  & (!\Sdram_Control_4Port|command1|do_refresh~q  & \Sdram_Control_4Port|command1|rw_flag~q ))) 
// # (\Sdram_Control_4Port|command1|do_reada~q ) ) ) # ( !\Sdram_Control_4Port|command1|rw_flag~0_combout  & ( \Sdram_Control_4Port|command1|do_reada~q  ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datac(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datad(!\Sdram_Control_4Port|command1|rw_flag~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rw_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_flag~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rw_flag~1 .lut_mask = 64'h0F0F0F0F0F8F0F8F;
defparam \Sdram_Control_4Port|command1|rw_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N4
dffeas \Sdram_Control_4Port|command1|rw_flag (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rw_flag~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rw_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_flag .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rw_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rw_shift[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout  = ( \Sdram_Control_4Port|command1|always4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_shift[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rw_shift[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|command1|rw_shift[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N32
dffeas \Sdram_Control_4Port|command1|rw_shift[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rw_shift[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rw_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_shift[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rw_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N45
cyclonev_lcell_comb \Sdram_Control_4Port|command1|rw_shift~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|rw_shift~0_combout  = ( \Sdram_Control_4Port|command1|rw_shift [1] & ( !\Sdram_Control_4Port|command1|always4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|rw_shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|rw_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_shift~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|rw_shift~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Sdram_Control_4Port|command1|rw_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N46
dffeas \Sdram_Control_4Port|command1|rw_shift[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|rw_shift~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|rw_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|rw_shift[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|rw_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N42
cyclonev_lcell_comb \Sdram_Control_4Port|command1|do_rw~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|do_rw~0_combout  = ( \Sdram_Control_4Port|command1|always4~0_combout  & ( \Sdram_Control_4Port|command1|do_rw~q  ) ) # ( !\Sdram_Control_4Port|command1|always4~0_combout  & ( \Sdram_Control_4Port|command1|rw_shift [0] ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|command1|rw_shift [0]),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|command1|do_rw~q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|do_rw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_rw~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|do_rw~0 .lut_mask = 64'h3333333300FF00FF;
defparam \Sdram_Control_4Port|command1|do_rw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N44
dffeas \Sdram_Control_4Port|command1|do_rw (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|do_rw~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|do_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|do_rw .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|do_rw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N18
cyclonev_lcell_comb \Sdram_Control_4Port|command1|WE_N~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|WE_N~0_combout  = ( \Sdram_Control_4Port|command1|rw_flag~q  & ( \Sdram_Control_4Port|command1|do_rw~q  & ( (\Sdram_Control_4Port|command1|do_refresh~q ) # (\Sdram_Control_4Port|command1|rw_flag~0_combout ) ) ) ) # ( 
// !\Sdram_Control_4Port|command1|rw_flag~q  & ( \Sdram_Control_4Port|command1|do_rw~q  & ( ((\Sdram_Control_4Port|command1|rw_flag~0_combout  & \Sdram_Control_4Port|command1|always4~0_combout )) # (\Sdram_Control_4Port|command1|do_refresh~q ) ) ) ) # ( 
// \Sdram_Control_4Port|command1|rw_flag~q  & ( !\Sdram_Control_4Port|command1|do_rw~q  & ( (\Sdram_Control_4Port|command1|do_refresh~q ) # (\Sdram_Control_4Port|command1|rw_flag~0_combout ) ) ) ) # ( !\Sdram_Control_4Port|command1|rw_flag~q  & ( 
// !\Sdram_Control_4Port|command1|do_rw~q  & ( (\Sdram_Control_4Port|command1|do_refresh~q ) # (\Sdram_Control_4Port|command1|rw_flag~0_combout ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datab(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datac(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|rw_flag~q ),
	.dataf(!\Sdram_Control_4Port|command1|do_rw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|WE_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|WE_N~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|WE_N~0 .lut_mask = 64'h5F5F5F5F1F1F5F5F;
defparam \Sdram_Control_4Port|command1|WE_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N19
dffeas \Sdram_Control_4Port|command1|WE_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|WE_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|WE_N .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N50
dffeas \Sdram_Control_4Port|WE_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|WE_N~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|WE_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|WE_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N24
cyclonev_lcell_comb \Sdram_Control_4Port|command1|CAS_N~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|CAS_N~0_combout  = ( \Sdram_Control_4Port|command1|do_load_mode~q  & ( \Sdram_Control_4Port|command1|do_rw~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & \Sdram_Control_4Port|command1|do_precharge~q ) ) ) ) # ( 
// !\Sdram_Control_4Port|command1|do_load_mode~q  & ( \Sdram_Control_4Port|command1|do_rw~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & ((\Sdram_Control_4Port|command1|do_precharge~q ) # (\Sdram_Control_4Port|command1|always4~0_combout ))) ) ) ) # ( 
// \Sdram_Control_4Port|command1|do_load_mode~q  & ( !\Sdram_Control_4Port|command1|do_rw~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & \Sdram_Control_4Port|command1|do_precharge~q ) ) ) ) # ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( 
// !\Sdram_Control_4Port|command1|do_rw~q  & ( !\Sdram_Control_4Port|command1|do_refresh~q  ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datac(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datae(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.dataf(!\Sdram_Control_4Port|command1|do_rw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|CAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CAS_N~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|CAS_N~0 .lut_mask = 64'hF0F000F030F000F0;
defparam \Sdram_Control_4Port|command1|CAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N25
dffeas \Sdram_Control_4Port|command1|CAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|CAS_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N15
cyclonev_lcell_comb \Sdram_Control_4Port|CAS_N~0 (
// Equation(s):
// \Sdram_Control_4Port|CAS_N~0_combout  = ( \Sdram_Control_4Port|ST[2]~DUPLICATE_q  & ( \Sdram_Control_4Port|command1|CAS_N~q  ) ) # ( !\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & ( \Sdram_Control_4Port|command1|CAS_N~q  ) ) # ( 
// !\Sdram_Control_4Port|ST[2]~DUPLICATE_q  & ( !\Sdram_Control_4Port|command1|CAS_N~q  & ( (\Sdram_Control_4Port|Equal5~0_combout  & (\Sdram_Control_4Port|Equal0~0_combout  & \Sdram_Control_4Port|ST[0]~DUPLICATE_q )) ) ) )

	.dataa(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datab(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datac(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.dataf(!\Sdram_Control_4Port|command1|CAS_N~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|CAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|CAS_N~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|CAS_N~0 .lut_mask = 64'h01010000FFFFFFFF;
defparam \Sdram_Control_4Port|CAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N16
dffeas \Sdram_Control_4Port|CAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|CAS_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|command1|RAS_N~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|RAS_N~0_combout  = ( \Sdram_Control_4Port|command1|do_load_mode~q  & ( \Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & ((\Sdram_Control_4Port|command1|oe4~q ) # 
// (\Sdram_Control_4Port|command1|rw_flag~q ))) ) ) ) # ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( \Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|do_refresh~q  & ((\Sdram_Control_4Port|command1|oe4~q ) # 
// (\Sdram_Control_4Port|command1|rw_flag~q ))) ) ) ) # ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( !\Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|always4~0_combout  & !\Sdram_Control_4Port|command1|do_refresh~q ) 
// ) ) )

	.dataa(!\Sdram_Control_4Port|command1|rw_flag~q ),
	.datab(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datac(!\Sdram_Control_4Port|command1|do_refresh~q ),
	.datad(!\Sdram_Control_4Port|command1|oe4~q ),
	.datae(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|RAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|RAS_N~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|RAS_N~0 .lut_mask = 64'hC0C0000050F050F0;
defparam \Sdram_Control_4Port|command1|RAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N55
dffeas \Sdram_Control_4Port|command1|RAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|RAS_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|RAS_N .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N28
dffeas \Sdram_Control_4Port|RAS_N (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|RAS_N~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|RAS_N .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|RAS_N .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|LessThan0~0 (
// Equation(s):
// \Sdram_Control_4Port|LessThan0~0_combout  = ( \Sdram_Control_4Port|Equal7~0_combout  & ( \Sdram_Control_4Port|ST [0] & ( (\Sdram_Control_4Port|Equal5~0_combout  & (!\Sdram_Control_4Port|ST [2] & !\Sdram_Control_4Port|ST[1]~DUPLICATE_q )) ) ) ) # ( 
// \Sdram_Control_4Port|Equal7~0_combout  & ( !\Sdram_Control_4Port|ST [0] & ( (\Sdram_Control_4Port|Equal5~0_combout  & !\Sdram_Control_4Port|ST [2]) ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|ST[1]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|Equal7~0_combout ),
	.dataf(!\Sdram_Control_4Port|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|LessThan0~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|LessThan0~0 .lut_mask = 64'h0000303000003000;
defparam \Sdram_Control_4Port|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|DQM~0 (
// Equation(s):
// \Sdram_Control_4Port|DQM~0_combout  = ( \Sdram_Control_4Port|LessThan0~0_combout  & ( \Sdram_Control_4Port|Equal0~2_combout  ) ) # ( !\Sdram_Control_4Port|LessThan0~0_combout  & ( \Sdram_Control_4Port|Equal0~2_combout  & ( (!\Sdram_Control_4Port|Write~q  
// & (!\Sdram_Control_4Port|Read~q )) # (\Sdram_Control_4Port|Write~q  & (((\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & !\Sdram_Control_4Port|ST [2])))) ) ) ) # ( \Sdram_Control_4Port|LessThan0~0_combout  & ( !\Sdram_Control_4Port|Equal0~2_combout  ) ) # ( 
// !\Sdram_Control_4Port|LessThan0~0_combout  & ( !\Sdram_Control_4Port|Equal0~2_combout  & ( (!\Sdram_Control_4Port|Read~q  & !\Sdram_Control_4Port|Write~q ) ) ) )

	.dataa(!\Sdram_Control_4Port|Read~q ),
	.datab(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|ST [2]),
	.datad(!\Sdram_Control_4Port|Write~q ),
	.datae(!\Sdram_Control_4Port|LessThan0~0_combout ),
	.dataf(!\Sdram_Control_4Port|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|DQM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|DQM~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|DQM~0 .lut_mask = 64'hAA00FFFFAA30FFFF;
defparam \Sdram_Control_4Port|DQM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N16
dffeas \Sdram_Control_4Port|DQM[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|DQM~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|DQM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|DQM[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|DQM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \Sdram_Control_4Port|DQM[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|DQM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|DQM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|DQM[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|DQM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~1 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~1_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( \Sdram_Control_4Port|rWR1_ADDR [21] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( 
// \Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR[21]~DUPLICATE_q ),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~1 .lut_mask = 64'h333333330F0F0F0F;
defparam \Sdram_Control_4Port|mADDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N31
dffeas \Sdram_Control_4Port|mADDR[21] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~1_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [21]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[21] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \Sdram_Control_4Port|control1|SADDR[21] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [21]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[21] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \Sdram_Control_4Port|command1|BA~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|BA~0_combout  = ( !\Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & \Sdram_Control_4Port|control1|SADDR [21])) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|control1|SADDR [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|BA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|BA~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|BA~0 .lut_mask = 64'h0202020200000000;
defparam \Sdram_Control_4Port|command1|BA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N8
dffeas \Sdram_Control_4Port|command1|BA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|BA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|BA[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|BA[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \Sdram_Control_4Port|BA[0]~feeder (
// Equation(s):
// \Sdram_Control_4Port|BA[0]~feeder_combout  = ( \Sdram_Control_4Port|command1|BA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|BA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|BA[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|BA[0]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|BA[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|BA[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N1
dffeas \Sdram_Control_4Port|BA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|BA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|BA[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N9
cyclonev_lcell_comb \Sdram_Control_4Port|command1|BA~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|BA~1_combout  = ( !\Sdram_Control_4Port|command1|do_precharge~q  & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & \Sdram_Control_4Port|control1|SADDR [22])) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|control1|SADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|do_precharge~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|BA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|BA~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|BA~1 .lut_mask = 64'h0202020200000000;
defparam \Sdram_Control_4Port|command1|BA~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N11
dffeas \Sdram_Control_4Port|command1|BA[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|BA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|BA[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N51
cyclonev_lcell_comb \Sdram_Control_4Port|BA[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|BA[1]~feeder_combout  = \Sdram_Control_4Port|command1|BA [1]

	.dataa(!\Sdram_Control_4Port|command1|BA [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|BA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|BA[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|BA[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|BA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N52
dffeas \Sdram_Control_4Port|BA[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|BA[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~2 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~2_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ((\Sdram_Control_4Port|rWR2_ADDR [9]))) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// (\Sdram_Control_4Port|rWR1_ADDR [9]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [9]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~2 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Sdram_Control_4Port|mADDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N25
dffeas \Sdram_Control_4Port|mADDR[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~2_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [9]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[9]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[9]~feeder_combout  = ( \Sdram_Control_4Port|mADDR [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[9]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|control1|SADDR[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \Sdram_Control_4Port|control1|SADDR[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~0 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~0_combout  = ( \Sdram_Control_4Port|command1|always4~0_combout  & ( (\Sdram_Control_4Port|command1|do_load_mode~q ) # (\Sdram_Control_4Port|control1|SADDR [9]) ) ) # ( !\Sdram_Control_4Port|command1|always4~0_combout  & ( 
// \Sdram_Control_4Port|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|SADDR [9]),
	.datac(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~0 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \Sdram_Control_4Port|command1|SA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N1
dffeas \Sdram_Control_4Port|command1|SA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N52
dffeas \Sdram_Control_4Port|SA[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~3 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~3_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [10] & ( (\Sdram_Control_4Port|rWR2_ADDR [10]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [10] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR2_ADDR [10]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Sdram_Control_4Port|mADDR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N46
dffeas \Sdram_Control_4Port|mADDR[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~3_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [10]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N19
dffeas \Sdram_Control_4Port|control1|SADDR[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [10]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~1 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~1_combout  = ( \Sdram_Control_4Port|command1|do_load_mode~q  ) # ( !\Sdram_Control_4Port|command1|do_load_mode~q  & ( (\Sdram_Control_4Port|control1|SADDR [10] & \Sdram_Control_4Port|command1|always4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|SADDR [10]),
	.datac(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~1 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~1 .lut_mask = 64'h0303FFFF0303FFFF;
defparam \Sdram_Control_4Port|command1|SA~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N13
dffeas \Sdram_Control_4Port|command1|SA[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N29
dffeas \Sdram_Control_4Port|SA[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~4 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~4_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|rWR2_ADDR [11])) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// ((\Sdram_Control_4Port|rWR1_ADDR [11])))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [11]),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~4 .lut_mask = 64'h2727272727272727;
defparam \Sdram_Control_4Port|mADDR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N13
dffeas \Sdram_Control_4Port|mADDR[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~4_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [11]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N40
dffeas \Sdram_Control_4Port|control1|SADDR[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [11]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N45
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~2 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~2_combout  = ( \Sdram_Control_4Port|command1|always4~0_combout  & ( (\Sdram_Control_4Port|command1|do_load_mode~q ) # (\Sdram_Control_4Port|control1|SADDR [11]) ) ) # ( !\Sdram_Control_4Port|command1|always4~0_combout  & ( 
// \Sdram_Control_4Port|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|control1|SADDR [11]),
	.datac(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~2 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~2 .lut_mask = 64'h0F0F3F3F0F0F3F3F;
defparam \Sdram_Control_4Port|command1|SA~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N46
dffeas \Sdram_Control_4Port|command1|SA[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \Sdram_Control_4Port|SA[2]~feeder (
// Equation(s):
// \Sdram_Control_4Port|SA[2]~feeder_combout  = ( \Sdram_Control_4Port|command1|SA [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|command1|SA [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|SA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[2]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|SA[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|SA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N37
dffeas \Sdram_Control_4Port|SA[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|SA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~5 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~5_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [12] & ( (\Sdram_Control_4Port|rWR2_ADDR [12]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [12] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR2_ADDR [12]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~5 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Sdram_Control_4Port|mADDR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N16
dffeas \Sdram_Control_4Port|mADDR[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~5_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [12]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[12]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[12]~feeder_combout  = ( \Sdram_Control_4Port|mADDR [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mADDR [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[12]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|control1|SADDR[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N25
dffeas \Sdram_Control_4Port|control1|SADDR[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~6 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~6_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|rWR2_ADDR [3] & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [3]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~6 .lut_mask = 64'h0202020202020202;
defparam \Sdram_Control_4Port|mADDR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N28
dffeas \Sdram_Control_4Port|mADDR[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N7
dffeas \Sdram_Control_4Port|control1|SADDR[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [3]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N48
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~3 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~3_combout  = ( \Sdram_Control_4Port|control1|SADDR [12] & ( \Sdram_Control_4Port|control1|SADDR [3] & ( (\reset_n~input_o  & !\Sdram_Control_4Port|command1|do_load_mode~q ) ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR 
// [12] & ( \Sdram_Control_4Port|control1|SADDR [3] & ( (!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  & (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_load_mode~q  & !\Sdram_Control_4Port|command1|do_reada~q ))) ) ) ) # ( 
// \Sdram_Control_4Port|control1|SADDR [12] & ( !\Sdram_Control_4Port|control1|SADDR [3] & ( (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_load_mode~q  & ((\Sdram_Control_4Port|command1|do_reada~q ) # 
// (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [12]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~3 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~3 .lut_mask = 64'h0000103020003030;
defparam \Sdram_Control_4Port|command1|SA~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N49
dffeas \Sdram_Control_4Port|command1|SA[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N55
dffeas \Sdram_Control_4Port|SA[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~7 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~7_combout  = ( \Sdram_Control_4Port|rWR2_ADDR [13] & ( (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) # (\Sdram_Control_4Port|rWR1_ADDR [13]) ) ) # ( !\Sdram_Control_4Port|rWR2_ADDR [13] & ( 
// (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR1_ADDR [13]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR2_ADDR [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Sdram_Control_4Port|mADDR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N55
dffeas \Sdram_Control_4Port|mADDR[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~7_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [13]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[13]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[13]~feeder_combout  = ( \Sdram_Control_4Port|mADDR [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mADDR [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[13]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|control1|SADDR[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N59
dffeas \Sdram_Control_4Port|control1|SADDR[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N57
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~8 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~8_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|rWR2_ADDR [4] & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [4]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~8 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~8 .lut_mask = 64'h0202020202020202;
defparam \Sdram_Control_4Port|mADDR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \Sdram_Control_4Port|mADDR[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[4]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[4]~feeder_combout  = \Sdram_Control_4Port|mADDR [4]

	.dataa(!\Sdram_Control_4Port|mADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[4]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|control1|SADDR[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N10
dffeas \Sdram_Control_4Port|control1|SADDR[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N54
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~4 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~4_combout  = ( \Sdram_Control_4Port|control1|SADDR [13] & ( \Sdram_Control_4Port|control1|SADDR [4] & ( \reset_n~input_o  ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR [13] & ( \Sdram_Control_4Port|control1|SADDR [4] & ( 
// (\reset_n~input_o  & (((!\Sdram_Control_4Port|command1|do_reada~q  & !\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )) # (\Sdram_Control_4Port|command1|do_load_mode~q ))) ) ) ) # ( \Sdram_Control_4Port|control1|SADDR [13] & ( 
// !\Sdram_Control_4Port|control1|SADDR [4] & ( (\reset_n~input_o  & (((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # (\Sdram_Control_4Port|command1|do_reada~q )) # (\Sdram_Control_4Port|command1|do_load_mode~q ))) ) ) ) # ( 
// !\Sdram_Control_4Port|control1|SADDR [13] & ( !\Sdram_Control_4Port|control1|SADDR [4] & ( (\Sdram_Control_4Port|command1|do_load_mode~q  & \reset_n~input_o ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(!\reset_n~input_o ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [13]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~4 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~4 .lut_mask = 64'h0055007F00D500FF;
defparam \Sdram_Control_4Port|command1|SA~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N55
dffeas \Sdram_Control_4Port|command1|SA[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N49
dffeas \Sdram_Control_4Port|SA[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~9 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~9_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ((\Sdram_Control_4Port|rWR2_ADDR [14]))) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// (\Sdram_Control_4Port|rWR1_ADDR [14]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [14]),
	.datad(!\Sdram_Control_4Port|rWR2_ADDR [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~9 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Sdram_Control_4Port|mADDR~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N52
dffeas \Sdram_Control_4Port|mADDR[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~9_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [14]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N40
dffeas \Sdram_Control_4Port|control1|SADDR[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [14]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~10 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~10_combout  = ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (\Sdram_Control_4Port|rWR2_ADDR [5] & !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [5]),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~10 .lut_mask = 64'h0000000050505050;
defparam \Sdram_Control_4Port|mADDR~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N1
dffeas \Sdram_Control_4Port|mADDR[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N16
dffeas \Sdram_Control_4Port|control1|SADDR[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [5]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~5 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~5_combout  = ( \Sdram_Control_4Port|control1|SADDR [14] & ( \Sdram_Control_4Port|control1|SADDR [5] & ( \reset_n~input_o  ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR [14] & ( \Sdram_Control_4Port|control1|SADDR [5] & ( 
// (\reset_n~input_o  & (((!\Sdram_Control_4Port|command1|do_reada~q  & !\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )) # (\Sdram_Control_4Port|command1|do_load_mode~q ))) ) ) ) # ( \Sdram_Control_4Port|control1|SADDR [14] & ( 
// !\Sdram_Control_4Port|control1|SADDR [5] & ( (\reset_n~input_o  & (((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # (\Sdram_Control_4Port|command1|do_reada~q )) # (\Sdram_Control_4Port|command1|do_load_mode~q ))) ) ) ) # ( 
// !\Sdram_Control_4Port|control1|SADDR [14] & ( !\Sdram_Control_4Port|control1|SADDR [5] & ( (\Sdram_Control_4Port|command1|do_load_mode~q  & \reset_n~input_o ) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datac(!\reset_n~input_o ),
	.datad(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [14]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~5 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~5 .lut_mask = 64'h0505070F0D050F0F;
defparam \Sdram_Control_4Port|command1|SA~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N58
dffeas \Sdram_Control_4Port|command1|SA[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N3
cyclonev_lcell_comb \Sdram_Control_4Port|SA[5]~feeder (
// Equation(s):
// \Sdram_Control_4Port|SA[5]~feeder_combout  = \Sdram_Control_4Port|command1|SA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|command1|SA [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|SA[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[5]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|SA[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Sdram_Control_4Port|SA[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N4
dffeas \Sdram_Control_4Port|SA[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|SA[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~11 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~11_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [15] & ( (\Sdram_Control_4Port|rWR2_ADDR [15]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [15] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR2_ADDR [15]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~11 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Sdram_Control_4Port|mADDR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N31
dffeas \Sdram_Control_4Port|mADDR[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~11_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [15]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[15]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[15]~feeder_combout  = ( \Sdram_Control_4Port|mADDR [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mADDR [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[15]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|control1|SADDR[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N13
dffeas \Sdram_Control_4Port|control1|SADDR[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~12 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~12_combout  = ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( \Sdram_Control_4Port|rWR2_ADDR [6] & ( \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.dataf(!\Sdram_Control_4Port|rWR2_ADDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~12 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~12 .lut_mask = 64'h000000000F0F0000;
defparam \Sdram_Control_4Port|mADDR~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \Sdram_Control_4Port|mADDR[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N4
dffeas \Sdram_Control_4Port|control1|SADDR[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [6]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~6 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~6_combout  = ( \Sdram_Control_4Port|control1|SADDR [15] & ( \Sdram_Control_4Port|control1|SADDR [6] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & \reset_n~input_o ) ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR 
// [15] & ( \Sdram_Control_4Port|control1|SADDR [6] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_reada~q  & !\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ))) ) ) ) # ( 
// \Sdram_Control_4Port|control1|SADDR [15] & ( !\Sdram_Control_4Port|control1|SADDR [6] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & ((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # 
// (\Sdram_Control_4Port|command1|do_reada~q )))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datad(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [15]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~6 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~6 .lut_mask = 64'h0000022220002222;
defparam \Sdram_Control_4Port|command1|SA~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N17
dffeas \Sdram_Control_4Port|command1|SA[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N57
cyclonev_lcell_comb \Sdram_Control_4Port|SA[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|SA[6]~feeder_combout  = \Sdram_Control_4Port|command1|SA [6]

	.dataa(!\Sdram_Control_4Port|command1|SA [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|SA[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|SA[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|SA[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N58
dffeas \Sdram_Control_4Port|SA[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|SA[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~13 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~13_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ((\Sdram_Control_4Port|rWR2_ADDR [16]))) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// (\Sdram_Control_4Port|rWR1_ADDR [16]))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [16]),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~13 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \Sdram_Control_4Port|mADDR~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N34
dffeas \Sdram_Control_4Port|mADDR[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~13_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [16]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[16] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[16]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[16]~feeder_combout  = ( \Sdram_Control_4Port|mADDR [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|mADDR [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[16]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|control1|SADDR[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N7
dffeas \Sdram_Control_4Port|control1|SADDR[16] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[16] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \Sdram_Control_4Port|rWR2_ADDR[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|LessThan2~4_combout ),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|rWR2_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|rWR2_ADDR[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|rWR2_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~14 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~14_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|rWR2_ADDR [7] & \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [7]),
	.datac(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~14 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~14 .lut_mask = 64'h0202020202020202;
defparam \Sdram_Control_4Port|mADDR~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N46
dffeas \Sdram_Control_4Port|mADDR[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N22
dffeas \Sdram_Control_4Port|control1|SADDR[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [7]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N12
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~7 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~7_combout  = ( \Sdram_Control_4Port|control1|SADDR [16] & ( \Sdram_Control_4Port|control1|SADDR [7] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & \reset_n~input_o ) ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR 
// [16] & ( \Sdram_Control_4Port|control1|SADDR [7] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  & !\Sdram_Control_4Port|command1|do_reada~q ))) ) ) ) # ( 
// \Sdram_Control_4Port|control1|SADDR [16] & ( !\Sdram_Control_4Port|control1|SADDR [7] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & ((\Sdram_Control_4Port|command1|do_reada~q ) # 
// (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [16]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~7 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~7 .lut_mask = 64'h0000022220002222;
defparam \Sdram_Control_4Port|command1|SA~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N13
dffeas \Sdram_Control_4Port|command1|SA[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \Sdram_Control_4Port|SA[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~15 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~15_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [17] & ( (\Sdram_Control_4Port|rWR2_ADDR [17]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [17] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR2_ADDR [17]) ) )

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~15 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Sdram_Control_4Port|mADDR~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N13
dffeas \Sdram_Control_4Port|mADDR[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~15_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [17]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[17] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N46
dffeas \Sdram_Control_4Port|control1|SADDR[17] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [17]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[17] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~16 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~16_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\Sdram_Control_4Port|rWR2_ADDR [8])) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// ((\Sdram_Control_4Port|rWR1_ADDR [8])))

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\Sdram_Control_4Port|rWR2_ADDR [8]),
	.datac(!\Sdram_Control_4Port|rWR1_ADDR [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~16 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~16 .lut_mask = 64'h2727272727272727;
defparam \Sdram_Control_4Port|mADDR~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N49
dffeas \Sdram_Control_4Port|mADDR[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~16_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [8]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N52
dffeas \Sdram_Control_4Port|control1|SADDR[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [8]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~8 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~8_combout  = ( \Sdram_Control_4Port|control1|SADDR [17] & ( \Sdram_Control_4Port|control1|SADDR [8] & ( (\reset_n~input_o  & !\Sdram_Control_4Port|command1|do_load_mode~q ) ) ) ) # ( !\Sdram_Control_4Port|control1|SADDR 
// [17] & ( \Sdram_Control_4Port|control1|SADDR [8] & ( (!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q  & (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_reada~q  & !\Sdram_Control_4Port|command1|do_load_mode~q ))) ) ) ) # ( 
// \Sdram_Control_4Port|control1|SADDR [17] & ( !\Sdram_Control_4Port|control1|SADDR [8] & ( (\reset_n~input_o  & (!\Sdram_Control_4Port|command1|do_load_mode~q  & ((\Sdram_Control_4Port|command1|do_reada~q ) # 
// (\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q )))) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datab(!\reset_n~input_o ),
	.datac(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datad(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datae(!\Sdram_Control_4Port|control1|SADDR [17]),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~8 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~8 .lut_mask = 64'h0000130020003300;
defparam \Sdram_Control_4Port|command1|SA~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N52
dffeas \Sdram_Control_4Port|command1|SA[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N7
dffeas \Sdram_Control_4Port|SA[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~17 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~17_combout  = (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ((\Sdram_Control_4Port|rWR2_ADDR [18]))) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// (\Sdram_Control_4Port|rWR1_ADDR [18]))

	.dataa(!\Sdram_Control_4Port|rWR1_ADDR [18]),
	.datab(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~17 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~17 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Sdram_Control_4Port|mADDR~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N16
dffeas \Sdram_Control_4Port|mADDR[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~17_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [18]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[18] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N20
dffeas \Sdram_Control_4Port|control1|SADDR[18] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [18]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[18] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~9 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~9_combout  = ( \Sdram_Control_4Port|control1|SADDR [18] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & ((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # 
// (\Sdram_Control_4Port|command1|do_reada~q )))) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datac(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datad(!\reset_n~input_o ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~9 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~9 .lut_mask = 64'h00000000002A002A;
defparam \Sdram_Control_4Port|command1|SA~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N32
dffeas \Sdram_Control_4Port|command1|SA[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N27
cyclonev_lcell_comb \Sdram_Control_4Port|SA~0 (
// Equation(s):
// \Sdram_Control_4Port|SA~0_combout  = ( \Sdram_Control_4Port|ST[0]~DUPLICATE_q  & ( \Sdram_Control_4Port|Equal5~0_combout  & ( ((\Sdram_Control_4Port|Equal0~0_combout  & !\Sdram_Control_4Port|ST[2]~DUPLICATE_q )) # (\Sdram_Control_4Port|command1|SA [9]) ) 
// ) ) # ( !\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & ( \Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|command1|SA [9] ) ) ) # ( \Sdram_Control_4Port|ST[0]~DUPLICATE_q  & ( !\Sdram_Control_4Port|Equal5~0_combout  & ( 
// \Sdram_Control_4Port|command1|SA [9] ) ) ) # ( !\Sdram_Control_4Port|ST[0]~DUPLICATE_q  & ( !\Sdram_Control_4Port|Equal5~0_combout  & ( \Sdram_Control_4Port|command1|SA [9] ) ) )

	.dataa(!\Sdram_Control_4Port|command1|SA [9]),
	.datab(!\Sdram_Control_4Port|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\Sdram_Control_4Port|ST[2]~DUPLICATE_q ),
	.datae(!\Sdram_Control_4Port|ST[0]~DUPLICATE_q ),
	.dataf(!\Sdram_Control_4Port|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|SA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|SA~0 .extended_lut = "off";
defparam \Sdram_Control_4Port|SA~0 .lut_mask = 64'h5555555555557755;
defparam \Sdram_Control_4Port|SA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N28
dffeas \Sdram_Control_4Port|SA[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~18 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~18_combout  = ( \Sdram_Control_4Port|rWR1_ADDR [19] & ( (\Sdram_Control_4Port|rWR2_ADDR [19]) # (\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ) ) ) # ( !\Sdram_Control_4Port|rWR1_ADDR [19] & ( 
// (!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & \Sdram_Control_4Port|rWR2_ADDR [19]) ) )

	.dataa(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(gnd),
	.datac(!\Sdram_Control_4Port|rWR2_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|rWR1_ADDR [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~18 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Sdram_Control_4Port|mADDR~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N44
dffeas \Sdram_Control_4Port|mADDR[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~18_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [19]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[19] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N48
cyclonev_lcell_comb \Sdram_Control_4Port|control1|SADDR[19]~feeder (
// Equation(s):
// \Sdram_Control_4Port|control1|SADDR[19]~feeder_combout  = \Sdram_Control_4Port|mADDR [19]

	.dataa(gnd),
	.datab(!\Sdram_Control_4Port|mADDR [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[19]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|control1|SADDR[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|control1|SADDR[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N49
dffeas \Sdram_Control_4Port|control1|SADDR[19] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|control1|SADDR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[19] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~10 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~10_combout  = ( \Sdram_Control_4Port|command1|always4~0_combout  & ( \Sdram_Control_4Port|command1|rw_flag~0_combout  & ( (!\Sdram_Control_4Port|command1|do_rw~q  & \Sdram_Control_4Port|control1|SADDR [19]) ) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_rw~q ),
	.datab(!\Sdram_Control_4Port|control1|SADDR [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Sdram_Control_4Port|command1|always4~0_combout ),
	.dataf(!\Sdram_Control_4Port|command1|rw_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~10 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~10 .lut_mask = 64'h0000000000002222;
defparam \Sdram_Control_4Port|command1|SA~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N40
dffeas \Sdram_Control_4Port|command1|SA[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N26
dffeas \Sdram_Control_4Port|SA[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \Sdram_Control_4Port|mADDR~19 (
// Equation(s):
// \Sdram_Control_4Port|mADDR~19_combout  = ( \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( \Sdram_Control_4Port|rWR1_ADDR [20] ) ) # ( !\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & ( 
// \Sdram_Control_4Port|rWR2_ADDR [20] ) )

	.dataa(!\Sdram_Control_4Port|rWR2_ADDR [20]),
	.datab(!\Sdram_Control_4Port|rWR1_ADDR [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mADDR~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR~19 .extended_lut = "off";
defparam \Sdram_Control_4Port|mADDR~19 .lut_mask = 64'h5555555533333333;
defparam \Sdram_Control_4Port|mADDR~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N49
dffeas \Sdram_Control_4Port|mADDR[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mADDR~19_combout ),
	.asdata(\Sdram_Control_4Port|rRD1_ADDR [20]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.ena(\Sdram_Control_4Port|mLENGTH[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mADDR[20] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mADDR[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N40
dffeas \Sdram_Control_4Port|control1|SADDR[20] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|mADDR [20]),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|control1|SADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|control1|SADDR[20] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|control1|SADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \Sdram_Control_4Port|command1|SA~11 (
// Equation(s):
// \Sdram_Control_4Port|command1|SA~11_combout  = ( \Sdram_Control_4Port|control1|SADDR [20] & ( (!\Sdram_Control_4Port|command1|do_load_mode~q  & (\reset_n~input_o  & ((\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ) # 
// (\Sdram_Control_4Port|command1|do_reada~q )))) ) )

	.dataa(!\Sdram_Control_4Port|command1|do_load_mode~q ),
	.datab(!\Sdram_Control_4Port|command1|do_reada~q ),
	.datac(!\reset_n~input_o ),
	.datad(!\Sdram_Control_4Port|command1|do_writea~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Sdram_Control_4Port|control1|SADDR [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|command1|SA~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA~11 .extended_lut = "off";
defparam \Sdram_Control_4Port|command1|SA~11 .lut_mask = 64'h00000000020A020A;
defparam \Sdram_Control_4Port|command1|SA~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N34
dffeas \Sdram_Control_4Port|command1|SA[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|command1|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|command1|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|command1|SA[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|command1|SA[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N1
dffeas \Sdram_Control_4Port|SA[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|command1|SA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Sdram_Control_4Port|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|SA[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan4~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan4~0_combout  = ( \TFT_CTRL_800_480_16bit|Equal0~0_combout  & ( ((!\TFT_CTRL_800_480_16bit|LessThan0~0_combout ) # (\TFT_CTRL_800_480_16bit|hcount_r [5])) # (\TFT_CTRL_800_480_16bit|hcount_r [10]) ) ) # ( 
// !\TFT_CTRL_800_480_16bit|Equal0~0_combout  )

	.dataa(!\TFT_CTRL_800_480_16bit|hcount_r [10]),
	.datab(!\TFT_CTRL_800_480_16bit|hcount_r [5]),
	.datac(gnd),
	.datad(!\TFT_CTRL_800_480_16bit|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\TFT_CTRL_800_480_16bit|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan4~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan4~0 .lut_mask = 64'hFFFFFFFFFF77FF77;
defparam \TFT_CTRL_800_480_16bit|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N54
cyclonev_lcell_comb \TFT_CTRL_800_480_16bit|LessThan5~0 (
// Equation(s):
// \TFT_CTRL_800_480_16bit|LessThan5~0_combout  = ( \TFT_CTRL_800_480_16bit|vcount_r [3] & ( \TFT_CTRL_800_480_16bit|vcount_r [4] ) ) # ( !\TFT_CTRL_800_480_16bit|vcount_r [3] & ( \TFT_CTRL_800_480_16bit|vcount_r [4] ) ) # ( \TFT_CTRL_800_480_16bit|vcount_r 
// [3] & ( !\TFT_CTRL_800_480_16bit|vcount_r [4] ) ) # ( !\TFT_CTRL_800_480_16bit|vcount_r [3] & ( !\TFT_CTRL_800_480_16bit|vcount_r [4] & ( (!\TFT_CTRL_800_480_16bit|Equal1~0_combout ) # (((\TFT_CTRL_800_480_16bit|vcount_r [2]) # 
// (\TFT_CTRL_800_480_16bit|vcount_r [9])) # (\TFT_CTRL_800_480_16bit|vcount_r [1])) ) ) )

	.dataa(!\TFT_CTRL_800_480_16bit|Equal1~0_combout ),
	.datab(!\TFT_CTRL_800_480_16bit|vcount_r [1]),
	.datac(!\TFT_CTRL_800_480_16bit|vcount_r [9]),
	.datad(!\TFT_CTRL_800_480_16bit|vcount_r [2]),
	.datae(!\TFT_CTRL_800_480_16bit|vcount_r [3]),
	.dataf(!\TFT_CTRL_800_480_16bit|vcount_r [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TFT_CTRL_800_480_16bit|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TFT_CTRL_800_480_16bit|LessThan5~0 .extended_lut = "off";
defparam \TFT_CTRL_800_480_16bit|LessThan5~0 .lut_mask = 64'hBFFFFFFFFFFFFFFF;
defparam \TFT_CTRL_800_480_16bit|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \sdram_dq[0]~input (
	.i(sdram_dq[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \sdram_dq[0]~input .bus_hold = "false";
defparam \sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[0]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[0]~feeder_combout  = ( \sdram_dq[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[0]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N40
dffeas \Sdram_Control_4Port|mDATAOUT[0] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[0] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N28
dffeas \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(!\comb~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N39
cyclonev_lcell_comb \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \sdram_dq[1]~input (
	.i(sdram_dq[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \sdram_dq[1]~input .bus_hold = "false";
defparam \sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N9
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[1]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[1]~feeder_combout  = ( \sdram_dq[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[1]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N10
dffeas \Sdram_Control_4Port|mDATAOUT[1] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[1] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sdram_dq[2]~input (
	.i(sdram_dq[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \sdram_dq[2]~input .bus_hold = "false";
defparam \sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[2]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[2]~feeder_combout  = ( \sdram_dq[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[2]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N25
dffeas \Sdram_Control_4Port|mDATAOUT[2] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[2] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \sdram_dq[3]~input (
	.i(sdram_dq[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \sdram_dq[3]~input .bus_hold = "false";
defparam \sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[3]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[3]~feeder_combout  = ( \sdram_dq[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[3]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \Sdram_Control_4Port|mDATAOUT[3] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[3] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \sdram_dq[4]~input (
	.i(sdram_dq[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \sdram_dq[4]~input .bus_hold = "false";
defparam \sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N13
dffeas \Sdram_Control_4Port|mDATAOUT[4] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[4] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \sdram_dq[5]~input (
	.i(sdram_dq[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \sdram_dq[5]~input .bus_hold = "false";
defparam \sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[5]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[5]~feeder_combout  = \sdram_dq[5]~input_o 

	.dataa(!\sdram_dq[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[5]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Sdram_Control_4Port|mDATAOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N17
dffeas \Sdram_Control_4Port|mDATAOUT[5] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[5] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \sdram_dq[6]~input (
	.i(sdram_dq[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \sdram_dq[6]~input .bus_hold = "false";
defparam \sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[6]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[6]~feeder_combout  = ( \sdram_dq[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[6]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N1
dffeas \Sdram_Control_4Port|mDATAOUT[6] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[6] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \sdram_dq[7]~input (
	.i(sdram_dq[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \sdram_dq[7]~input .bus_hold = "false";
defparam \sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N33
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[7]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[7]~feeder_combout  = ( \sdram_dq[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[7]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N34
dffeas \Sdram_Control_4Port|mDATAOUT[7] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[7] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \sdram_dq[8]~input (
	.i(sdram_dq[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[8]~input_o ));
// synopsys translate_off
defparam \sdram_dq[8]~input .bus_hold = "false";
defparam \sdram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N0
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[8]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[8]~feeder_combout  = ( \sdram_dq[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[8]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N1
dffeas \Sdram_Control_4Port|mDATAOUT[8] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[8] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \sdram_dq[9]~input (
	.i(sdram_dq[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[9]~input_o ));
// synopsys translate_off
defparam \sdram_dq[9]~input .bus_hold = "false";
defparam \sdram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y2_N34
dffeas \Sdram_Control_4Port|mDATAOUT[9] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[9] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \sdram_dq[10]~input (
	.i(sdram_dq[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[10]~input_o ));
// synopsys translate_off
defparam \sdram_dq[10]~input .bus_hold = "false";
defparam \sdram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N15
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[10]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[10]~feeder_combout  = ( \sdram_dq[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[10]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N16
dffeas \Sdram_Control_4Port|mDATAOUT[10] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[10] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \sdram_dq[11]~input (
	.i(sdram_dq[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[11]~input_o ));
// synopsys translate_off
defparam \sdram_dq[11]~input .bus_hold = "false";
defparam \sdram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[11]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[11]~feeder_combout  = \sdram_dq[11]~input_o 

	.dataa(gnd),
	.datab(!\sdram_dq[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[11]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \Sdram_Control_4Port|mDATAOUT[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \Sdram_Control_4Port|mDATAOUT[11] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[11] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \sdram_dq[12]~input (
	.i(sdram_dq[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[12]~input_o ));
// synopsys translate_off
defparam \sdram_dq[12]~input .bus_hold = "false";
defparam \sdram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[12]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[12]~feeder_combout  = ( \sdram_dq[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[12]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N31
dffeas \Sdram_Control_4Port|mDATAOUT[12] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[12] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \sdram_dq[13]~input (
	.i(sdram_dq[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[13]~input_o ));
// synopsys translate_off
defparam \sdram_dq[13]~input .bus_hold = "false";
defparam \sdram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \Sdram_Control_4Port|mDATAOUT[13] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[13] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \sdram_dq[14]~input (
	.i(sdram_dq[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[14]~input_o ));
// synopsys translate_off
defparam \sdram_dq[14]~input .bus_hold = "false";
defparam \sdram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \Sdram_Control_4Port|mDATAOUT[14]~feeder (
// Equation(s):
// \Sdram_Control_4Port|mDATAOUT[14]~feeder_combout  = ( \sdram_dq[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sdram_dq[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Sdram_Control_4Port|mDATAOUT[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[14]~feeder .extended_lut = "off";
defparam \Sdram_Control_4Port|mDATAOUT[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Sdram_Control_4Port|mDATAOUT[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \Sdram_Control_4Port|mDATAOUT[14] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\Sdram_Control_4Port|mDATAOUT[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[14] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \sdram_dq[15]~input (
	.i(sdram_dq[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sdram_dq[15]~input_o ));
// synopsys translate_off
defparam \sdram_dq[15]~input .bus_hold = "false";
defparam \sdram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y2_N4
dffeas \Sdram_Control_4Port|mDATAOUT[15] (
	.clk(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\sdram_dq[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Sdram_Control_4Port|mDATAOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Sdram_Control_4Port|mDATAOUT[15] .is_wysiwyg = "true";
defparam \Sdram_Control_4Port|mDATAOUT[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\pll|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_generic_pll3_outclk~CLKENA0_outclk ),
	.ena0(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\comb~1_combout ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\Sdram_Control_4Port|mDATAOUT [15],\Sdram_Control_4Port|mDATAOUT [14],\Sdram_Control_4Port|mDATAOUT [13],\Sdram_Control_4Port|mDATAOUT [12],\Sdram_Control_4Port|mDATAOUT [11],\Sdram_Control_4Port|mDATAOUT [10],\Sdram_Control_4Port|mDATAOUT [9],\Sdram_Control_4Port|mDATAOUT [8],
\Sdram_Control_4Port|mDATAOUT [7],\Sdram_Control_4Port|mDATAOUT [6],\Sdram_Control_4Port|mDATAOUT [5],\Sdram_Control_4Port|mDATAOUT [4],\Sdram_Control_4Port|mDATAOUT [3],\Sdram_Control_4Port|mDATAOUT [2],\Sdram_Control_4Port|mDATAOUT [1],\Sdram_Control_4Port|mDATAOUT [0]}),
	.portaaddr({\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE_q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,
\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_9l02:auto_generated|altsyncram_52f1:fifo_ram|ALTSYNCRAM";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h0000000055555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1111111133333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h3333000033330000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h555555AA555555AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hCCCCCCCCFCFCCCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h5555FFFF5555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h77777777FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h0000000077777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hF5FFF5FFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h0333033333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h0F0FFFFFFFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N41
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .extended_lut = "off";
defparam \auto_signaltap_0|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_signaltap_0|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000040000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0001000100030003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N53
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N38
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .lut_mask = 64'h1010101000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h00000000003F003F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N20
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .lut_mask = 64'h0000001D00FF001D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N44
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .lut_mask = 64'h5553555350505050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .lut_mask = 64'h0300030000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h0000050500050005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~4_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 64'h777777777F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N52
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE_q ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N59
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h555545D555550515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N35
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .lut_mask = 64'h000000000F000F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h00020002CCCECCCE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y3_N14
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0A0AAAAA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 64'h0000000044444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h000000000000FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hCDCDCDCD37373737;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .lut_mask = 64'h0303030357575757;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'hB7B7B7B777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N58
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hB333B3337FFF7FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N8
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .lut_mask = 64'h8080808000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h77777777BBBBBBBB;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal7~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'hFF77FF77FF33FF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'h4D7F4D7FF000F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N26
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y2_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N4
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0010001000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'h08080808084C084C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N3
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'h22CCEE0000CC0088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N43
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N46
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y2_N22
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'hC022C0228CC08CC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N16
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N32
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h01AB01AB05AF05AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h01010101EFEFEFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'h001F001F0E1F0E1F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h04C404C400C000C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 64'h2727272727272727;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 64'h7777777777777777;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 64'h0007000007070000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 64'h0000000004040C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 64'h0000111100000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N11
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0_outclk ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~DUPLICATE_q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 64'hF054A2F6F054A2F6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N28
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cmos_pclk~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(!\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(!\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 64'hDDBBDDBB101A101A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 64'h0000000000B000B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .lut_mask = 64'hBBB00000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .lut_mask = 64'h0300333313113333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 64'h0000000055F577F7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .lut_mask = 64'h000000005F0F7F3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .lut_mask = 64'h0000000050FF73FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 64'h000000005F557F77;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 64'h0104104002082080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 64'h0012120000484800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .lut_mask = 64'hF0F0FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~2_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 .lut_mask = 64'h00010000FFFF0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .lut_mask = 64'h0000000055F577F7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .lut_mask = 64'h000000005F0F7F3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 64'h8888000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .lut_mask = 64'h000000005F557F77;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 64'h0012004812004800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 64'hBBB0BBB000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 64'h00F000F000F011F1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .lut_mask = 64'h00000000000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 64'h00000000FFFFFFFE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 64'h00010000FFFF0000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 64'h0000000000000001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 64'h0000F0F00010F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 64'h00000000000F000F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 64'h01F101F101F101F1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .lut_mask = 64'h0000000050FF73FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]~1_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y5_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 64'h0055005500550055;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 64'hFFFF000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 64'h0323032333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .lut_mask = 64'h0000010100000101;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 64'hC4443BBBC4C43B3B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 64'h00000000FFFFFFD5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 64'h00000000FFFFFDF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 64'h00000000FFFFF8FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 64'h00000000FFFFEAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 64'h00000000FFFFEFAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 64'h00FE00FF00FA00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 64'h00000000FFFFFF8F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 64'h11011101DDCDDDCD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 64'h00030003CCCFCCCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 64'h1010101015151515;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 64'hC000C000C000C000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y1_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .lut_mask = 64'h0000FF000000FFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 64'h0000000003000300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 64'h0000000000220022;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 64'hFFFF000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y1_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0 .lut_mask = 64'h0044004C0000004C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y1_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y1_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 64'h0101010111111111;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 64'h0044004444444444;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 64'h0500050055005500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .lut_mask = 64'hFFF3FFF3FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .lut_mask = 64'h0000000004040404;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 64'h1000100000000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1 .lut_mask = 64'h0000FFFF00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N50
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N2
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N56
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y4_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N41
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N44
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 64'h0F0F0F0F0F2F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .lut_mask = 64'hFFFFFFFFFFBFFFBF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 64'h0303474703CF4747;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .lut_mask = 64'hEEEEEEEEE4EEE4EE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 64'h000003023F2AFCA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N20
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .lut_mask = 64'hF700F700F7000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = 64'h0EE00EE00EE00EE0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N59
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = 64'h00EE00EE0EE00EE0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .lut_mask = 64'h0EEE0EEE0E0E0E0E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 64'hE000E000EEEEEEEE;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .extended_lut = "off";
defparam \auto_signaltap_0|~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \auto_signaltap_0|~VCC .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .lut_mask = 64'h33000F5533FF0F55;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.dataf(!\auto_signaltap_0|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 64'h03F3050503F3F5F5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~VCC~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 64'h0303CFCF44774477;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|~VCC~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 64'h00CC33FF47474747;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\auto_signaltap_0|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 64'h000F5353F0FF5353;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(!\auto_signaltap_0|~GND~combout ),
	.datab(!\auto_signaltap_0|~VCC~combout ),
	.datac(!\auto_signaltap_0|~GND~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 64'h33330F0F555500FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~VCC~combout ),
	.datae(!\auto_signaltap_0|~VCC~combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 64'h0213021346574657;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .lut_mask = 64'h111B111B1B1B1B1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N53
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 64'h0426042615371537;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(!\auto_signaltap_0|~VCC~combout ),
	.datab(!\auto_signaltap_0|~GND~combout ),
	.datac(!\auto_signaltap_0|~VCC~combout ),
	.datad(!\auto_signaltap_0|~GND~combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 64'h00FF555533330F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 64'h0213021346574657;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 64'h0246024613571357;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = ( \cmos_pclk~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cmos_pclk~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N25
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|acq_data_in_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 64'hFFFFFFFFDDFFDDFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 .lut_mask = 64'hFFFFFFFFFFFFFDF5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y4_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~0_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 64'hFDFFFDFFFFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N46
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pll|altpll_component|auto_generated|wire_generic_pll4_outclk~CLKENA0_outclk ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_data_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~DUPLICATE_q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~DUPLICATE_q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8884:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 64'h3333333333733333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 64'hFFFFFFFFF0FFF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 64'h10BF10BF00FF00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N14
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N47
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datad(gnd),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 64'h0000000030300000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y6_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 64'h00002100FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N32
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N26
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 64'h005500550A5F0A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 64'h001000FF001500FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(gnd),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 64'h11DDEE22DDDD2222;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 64'h000A000A00000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 .lut_mask = 64'hFDFDDDFDFFFFDDFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 64'h1ED2E12DD2D22D2D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N28
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N34
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(vcc),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 64'h396CC69399CC6633;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N6
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder (
	.dataa(gnd),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 64'h00000000FCFFFCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .lut_mask = 64'h00000000040C040C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N22
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 64'h0F0D0F0D0F0D0F0D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .lut_mask = 64'h00000000FFBBFFBB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 64'h0505050500000000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N49
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N52
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N10
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N16
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N55
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N58
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N4
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N43
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N46
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N37
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datae(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.dataf(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .extended_lut = "off";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 64'h10F030F01FFF3FFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h0002001302021313;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h0000888888880000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055005530753075;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'h00100010F0E0F0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h4400440088008800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N55
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .lut_mask = 64'h0080008000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'hAA00AA0000000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N34
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h3030303060606060;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h0000000000030003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h80008000CCCFCCCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'h44FF44FF00330033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 64'h8C048C0404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h000000FF777777FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h08085D5D08005D00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0088008844CC44CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h0A000A005F005F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N28
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N21
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N36
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N37
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N10
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h225500550A550055;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(gnd),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'hCF00CF00FF00FF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N9
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h32321010FAFA5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N48
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFFFF1F1FFFFF1FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N0
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
