T_1\r\nF_1 ( T_1 V_1 , T_1 V_2 )\r\n{\r\nswitch ( V_1 ) {\r\ncase V_3 :\r\nreturn V_4 ;\r\ncase V_5 :\r\nif ( V_2 == V_6 )\r\nreturn V_7 ;\r\nreturn V_8 ;\r\ncase V_9 :\r\nif ( V_2 == V_10 )\r\nreturn V_11 ;\r\nelse if ( V_2 == V_12 )\r\nreturn V_13 ;\r\nelse if ( V_2 == V_14 )\r\nreturn V_15 ;\r\nelse return V_8 ;\r\ncase V_16 :\r\nif ( V_2 == V_17 )\r\nreturn V_18 ;\r\nreturn V_8 ;\r\ncase V_19 :\r\nif ( V_2 == V_20 )\r\nreturn V_21 ;\r\nelse if ( V_2 == V_22 )\r\nreturn V_23 ;\r\nreturn V_8 ;\r\ncase V_24 :\r\nif ( V_2 == V_25 )\r\nreturn ( V_24 ) ;\r\nelse return ( V_8 ) ;\r\ndefault:\r\nreturn V_8 ;\r\n}\r\n}\r\nstatic int\r\nF_2 ( T_2 * V_26 , T_3 * V_27 , T_4 * V_28 , void * V_29 )\r\n{\r\nT_5 * V_30 ;\r\nT_4 * V_31 ;\r\nT_2 * V_32 ;\r\nint V_33 ,\r\nV_34 = 0 ;\r\nT_1 V_35 ;\r\nT_6 V_36 ;\r\nT_7 V_37 ;\r\nF_3 ( V_27 -> V_38 , V_39 , L_1 ) ;\r\nF_4 ( V_26 , ( T_1 * ) & V_36 , V_34 , V_40 ) ;\r\nV_36 . V_41 = F_5 ( V_26 , V_34 ++ ) ;\r\nV_36 . V_33 = F_6 ( V_26 , V_34 ) ;\r\nV_36 . V_42 = F_7 ( V_36 . V_42 ) ;\r\nV_36 . V_43 = F_7 ( V_36 . V_43 ) ;\r\nif ( V_36 . V_42 < V_44 ) {\r\nF_8 ( V_27 -> V_38 , V_45 , L_2 ) ;\r\n}\r\nelse if ( V_36 . V_42 == V_46 ) {\r\nF_8 ( V_27 -> V_38 , V_45 , L_3 ) ;\r\n}\r\nelse if ( V_36 . V_42 == V_47 ) {\r\nF_9 ( V_27 -> V_38 , V_45 , L_4 ,\r\nF_10 ( V_36 . V_48 , V_49 , L_5 ) ) ;\r\n}\r\nelse {\r\nF_8 ( V_27 -> V_38 , V_45 , L_6 ) ;\r\n}\r\nV_33 = V_36 . V_33 ;\r\nV_33 = F_11 ( V_33 ) >> 8 ;\r\nV_35 = F_1 ( V_36 . V_1 , V_36 . V_2 ) ;\r\nif ( V_28 ) {\r\nV_34 = 0 ;\r\nV_30 = F_12 ( V_28 , V_50 , V_26 , 0 , V_40 ,\r\nL_1 ) ;\r\nV_31 = F_13 ( V_30 , V_51 ) ;\r\nF_14 ( V_31 , V_52 , V_26 , V_34 ++ ,\r\nsizeof ( T_1 ) , V_53 ) ;\r\nF_15 ( & V_37 , V_54 , 3 , & V_33 ) ;\r\nF_16 ( V_31 , V_55 , V_26 , V_34 , 3 ,\r\nF_17 ( F_18 () , & V_37 ) ) ;\r\nV_34 += 3 ;\r\nF_14 ( V_31 , V_56 , V_26 , V_34 ++ ,\r\nsizeof ( T_1 ) , V_53 ) ;\r\nF_14 ( V_31 , V_57 , V_26 , V_34 ,\r\nsizeof ( T_1 ) , V_53 ) ;\r\nF_19 ( V_31 , V_58 , V_26 , V_34 ++ , 1 ,\r\nV_35 ) ;\r\nF_14 ( V_31 , V_59 , V_26 , V_34 ++ ,\r\nsizeof ( T_1 ) , V_53 ) ;\r\n}\r\nV_32 = F_20 ( V_26 , 0 ) ;\r\nif ( ! F_21 ( V_60 , V_35 , V_32 , V_27 ,\r\nV_28 , TRUE , V_29 ) ) {\r\nF_22 ( V_32 , V_27 , V_28 ) ;\r\n}\r\nreturn F_23 ( V_26 ) ;\r\n}\r\nvoid\r\nF_24 ( void )\r\n{\r\nstatic T_8 V_61 [] = {\r\n{ & V_52 ,\r\n{ L_7 , L_8 , V_62 , V_63 , NULL , 0x0 , NULL , V_64 } } ,\r\n{ & V_55 ,\r\n{ L_9 , L_10 , V_65 , V_66 , NULL , 0x0 , NULL , V_64 } } ,\r\n{ & V_56 ,\r\n{ L_11 , L_12 , V_62 , V_67 , F_25 ( V_68 ) ,\r\n0x0 , NULL , V_64 } } ,\r\n{ & V_57 ,\r\n{ L_13 , L_14 , V_62 , V_67 , NULL , 0x0 ,\r\nNULL , V_64 } } ,\r\n{ & V_58 ,\r\n{ L_15 , L_16 , V_62 , V_67 ,\r\nF_25 ( V_69 ) , 0x0 ,\r\nL_17 , V_64 } } ,\r\n{ & V_59 ,\r\n{ L_18 , L_19 , V_62 , V_67 , NULL , 0x0 , NULL ,\r\nV_64 } } ,\r\n#if 0\r\n{ &hf_fcct_ext_said,\r\n{"Auth SAID", "fcct.ext_said", FT_UINT32, BASE_HEX, NULL, 0x0, NULL,\r\nHFILL}},\r\n{ &hf_fcct_ext_tid,\r\n{"Transaction ID", "fcct.ext_tid", FT_UINT32, BASE_HEX, NULL, 0x0, NULL,\r\nHFILL}},\r\n{ &hf_fcct_ext_reqname,\r\n{"Requestor Port Name", "fcct.ext_reqnm", FT_BYTES, BASE_NONE, NULL,\r\n0x0, NULL, HFILL}},\r\n{ &hf_fcct_ext_tstamp,\r\n{"Timestamp", "fcct.ext_tstamp", FT_BYTES, BASE_NONE, NULL, 0x0, NULL,\r\nHFILL}},\r\n{ &hf_fcct_ext_authblk,\r\n{"Auth Hash Blk", "fcct.ext_authblk", FT_BYTES, BASE_NONE, NULL, 0x0,\r\nNULL, HFILL}},\r\n#endif\r\n} ;\r\nstatic T_9 * V_70 [] = {\r\n& V_51 ,\r\n& V_71 ,\r\n} ;\r\nV_50 = F_26 ( L_20 , L_1 , L_21 ) ;\r\nF_27 ( V_50 , V_61 , F_28 ( V_61 ) ) ;\r\nF_29 ( V_70 , F_28 ( V_70 ) ) ;\r\nV_60 = F_30 ( L_16 ,\r\nL_22 ,\r\nV_50 , V_62 , V_67 ) ;\r\n}\r\nvoid\r\nF_31 ( void )\r\n{\r\nT_10 V_72 ;\r\nV_72 = F_32 ( F_2 , V_50 ) ;\r\nF_33 ( L_23 , V_73 , V_72 ) ;\r\n}
