# vivado-async-fifo
A Verilog-based implementation and simulation of an Asynchronous FIFO (First In First Out) buffer using Vivado. Includes both RTL and testbench files, along with waveform outputs useful for FPGA-based systems and digital design verification.
