
STM32_RTOS1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8ec  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000734  0800ea00  0800ea00  0000fa00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f134  0800f134  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f134  0800f134  00010134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f13c  0800f13c  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f13c  0800f13c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f140  0800f140  00010140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f144  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000388c  200001e0  0800f324  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003a6c  0800f324  00011a6c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c725  00000000  00000000  00011209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000429d  00000000  00000000  0002d92e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  00031bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001484  00000000  00000000  00033628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c318  00000000  00000000  00034aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eff4  00000000  00000000  00050dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ecc3  00000000  00000000  0006fdb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010ea7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008744  00000000  00000000  0010eac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  00117204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e9e4 	.word	0x0800e9e4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	0800e9e4 	.word	0x0800e9e4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
   HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001094:	2101      	movs	r1, #1
 8001096:	2000      	movs	r0, #0
 8001098:	f003 f876 	bl	8004188 <HAL_PWR_EnterSLEEPMode>
}
 800109c:	bf00      	nop
 800109e:	bd80      	pop	{r7, pc}

080010a0 <lcd_send_cmd>:
}*/
/*
 * Truyn lnh qua i2c
 */
static void lcd_send_cmd(I2C_HandleTypeDef *hi2c, uint8_t cmd)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b086      	sub	sp, #24
 80010a4:	af02      	add	r7, sp, #8
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
    uint8_t data[4];

    data[0] = (cmd & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010b0:	f023 030f 	bic.w	r3, r3, #15
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	f043 030c 	orr.w	r3, r3, #12
 80010ba:	b25b      	sxtb	r3, r3
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	733b      	strb	r3, [r7, #12]
    data[1] = (cmd & 0xF0) | LCD_BACKLIGHT;
 80010c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010c4:	f023 030f 	bic.w	r3, r3, #15
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	f043 0308 	orr.w	r3, r3, #8
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	737b      	strb	r3, [r7, #13]
    data[2] = ((cmd << 4) & 0xF0) | LCD_EN | LCD_BACKLIGHT;
 80010d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	f043 030c 	orr.w	r3, r3, #12
 80010e0:	b25b      	sxtb	r3, r3
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	73bb      	strb	r3, [r7, #14]
    data[3] = ((cmd << 4) & 0xF0) | LCD_BACKLIGHT;
 80010e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80010ea:	011b      	lsls	r3, r3, #4
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, data, 4, 100);
 80010f8:	f107 020c 	add.w	r2, r7, #12
 80010fc:	2364      	movs	r3, #100	@ 0x64
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2304      	movs	r3, #4
 8001102:	214e      	movs	r1, #78	@ 0x4e
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f002 f94f 	bl	80033a8 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 800110a:	2014      	movs	r0, #20
 800110c:	f001 f876 	bl	80021fc <HAL_Delay>

}
 8001110:	bf00      	nop
 8001112:	3710      	adds	r7, #16
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <lcd_send_data>:

/*
 * TRuyn d liu hin th ln LCD
 */
static void lcd_send_data(I2C_HandleTypeDef *hi2c, uint8_t data)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af02      	add	r7, sp, #8
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	460b      	mov	r3, r1
 8001122:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[4];

    buf[0] = (data & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 8001124:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001128:	f023 030f 	bic.w	r3, r3, #15
 800112c:	b25b      	sxtb	r3, r3
 800112e:	f043 030d 	orr.w	r3, r3, #13
 8001132:	b25b      	sxtb	r3, r3
 8001134:	b2db      	uxtb	r3, r3
 8001136:	733b      	strb	r3, [r7, #12]
    buf[1] = (data & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 8001138:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800113c:	f023 030f 	bic.w	r3, r3, #15
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0309 	orr.w	r3, r3, #9
 8001146:	b25b      	sxtb	r3, r3
 8001148:	b2db      	uxtb	r3, r3
 800114a:	737b      	strb	r3, [r7, #13]
    buf[2] = ((data << 4) & 0xF0) | LCD_RS | LCD_EN | LCD_BACKLIGHT;
 800114c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001150:	011b      	lsls	r3, r3, #4
 8001152:	b25b      	sxtb	r3, r3
 8001154:	f043 030d 	orr.w	r3, r3, #13
 8001158:	b25b      	sxtb	r3, r3
 800115a:	b2db      	uxtb	r3, r3
 800115c:	73bb      	strb	r3, [r7, #14]
    buf[3] = ((data << 4) & 0xF0) | LCD_RS | LCD_BACKLIGHT;
 800115e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	b25b      	sxtb	r3, r3
 8001166:	f043 0309 	orr.w	r3, r3, #9
 800116a:	b25b      	sxtb	r3, r3
 800116c:	b2db      	uxtb	r3, r3
 800116e:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(hi2c, LCD_I2C_ADDR, buf, 4, 100);
 8001170:	f107 020c 	add.w	r2, r7, #12
 8001174:	2364      	movs	r3, #100	@ 0x64
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	2304      	movs	r3, #4
 800117a:	214e      	movs	r1, #78	@ 0x4e
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f002 f913 	bl	80033a8 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 8001182:	2014      	movs	r0, #20
 8001184:	f001 f83a 	bl	80021fc <HAL_Delay>
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <lcd_init>:
/* ===== PUBLIC FUNCTIONS ===== */
/*
 * Khi to LCD
 */
void lcd_init(I2C_HandleTypeDef *hi2c)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);
 8001198:	2032      	movs	r0, #50	@ 0x32
 800119a:	f001 f82f 	bl	80021fc <HAL_Delay>

    // Khi ng chun HD44780 (CH GI NIBBLE CAO)
    lcd_send_cmd(hi2c, 0x30);
 800119e:	2130      	movs	r1, #48	@ 0x30
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff ff7d 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x20);
 80011a6:	2120      	movs	r1, #32
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff79 	bl	80010a0 <lcd_send_cmd>

    // Cu hnh LCD
    lcd_send_cmd(hi2c, 0x28); // 4-bit, 2 dng
 80011ae:	2128      	movs	r1, #40	@ 0x28
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff75 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x08); // display off
 80011b6:	2108      	movs	r1, #8
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff ff71 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x01); // clear
 80011be:	2101      	movs	r1, #1
 80011c0:	6878      	ldr	r0, [r7, #4]
 80011c2:	f7ff ff6d 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(5);
 80011c6:	2005      	movs	r0, #5
 80011c8:	f001 f818 	bl	80021fc <HAL_Delay>
    lcd_send_cmd(hi2c, 0x06); // entry mode
 80011cc:	2106      	movs	r1, #6
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff ff66 	bl	80010a0 <lcd_send_cmd>
    lcd_send_cmd(hi2c, 0x0C); // display ON
 80011d4:	210c      	movs	r1, #12
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	f7ff ff62 	bl	80010a0 <lcd_send_cmd>
}
 80011dc:	bf00      	nop
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <lcd_clear>:

/*
 * Xa LCD
 */
void lcd_clear(I2C_HandleTypeDef *hi2c)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(hi2c, 0x01);
 80011ec:	2101      	movs	r1, #1
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff ff56 	bl	80010a0 <lcd_send_cmd>
    HAL_Delay(2);
 80011f4:	2002      	movs	r0, #2
 80011f6:	f001 f801 	bl	80021fc <HAL_Delay>
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <lcd_gotoxy>:
 * 1 l dng 2
 * Mi dng c th ghi 16 k t
 * nn n l LCD16x2
 */
void lcd_gotoxy(I2C_HandleTypeDef *hi2c, uint8_t col, uint8_t row)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b084      	sub	sp, #16
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	460b      	mov	r3, r1
 800120c:	70fb      	strb	r3, [r7, #3]
 800120e:	4613      	mov	r3, r2
 8001210:	70bb      	strb	r3, [r7, #2]
    uint8_t addr;

    switch (row)
 8001212:	78bb      	ldrb	r3, [r7, #2]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <lcd_gotoxy+0x1c>
 8001218:	2b01      	cmp	r3, #1
 800121a:	d003      	beq.n	8001224 <lcd_gotoxy+0x22>
    {
        case 0: addr = 0x00 + col; break;
        case 1: addr = 0x40 + col; break;
        default: return;
 800121c:	e00e      	b.n	800123c <lcd_gotoxy+0x3a>
        case 0: addr = 0x00 + col; break;
 800121e:	78fb      	ldrb	r3, [r7, #3]
 8001220:	73fb      	strb	r3, [r7, #15]
 8001222:	e003      	b.n	800122c <lcd_gotoxy+0x2a>
        case 1: addr = 0x40 + col; break;
 8001224:	78fb      	ldrb	r3, [r7, #3]
 8001226:	3340      	adds	r3, #64	@ 0x40
 8001228:	73fb      	strb	r3, [r7, #15]
 800122a:	bf00      	nop
    }

    lcd_send_cmd(hi2c, 0x80 | addr);
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001232:	b2db      	uxtb	r3, r3
 8001234:	4619      	mov	r1, r3
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ff32 	bl	80010a0 <lcd_send_cmd>
}
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}

08001242 <lcd_puts>:
/*
 * Hin th chui ln LCD ch nn l 16 nhiu qu n b ngu ko l tao phi chnh li code
 * nn lm thm bin im s k t  hin thi n phi sng mi
 */
void lcd_puts(I2C_HandleTypeDef *hi2c, char *str)
{
 8001242:	b580      	push	{r7, lr}
 8001244:	b082      	sub	sp, #8
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
 800124a:	6039      	str	r1, [r7, #0]
    while (*str)
 800124c:	e007      	b.n	800125e <lcd_puts+0x1c>
        lcd_send_data(hi2c, *str++);
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	1c5a      	adds	r2, r3, #1
 8001252:	603a      	str	r2, [r7, #0]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4619      	mov	r1, r3
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff ff5d 	bl	8001118 <lcd_send_data>
    while (*str)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d1f3      	bne.n	800124e <lcd_puts+0xc>
}
 8001266:	bf00      	nop
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Hm ny c th vin chun C gi mi khi bn dng printf
#ifdef __GNUC__
int _write(int file, char *ptr, int len)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 100);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	b29a      	uxth	r2, r3
 8001280:	2364      	movs	r3, #100	@ 0x64
 8001282:	68b9      	ldr	r1, [r7, #8]
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <_write+0x24>)
 8001286:	f003 ffd5 	bl	8005234 <HAL_UART_Transmit>
    return len;
 800128a:	687b      	ldr	r3, [r7, #4]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200002d4 	.word	0x200002d4

08001298 <SoilMoisture_Convert>:
#endif

float SoilMoisture_Convert(uint16_t adc_value) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
    if (adc_value > 2500) adc_value = 2500;
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d902      	bls.n	80012b2 <SoilMoisture_Convert+0x1a>
 80012ac:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80012b0:	80fb      	strh	r3, [r7, #6]
    if (adc_value < 830)  adc_value = 830;
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	f240 323d 	movw	r2, #829	@ 0x33d
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d802      	bhi.n	80012c2 <SoilMoisture_Convert+0x2a>
 80012bc:	f240 333e 	movw	r3, #830	@ 0x33e
 80012c0:	80fb      	strh	r3, [r7, #6]
    return (float)(2500 - adc_value) * 100.0f / (2500 - 830);
 80012c2:	88fb      	ldrh	r3, [r7, #6]
 80012c4:	f5c3 631c 	rsb	r3, r3, #2496	@ 0x9c0
 80012c8:	3304      	adds	r3, #4
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fd06 	bl	8000cdc <__aeabi_i2f>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4907      	ldr	r1, [pc, #28]	@ (80012f0 <SoilMoisture_Convert+0x58>)
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fd55 	bl	8000d84 <__aeabi_fmul>
 80012da:	4603      	mov	r3, r0
 80012dc:	4905      	ldr	r1, [pc, #20]	@ (80012f4 <SoilMoisture_Convert+0x5c>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fe04 	bl	8000eec <__aeabi_fdiv>
 80012e4:	4603      	mov	r3, r0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	42c80000 	.word	0x42c80000
 80012f4:	44d0c000 	.word	0x44d0c000

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fc:	f000 ff4c 	bl	8002198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001300:	f000 f89a 	bl	8001438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001304:	f000 f9b8 	bl	8001678 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001308:	f000 f98c 	bl	8001624 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800130c:	f000 f8f0 	bl	80014f0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001310:	f000 f92c 	bl	800156c <MX_I2C1_Init>
  MX_I2C2_Init();
 8001314:	f000 f958 	bl	80015c8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  sht3x.i2c_handle = &hi2c2;
 8001318:	4b2e      	ldr	r3, [pc, #184]	@ (80013d4 <main+0xdc>)
 800131a:	4a2f      	ldr	r2, [pc, #188]	@ (80013d8 <main+0xe0>)
 800131c:	601a      	str	r2, [r3, #0]
  sht3x.device_address = SHT3X_I2C_DEVICE_ADDRESS_ADDR_PIN_LOW;
 800131e:	4b2d      	ldr	r3, [pc, #180]	@ (80013d4 <main+0xdc>)
 8001320:	2244      	movs	r2, #68	@ 0x44
 8001322:	809a      	strh	r2, [r3, #4]
  lcd_init(&hi2c1);
 8001324:	482d      	ldr	r0, [pc, #180]	@ (80013dc <main+0xe4>)
 8001326:	f7ff ff33 	bl	8001190 <lcd_init>
  lcd_puts(&hi2c1, "System Booting...");
 800132a:	492d      	ldr	r1, [pc, #180]	@ (80013e0 <main+0xe8>)
 800132c:	482b      	ldr	r0, [pc, #172]	@ (80013dc <main+0xe4>)
 800132e:	f7ff ff88 	bl	8001242 <lcd_puts>
  HAL_Delay(1000);
 8001332:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001336:	f000 ff61 	bl	80021fc <HAL_Delay>
  lcd_clear(&hi2c1);
 800133a:	4828      	ldr	r0, [pc, #160]	@ (80013dc <main+0xe4>)
 800133c:	f7ff ff52 	bl	80011e4 <lcd_clear>

  setvbuf(stdout, NULL, _IONBF, 0);
 8001340:	4b28      	ldr	r3, [pc, #160]	@ (80013e4 <main+0xec>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	6898      	ldr	r0, [r3, #8]
 8001346:	2300      	movs	r3, #0
 8001348:	2202      	movs	r2, #2
 800134a:	2100      	movs	r1, #0
 800134c:	f009 fa52 	bl	800a7f4 <setvbuf>
  // Bt ngt UART nhn
  HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001350:	2201      	movs	r2, #1
 8001352:	4925      	ldr	r1, [pc, #148]	@ (80013e8 <main+0xf0>)
 8001354:	4825      	ldr	r0, [pc, #148]	@ (80013ec <main+0xf4>)
 8001356:	f003 fff8 	bl	800534a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800135a:	f004 fdc9 	bl	8005ef0 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of myUartMutex */
  myUartMutexHandle = osMutexNew(&myUartMutex_attributes);
 800135e:	4824      	ldr	r0, [pc, #144]	@ (80013f0 <main+0xf8>)
 8001360:	f004 fee2 	bl	8006128 <osMutexNew>
 8001364:	4603      	mov	r3, r0
 8001366:	4a23      	ldr	r2, [pc, #140]	@ (80013f4 <main+0xfc>)
 8001368:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of semDataReady */
  semDataReadyHandle = osSemaphoreNew(1, 0, &semDataReady_attributes);
 800136a:	4a23      	ldr	r2, [pc, #140]	@ (80013f8 <main+0x100>)
 800136c:	2100      	movs	r1, #0
 800136e:	2001      	movs	r0, #1
 8001370:	f004 ffe8 	bl	8006344 <osSemaphoreNew>
 8001374:	4603      	mov	r3, r0
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <main+0x104>)
 8001378:	6013      	str	r3, [r2, #0]

  /* creation of semUartCmd */
  semUartCmdHandle = osSemaphoreNew(1, 0, &semUartCmd_attributes);
 800137a:	4a21      	ldr	r2, [pc, #132]	@ (8001400 <main+0x108>)
 800137c:	2100      	movs	r1, #0
 800137e:	2001      	movs	r0, #1
 8001380:	f004 ffe0 	bl	8006344 <osSemaphoreNew>
 8001384:	4603      	mov	r3, r0
 8001386:	4a1f      	ldr	r2, [pc, #124]	@ (8001404 <main+0x10c>)
 8001388:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1_SHT30 */
  Task1_SHT30Handle = osThreadNew(StartTask1_SHT30, NULL, &Task1_SHT30_attributes);
 800138a:	4a1f      	ldr	r2, [pc, #124]	@ (8001408 <main+0x110>)
 800138c:	2100      	movs	r1, #0
 800138e:	481f      	ldr	r0, [pc, #124]	@ (800140c <main+0x114>)
 8001390:	f004 fe0b 	bl	8005faa <osThreadNew>
 8001394:	4603      	mov	r3, r0
 8001396:	4a1e      	ldr	r2, [pc, #120]	@ (8001410 <main+0x118>)
 8001398:	6013      	str	r3, [r2, #0]

  /* creation of Task2_Soil */
  Task2_SoilHandle = osThreadNew(StartTask2_soil, NULL, &Task2_Soil_attributes);
 800139a:	4a1e      	ldr	r2, [pc, #120]	@ (8001414 <main+0x11c>)
 800139c:	2100      	movs	r1, #0
 800139e:	481e      	ldr	r0, [pc, #120]	@ (8001418 <main+0x120>)
 80013a0:	f004 fe03 	bl	8005faa <osThreadNew>
 80013a4:	4603      	mov	r3, r0
 80013a6:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <main+0x124>)
 80013a8:	6013      	str	r3, [r2, #0]

  /* creation of Task3_Cmd */
  Task3_CmdHandle = osThreadNew(StartTask3_Cmd, NULL, &Task3_Cmd_attributes);
 80013aa:	4a1d      	ldr	r2, [pc, #116]	@ (8001420 <main+0x128>)
 80013ac:	2100      	movs	r1, #0
 80013ae:	481d      	ldr	r0, [pc, #116]	@ (8001424 <main+0x12c>)
 80013b0:	f004 fdfb 	bl	8005faa <osThreadNew>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001428 <main+0x130>)
 80013b8:	6013      	str	r3, [r2, #0]

  /* creation of Task4_LCD */
  Task4_LCDHandle = osThreadNew(StartTask4_LCD, NULL, &Task4_LCD_attributes);
 80013ba:	4a1c      	ldr	r2, [pc, #112]	@ (800142c <main+0x134>)
 80013bc:	2100      	movs	r1, #0
 80013be:	481c      	ldr	r0, [pc, #112]	@ (8001430 <main+0x138>)
 80013c0:	f004 fdf3 	bl	8005faa <osThreadNew>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4a1b      	ldr	r2, [pc, #108]	@ (8001434 <main+0x13c>)
 80013c8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80013ca:	f004 fdb3 	bl	8005f34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013ce:	bf00      	nop
 80013d0:	e7fd      	b.n	80013ce <main+0xd6>
 80013d2:	bf00      	nop
 80013d4:	20000374 	.word	0x20000374
 80013d8:	20000280 	.word	0x20000280
 80013dc:	2000022c 	.word	0x2000022c
 80013e0:	0800ea58 	.word	0x0800ea58
 80013e4:	20000024 	.word	0x20000024
 80013e8:	20000372 	.word	0x20000372
 80013ec:	200002d4 	.word	0x200002d4
 80013f0:	0800ec84 	.word	0x0800ec84
 80013f4:	2000032c 	.word	0x2000032c
 80013f8:	0800ec94 	.word	0x0800ec94
 80013fc:	20000330 	.word	0x20000330
 8001400:	0800eca4 	.word	0x0800eca4
 8001404:	20000334 	.word	0x20000334
 8001408:	0800ebf4 	.word	0x0800ebf4
 800140c:	08001755 	.word	0x08001755
 8001410:	2000031c 	.word	0x2000031c
 8001414:	0800ec18 	.word	0x0800ec18
 8001418:	080017e9 	.word	0x080017e9
 800141c:	20000320 	.word	0x20000320
 8001420:	0800ec3c 	.word	0x0800ec3c
 8001424:	0800189d 	.word	0x0800189d
 8001428:	20000324 	.word	0x20000324
 800142c:	0800ec60 	.word	0x0800ec60
 8001430:	0800198d 	.word	0x0800198d
 8001434:	20000328 	.word	0x20000328

08001438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b094      	sub	sp, #80	@ 0x50
 800143c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800143e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001442:	2228      	movs	r2, #40	@ 0x28
 8001444:	2100      	movs	r1, #0
 8001446:	4618      	mov	r0, r3
 8001448:	f009 fbb0 	bl	800abac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800144c:	f107 0314 	add.w	r3, r7, #20
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001470:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001476:	2301      	movs	r3, #1
 8001478:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800147a:	2302      	movs	r3, #2
 800147c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800147e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001482:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001484:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001488:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800148e:	4618      	mov	r0, r3
 8001490:	f002 fe96 	bl	80041c0 <HAL_RCC_OscConfig>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800149a:	f000 fad3 	bl	8001a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149e:	230f      	movs	r3, #15
 80014a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a2:	2302      	movs	r3, #2
 80014a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2102      	movs	r1, #2
 80014ba:	4618      	mov	r0, r3
 80014bc:	f003 f902 	bl	80046c4 <HAL_RCC_ClockConfig>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80014c6:	f000 fabd 	bl	8001a44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014ca:	2302      	movs	r3, #2
 80014cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80014ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014d2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 fab2 	bl	8004a40 <HAL_RCCEx_PeriphCLKConfig>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d001      	beq.n	80014e6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014e2:	f000 faaf 	bl	8001a44 <Error_Handler>
  }
}
 80014e6:	bf00      	nop
 80014e8:	3750      	adds	r7, #80	@ 0x50
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	605a      	str	r2, [r3, #4]
 80014fe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_ADC1_Init+0x74>)
 8001502:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <MX_ADC1_Init+0x78>)
 8001504:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <MX_ADC1_Init+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_ADC1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <MX_ADC1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <MX_ADC1_Init+0x74>)
 800151a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800151e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001520:	4b10      	ldr	r3, [pc, #64]	@ (8001564 <MX_ADC1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001526:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <MX_ADC1_Init+0x74>)
 8001528:	2201      	movs	r2, #1
 800152a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800152c:	480d      	ldr	r0, [pc, #52]	@ (8001564 <MX_ADC1_Init+0x74>)
 800152e:	f000 fe89 	bl	8002244 <HAL_ADC_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001538:	f000 fa84 	bl	8001a44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800153c:	2300      	movs	r3, #0
 800153e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001540:	2301      	movs	r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001548:	1d3b      	adds	r3, r7, #4
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	@ (8001564 <MX_ADC1_Init+0x74>)
 800154e:	f001 f93d 	bl	80027cc <HAL_ADC_ConfigChannel>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001558:	f000 fa74 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800155c:	bf00      	nop
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200001fc 	.word	0x200001fc
 8001568:	40012400 	.word	0x40012400

0800156c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001570:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001572:	4a13      	ldr	r2, [pc, #76]	@ (80015c0 <MX_I2C1_Init+0x54>)
 8001574:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001576:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001578:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <MX_I2C1_Init+0x58>)
 800157a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_I2C1_Init+0x50>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_I2C1_Init+0x50>)
 800158a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800158e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001592:	2200      	movs	r2, #0
 8001594:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_I2C1_Init+0x50>)
 8001598:	2200      	movs	r2, #0
 800159a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <MX_I2C1_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_I2C1_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <MX_I2C1_Init+0x50>)
 80015aa:	f001 fdb9 	bl	8003120 <HAL_I2C_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b4:	f000 fa46 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000022c 	.word	0x2000022c
 80015c0:	40005400 	.word	0x40005400
 80015c4:	000186a0 	.word	0x000186a0

080015c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015ce:	4a13      	ldr	r2, [pc, #76]	@ (800161c <MX_I2C2_Init+0x54>)
 80015d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015d2:	4b11      	ldr	r3, [pc, #68]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015d4:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <MX_I2C2_Init+0x58>)
 80015d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015f8:	4b07      	ldr	r3, [pc, #28]	@ (8001618 <MX_I2C2_Init+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <MX_I2C2_Init+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001604:	4804      	ldr	r0, [pc, #16]	@ (8001618 <MX_I2C2_Init+0x50>)
 8001606:	f001 fd8b 	bl	8003120 <HAL_I2C_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001610:	f000 fa18 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000280 	.word	0x20000280
 800161c:	40005800 	.word	0x40005800
 8001620:	000186a0 	.word	0x000186a0

08001624 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001628:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 800162a:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <MX_USART1_UART_Init+0x50>)
 800162c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800162e:	4b10      	ldr	r3, [pc, #64]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 8001630:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001634:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001636:	4b0e      	ldr	r3, [pc, #56]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001642:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001648:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 800164a:	220c      	movs	r2, #12
 800164c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164e:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800165a:	4805      	ldr	r0, [pc, #20]	@ (8001670 <MX_USART1_UART_Init+0x4c>)
 800165c:	f003 fd9a 	bl	8005194 <HAL_UART_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001666:	f000 f9ed 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	200002d4 	.word	0x200002d4
 8001674:	40013800 	.word	0x40013800

08001678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800167e:	4b14      	ldr	r3, [pc, #80]	@ (80016d0 <MX_GPIO_Init+0x58>)
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	4a13      	ldr	r2, [pc, #76]	@ (80016d0 <MX_GPIO_Init+0x58>)
 8001684:	f043 0320 	orr.w	r3, r3, #32
 8001688:	6193      	str	r3, [r2, #24]
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_GPIO_Init+0x58>)
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	f003 0320 	and.w	r3, r3, #32
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <MX_GPIO_Init+0x58>)
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	4a0d      	ldr	r2, [pc, #52]	@ (80016d0 <MX_GPIO_Init+0x58>)
 800169c:	f043 0304 	orr.w	r3, r3, #4
 80016a0:	6193      	str	r3, [r2, #24]
 80016a2:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <MX_GPIO_Init+0x58>)
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f003 0304 	and.w	r3, r3, #4
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <MX_GPIO_Init+0x58>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	4a07      	ldr	r2, [pc, #28]	@ (80016d0 <MX_GPIO_Init+0x58>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	6193      	str	r3, [r2, #24]
 80016ba:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <MX_GPIO_Init+0x58>)
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000

080016d4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/* Callback ngt UART */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  static uint8_t i = 0;
  if (huart->Instance == USART1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a16      	ldr	r2, [pc, #88]	@ (800173c <HAL_UART_RxCpltCallback+0x68>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d126      	bne.n	8001734 <HAL_UART_RxCpltCallback+0x60>
  {
    if (rx_byte == '!') {
 80016e6:	4b16      	ldr	r3, [pc, #88]	@ (8001740 <HAL_UART_RxCpltCallback+0x6c>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	2b21      	cmp	r3, #33	@ 0x21
 80016ec:	d10e      	bne.n	800170c <HAL_UART_RxCpltCallback+0x38>
        rx_buffer[i] = 0;
 80016ee:	4b15      	ldr	r3, [pc, #84]	@ (8001744 <HAL_UART_RxCpltCallback+0x70>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	461a      	mov	r2, r3
 80016f4:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <HAL_UART_RxCpltCallback+0x74>)
 80016f6:	2100      	movs	r1, #0
 80016f8:	5499      	strb	r1, [r3, r2]
        osSemaphoreRelease(semUartCmdHandle);
 80016fa:	4b14      	ldr	r3, [pc, #80]	@ (800174c <HAL_UART_RxCpltCallback+0x78>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f004 fefc 	bl	80064fc <osSemaphoreRelease>
        i = 0;
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <HAL_UART_RxCpltCallback+0x70>)
 8001706:	2200      	movs	r2, #0
 8001708:	701a      	strb	r2, [r3, #0]
 800170a:	e00e      	b.n	800172a <HAL_UART_RxCpltCallback+0x56>
    } else {
        if (i < 49) rx_buffer[i++] = rx_byte;
 800170c:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <HAL_UART_RxCpltCallback+0x70>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b30      	cmp	r3, #48	@ 0x30
 8001712:	d80a      	bhi.n	800172a <HAL_UART_RxCpltCallback+0x56>
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <HAL_UART_RxCpltCallback+0x70>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	1c5a      	adds	r2, r3, #1
 800171a:	b2d1      	uxtb	r1, r2
 800171c:	4a09      	ldr	r2, [pc, #36]	@ (8001744 <HAL_UART_RxCpltCallback+0x70>)
 800171e:	7011      	strb	r1, [r2, #0]
 8001720:	461a      	mov	r2, r3
 8001722:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <HAL_UART_RxCpltCallback+0x6c>)
 8001724:	7819      	ldrb	r1, [r3, #0]
 8001726:	4b08      	ldr	r3, [pc, #32]	@ (8001748 <HAL_UART_RxCpltCallback+0x74>)
 8001728:	5499      	strb	r1, [r3, r2]
    }
    HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 800172a:	2201      	movs	r2, #1
 800172c:	4904      	ldr	r1, [pc, #16]	@ (8001740 <HAL_UART_RxCpltCallback+0x6c>)
 800172e:	4808      	ldr	r0, [pc, #32]	@ (8001750 <HAL_UART_RxCpltCallback+0x7c>)
 8001730:	f003 fe0b 	bl	800534a <HAL_UART_Receive_IT>
  }
}
 8001734:	bf00      	nop
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40013800 	.word	0x40013800
 8001740:	20000372 	.word	0x20000372
 8001744:	2000037c 	.word	0x2000037c
 8001748:	20000340 	.word	0x20000340
 800174c:	20000334 	.word	0x20000334
 8001750:	200002d4 	.word	0x200002d4

08001754 <StartTask1_SHT30>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1_SHT30 */
void StartTask1_SHT30(void *argument)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t tick = osKernelGetTickCount();
 800175c:	f004 fc10 	bl	8005f80 <osKernelGetTickCount>
 8001760:	60f8      	str	r0, [r7, #12]
  float dummy_hum;
  /* Infinite loop */
  for(;;)
  {
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy_hum);
 8001762:	f107 0308 	add.w	r3, r7, #8
 8001766:	461a      	mov	r2, r3
 8001768:	4918      	ldr	r1, [pc, #96]	@ (80017cc <StartTask1_SHT30+0x78>)
 800176a:	4819      	ldr	r0, [pc, #100]	@ (80017d0 <StartTask1_SHT30+0x7c>)
 800176c:	f000 f9e0 	bl	8001b30 <sht3x_read_temperature_and_humidity>
	osSemaphoreRelease(semDataReadyHandle);
 8001770:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <StartTask1_SHT30+0x80>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f004 fec1 	bl	80064fc <osSemaphoreRelease>
	if (osMutexAcquire(myUartMutexHandle, 100) == osOK) {
 800177a:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <StartTask1_SHT30+0x84>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2164      	movs	r1, #100	@ 0x64
 8001780:	4618      	mov	r0, r3
 8001782:	f004 fd57 	bl	8006234 <osMutexAcquire>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d115      	bne.n	80017b8 <StartTask1_SHT30+0x64>
	    printf("Task 1 in: %lu\n", osKernelGetTickCount());
 800178c:	f004 fbf8 	bl	8005f80 <osKernelGetTickCount>
 8001790:	4603      	mov	r3, r0
 8001792:	4619      	mov	r1, r3
 8001794:	4811      	ldr	r0, [pc, #68]	@ (80017dc <StartTask1_SHT30+0x88>)
 8001796:	f008 ffbd 	bl	800a714 <iprintf>
	    printf("Data SHT30: Temp: %.1f C\n\n", temp);
 800179a:	4b0c      	ldr	r3, [pc, #48]	@ (80017cc <StartTask1_SHT30+0x78>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fe42 	bl	8000428 <__aeabi_f2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	480d      	ldr	r0, [pc, #52]	@ (80017e0 <StartTask1_SHT30+0x8c>)
 80017aa:	f008 ffb3 	bl	800a714 <iprintf>
	    osMutexRelease(myUartMutexHandle);
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <StartTask1_SHT30+0x84>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f004 fd89 	bl	80062ca <osMutexRelease>
	}
	tick += cycle_SHT30;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <StartTask1_SHT30+0x90>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	4413      	add	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
	osDelayUntil(tick);
 80017c2:	68f8      	ldr	r0, [r7, #12]
 80017c4:	f004 fc83 	bl	80060ce <osDelayUntil>
    sht3x_read_temperature_and_humidity(&sht3x, &temp, &dummy_hum);
 80017c8:	e7cb      	b.n	8001762 <StartTask1_SHT30+0xe>
 80017ca:	bf00      	nop
 80017cc:	20000338 	.word	0x20000338
 80017d0:	20000374 	.word	0x20000374
 80017d4:	20000330 	.word	0x20000330
 80017d8:	2000032c 	.word	0x2000032c
 80017dc:	0800ea6c 	.word	0x0800ea6c
 80017e0:	0800ea7c 	.word	0x0800ea7c
 80017e4:	20000000 	.word	0x20000000

080017e8 <StartTask2_soil>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2_soil */
void StartTask2_soil(void *argument)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2_soil */
  uint32_t tick = osKernelGetTickCount();
 80017f0:	f004 fbc6 	bl	8005f80 <osKernelGetTickCount>
 80017f4:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	HAL_ADC_Start(&hadc1);
 80017f6:	4822      	ldr	r0, [pc, #136]	@ (8001880 <StartTask2_soil+0x98>)
 80017f8:	f000 fdfc 	bl	80023f4 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 80017fc:	210a      	movs	r1, #10
 80017fe:	4820      	ldr	r0, [pc, #128]	@ (8001880 <StartTask2_soil+0x98>)
 8001800:	f000 fed2 	bl	80025a8 <HAL_ADC_PollForConversion>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10a      	bne.n	8001820 <StartTask2_soil+0x38>
	   soil = SoilMoisture_Convert(HAL_ADC_GetValue(&hadc1));
 800180a:	481d      	ldr	r0, [pc, #116]	@ (8001880 <StartTask2_soil+0x98>)
 800180c:	f000 ffd2 	bl	80027b4 <HAL_ADC_GetValue>
 8001810:	4603      	mov	r3, r0
 8001812:	b29b      	uxth	r3, r3
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fd3f 	bl	8001298 <SoilMoisture_Convert>
 800181a:	4603      	mov	r3, r0
 800181c:	4a19      	ldr	r2, [pc, #100]	@ (8001884 <StartTask2_soil+0x9c>)
 800181e:	6013      	str	r3, [r2, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8001820:	4817      	ldr	r0, [pc, #92]	@ (8001880 <StartTask2_soil+0x98>)
 8001822:	f000 fe95 	bl	8002550 <HAL_ADC_Stop>
	osSemaphoreRelease(semDataReadyHandle);
 8001826:	4b18      	ldr	r3, [pc, #96]	@ (8001888 <StartTask2_soil+0xa0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f004 fe66 	bl	80064fc <osSemaphoreRelease>
	if (osMutexAcquire(myUartMutexHandle, 100) == osOK) {
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <StartTask2_soil+0xa4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2164      	movs	r1, #100	@ 0x64
 8001836:	4618      	mov	r0, r3
 8001838:	f004 fcfc 	bl	8006234 <osMutexAcquire>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d115      	bne.n	800186e <StartTask2_soil+0x86>
	    printf("Task 2 in: %lu\n", osKernelGetTickCount());
 8001842:	f004 fb9d 	bl	8005f80 <osKernelGetTickCount>
 8001846:	4603      	mov	r3, r0
 8001848:	4619      	mov	r1, r3
 800184a:	4811      	ldr	r0, [pc, #68]	@ (8001890 <StartTask2_soil+0xa8>)
 800184c:	f008 ff62 	bl	800a714 <iprintf>
	    printf("Data Soil: %.1f %%\n\n", soil);
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <StartTask2_soil+0x9c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fde7 	bl	8000428 <__aeabi_f2d>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	480d      	ldr	r0, [pc, #52]	@ (8001894 <StartTask2_soil+0xac>)
 8001860:	f008 ff58 	bl	800a714 <iprintf>
	    osMutexRelease(myUartMutexHandle);
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <StartTask2_soil+0xa4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4618      	mov	r0, r3
 800186a:	f004 fd2e 	bl	80062ca <osMutexRelease>
	}
	tick += cycle_Soil;
 800186e:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <StartTask2_soil+0xb0>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	68fa      	ldr	r2, [r7, #12]
 8001874:	4413      	add	r3, r2
 8001876:	60fb      	str	r3, [r7, #12]
	osDelayUntil(tick);
 8001878:	68f8      	ldr	r0, [r7, #12]
 800187a:	f004 fc28 	bl	80060ce <osDelayUntil>
	HAL_ADC_Start(&hadc1);
 800187e:	e7ba      	b.n	80017f6 <StartTask2_soil+0xe>
 8001880:	200001fc 	.word	0x200001fc
 8001884:	2000033c 	.word	0x2000033c
 8001888:	20000330 	.word	0x20000330
 800188c:	2000032c 	.word	0x2000032c
 8001890:	0800ea98 	.word	0x0800ea98
 8001894:	0800eaa8 	.word	0x0800eaa8
 8001898:	20000004 	.word	0x20000004

0800189c <StartTask3_Cmd>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask3_Cmd */
void StartTask3_Cmd(void *argument)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask3_Cmd */
  int new_value = 0; // Bin tm  lu s tch c
 80018a4:	2300      	movs	r3, #0
 80018a6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  // Ch lnh t UART (Event-Driven)
	  if (osSemaphoreAcquire(semUartCmdHandle, osWaitForever) == osOK) {
 80018a8:	4b2c      	ldr	r3, [pc, #176]	@ (800195c <StartTask3_Cmd+0xc0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f04f 31ff 	mov.w	r1, #4294967295
 80018b0:	4618      	mov	r0, r3
 80018b2:	f004 fdd1 	bl	8006458 <osSemaphoreAcquire>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1f5      	bne.n	80018a8 <StartTask3_Cmd+0xc>

	      // --- 1. X l lnh chnh tc  SHT30 ---
	      // C php: RATE_TEMP:xxxx (V d: RATE_TEMP:2000)
	      if (strstr(rx_buffer, "RATE_TEMP:") != NULL) {
 80018bc:	4928      	ldr	r1, [pc, #160]	@ (8001960 <StartTask3_Cmd+0xc4>)
 80018be:	4829      	ldr	r0, [pc, #164]	@ (8001964 <StartTask3_Cmd+0xc8>)
 80018c0:	f009 f97c 	bl	800abbc <strstr>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d018      	beq.n	80018fc <StartTask3_Cmd+0x60>

	          // Ly s sau du hai chm b vo bin new_value
	          sscanf(rx_buffer, "RATE_TEMP:%d", &new_value);
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	461a      	mov	r2, r3
 80018d0:	4925      	ldr	r1, [pc, #148]	@ (8001968 <StartTask3_Cmd+0xcc>)
 80018d2:	4824      	ldr	r0, [pc, #144]	@ (8001964 <StartTask3_Cmd+0xc8>)
 80018d4:	f009 f864 	bl	800a9a0 <siscanf>

	          // Bo v: Khng cho t nhanh qu (nh hn 100ms) gy treo
	          if (new_value >= 100) {
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2b63      	cmp	r3, #99	@ 0x63
 80018dc:	dd0a      	ble.n	80018f4 <StartTask3_Cmd+0x58>
	              cycle_SHT30 = new_value;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b22      	ldr	r3, [pc, #136]	@ (800196c <StartTask3_Cmd+0xd0>)
 80018e4:	601a      	str	r2, [r3, #0]
	              printf("\r\nOK -> Da doi toc do doc NHIET DO thanh: %lu ms\r\n", cycle_SHT30);
 80018e6:	4b21      	ldr	r3, [pc, #132]	@ (800196c <StartTask3_Cmd+0xd0>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4619      	mov	r1, r3
 80018ec:	4820      	ldr	r0, [pc, #128]	@ (8001970 <StartTask3_Cmd+0xd4>)
 80018ee:	f008 ff11 	bl	800a714 <iprintf>
 80018f2:	e02c      	b.n	800194e <StartTask3_Cmd+0xb2>
	          } else {
	              printf("\r\nERROR -> Toc do qua nhanh! Phai >= 100ms\r\n");
 80018f4:	481f      	ldr	r0, [pc, #124]	@ (8001974 <StartTask3_Cmd+0xd8>)
 80018f6:	f008 ff75 	bl	800a7e4 <puts>
 80018fa:	e028      	b.n	800194e <StartTask3_Cmd+0xb2>
	          }
	      }

	      // --- 2. X l lnh chnh tc  Soil ---
	      // C php: RATE_SOIL:xxxx (V d: RATE_SOIL:500)
	      else if (strstr(rx_buffer, "RATE_SOIL:") != NULL) {
 80018fc:	491e      	ldr	r1, [pc, #120]	@ (8001978 <StartTask3_Cmd+0xdc>)
 80018fe:	4819      	ldr	r0, [pc, #100]	@ (8001964 <StartTask3_Cmd+0xc8>)
 8001900:	f009 f95c 	bl	800abbc <strstr>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d018      	beq.n	800193c <StartTask3_Cmd+0xa0>

	           sscanf(rx_buffer, "RATE_SOIL:%d", &new_value);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	461a      	mov	r2, r3
 8001910:	491a      	ldr	r1, [pc, #104]	@ (800197c <StartTask3_Cmd+0xe0>)
 8001912:	4814      	ldr	r0, [pc, #80]	@ (8001964 <StartTask3_Cmd+0xc8>)
 8001914:	f009 f844 	bl	800a9a0 <siscanf>

	           if (new_value >= 100) {
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b63      	cmp	r3, #99	@ 0x63
 800191c:	dd0a      	ble.n	8001934 <StartTask3_Cmd+0x98>
	               cycle_Soil = new_value;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	461a      	mov	r2, r3
 8001922:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <StartTask3_Cmd+0xe4>)
 8001924:	601a      	str	r2, [r3, #0]
	               printf("\r\nOK -> Da doi toc do doc DAT thanh: %lu ms\r\n", cycle_Soil);
 8001926:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <StartTask3_Cmd+0xe4>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4619      	mov	r1, r3
 800192c:	4815      	ldr	r0, [pc, #84]	@ (8001984 <StartTask3_Cmd+0xe8>)
 800192e:	f008 fef1 	bl	800a714 <iprintf>
 8001932:	e00c      	b.n	800194e <StartTask3_Cmd+0xb2>
	           } else {
	               printf("\r\nERROR -> Toc do qua nhanh! Phai >= 100ms\r\n");
 8001934:	480f      	ldr	r0, [pc, #60]	@ (8001974 <StartTask3_Cmd+0xd8>)
 8001936:	f008 ff55 	bl	800a7e4 <puts>
 800193a:	e008      	b.n	800194e <StartTask3_Cmd+0xb2>
	      }

	      // --- 3. Lnh khng hp l ---
	      else {
	            // Ch bo li nu chui khng rng (trnh in rc)
	            if(strlen(rx_buffer) > 1) {
 800193c:	4809      	ldr	r0, [pc, #36]	@ (8001964 <StartTask3_Cmd+0xc8>)
 800193e:	f7fe fc07 	bl	8000150 <strlen>
 8001942:	4603      	mov	r3, r0
 8001944:	2b01      	cmp	r3, #1
 8001946:	d902      	bls.n	800194e <StartTask3_Cmd+0xb2>
	               printf("ERROR: Khong hieu lenh nay!\r\n");
 8001948:	480f      	ldr	r0, [pc, #60]	@ (8001988 <StartTask3_Cmd+0xec>)
 800194a:	f008 ff4b 	bl	800a7e4 <puts>
	            }
	      }

	      // Xa sch buffer sau khi x l xong
	      memset(rx_buffer, 0, sizeof(rx_buffer));
 800194e:	2232      	movs	r2, #50	@ 0x32
 8001950:	2100      	movs	r1, #0
 8001952:	4804      	ldr	r0, [pc, #16]	@ (8001964 <StartTask3_Cmd+0xc8>)
 8001954:	f009 f92a 	bl	800abac <memset>
	  if (osSemaphoreAcquire(semUartCmdHandle, osWaitForever) == osOK) {
 8001958:	e7a6      	b.n	80018a8 <StartTask3_Cmd+0xc>
 800195a:	bf00      	nop
 800195c:	20000334 	.word	0x20000334
 8001960:	0800eac0 	.word	0x0800eac0
 8001964:	20000340 	.word	0x20000340
 8001968:	0800eacc 	.word	0x0800eacc
 800196c:	20000000 	.word	0x20000000
 8001970:	0800eadc 	.word	0x0800eadc
 8001974:	0800eb10 	.word	0x0800eb10
 8001978:	0800eb3c 	.word	0x0800eb3c
 800197c:	0800eb48 	.word	0x0800eb48
 8001980:	20000004 	.word	0x20000004
 8001984:	0800eb58 	.word	0x0800eb58
 8001988:	0800eb88 	.word	0x0800eb88

0800198c <StartTask4_LCD>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask4_LCD */
void StartTask4_LCD(void *argument)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  char lcd_buf[20];
  /* Infinite loop */
  for(;;)
  {
	  // Dng Semaphore  ch d liu mi t sensor
	  if (osSemaphoreAcquire(semDataReadyHandle, osWaitForever) == osOK) {
 8001994:	4b1c      	ldr	r3, [pc, #112]	@ (8001a08 <StartTask4_LCD+0x7c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f04f 31ff 	mov.w	r1, #4294967295
 800199c:	4618      	mov	r0, r3
 800199e:	f004 fd5b 	bl	8006458 <osSemaphoreAcquire>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d1f5      	bne.n	8001994 <StartTask4_LCD+0x8>
	      sprintf(lcd_buf, "Temp: %.1f C     ", temp);
 80019a8:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <StartTask4_LCD+0x80>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fd3b 	bl	8000428 <__aeabi_f2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	f107 000c 	add.w	r0, r7, #12
 80019ba:	4915      	ldr	r1, [pc, #84]	@ (8001a10 <StartTask4_LCD+0x84>)
 80019bc:	f008 ffce 	bl	800a95c <siprintf>
	      lcd_gotoxy(&hi2c1, 0, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2100      	movs	r1, #0
 80019c4:	4813      	ldr	r0, [pc, #76]	@ (8001a14 <StartTask4_LCD+0x88>)
 80019c6:	f7ff fc1c 	bl	8001202 <lcd_gotoxy>
	      lcd_puts(&hi2c1, lcd_buf);
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	4619      	mov	r1, r3
 80019d0:	4810      	ldr	r0, [pc, #64]	@ (8001a14 <StartTask4_LCD+0x88>)
 80019d2:	f7ff fc36 	bl	8001242 <lcd_puts>

	      sprintf(lcd_buf, "Soil: %.1f %%     ", soil);
 80019d6:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <StartTask4_LCD+0x8c>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fd24 	bl	8000428 <__aeabi_f2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	f107 000c 	add.w	r0, r7, #12
 80019e8:	490c      	ldr	r1, [pc, #48]	@ (8001a1c <StartTask4_LCD+0x90>)
 80019ea:	f008 ffb7 	bl	800a95c <siprintf>
	      lcd_gotoxy(&hi2c1, 0, 1);
 80019ee:	2201      	movs	r2, #1
 80019f0:	2100      	movs	r1, #0
 80019f2:	4808      	ldr	r0, [pc, #32]	@ (8001a14 <StartTask4_LCD+0x88>)
 80019f4:	f7ff fc05 	bl	8001202 <lcd_gotoxy>
	      lcd_puts(&hi2c1, lcd_buf);
 80019f8:	f107 030c 	add.w	r3, r7, #12
 80019fc:	4619      	mov	r1, r3
 80019fe:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <StartTask4_LCD+0x88>)
 8001a00:	f7ff fc1f 	bl	8001242 <lcd_puts>
	  if (osSemaphoreAcquire(semDataReadyHandle, osWaitForever) == osOK) {
 8001a04:	e7c6      	b.n	8001994 <StartTask4_LCD+0x8>
 8001a06:	bf00      	nop
 8001a08:	20000330 	.word	0x20000330
 8001a0c:	20000338 	.word	0x20000338
 8001a10:	0800eba8 	.word	0x0800eba8
 8001a14:	2000022c 	.word	0x2000022c
 8001a18:	2000033c 	.word	0x2000033c
 8001a1c:	0800ebbc 	.word	0x0800ebbc

08001a20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d101      	bne.n	8001a36 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a32:	f000 fbc7 	bl	80021c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40000800 	.word	0x40000800

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a48:	b672      	cpsid	i
}
 8001a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <Error_Handler+0x8>

08001a50 <calculate_crc>:
	SHT3X_COMMAND_MEASURE_HIGHREP_10HZ = 0x2737,
	SHT3X_COMMAND_MEASURE_LOWREP_10HZ = 0x272A
} sht3x_command_t;

static uint8_t calculate_crc(const uint8_t *data, size_t length)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
	uint8_t crc = 0xff;
 8001a5a:	23ff      	movs	r3, #255	@ 0xff
 8001a5c:	75fb      	strb	r3, [r7, #23]
	for (size_t i = 0; i < length; i++) {
 8001a5e:	2300      	movs	r3, #0
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	e020      	b.n	8001aa6 <calculate_crc+0x56>
		crc ^= data[i];
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4413      	add	r3, r2
 8001a6a:	781a      	ldrb	r2, [r3, #0]
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
 8001a6e:	4053      	eors	r3, r2
 8001a70:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
 8001a76:	e010      	b.n	8001a9a <calculate_crc+0x4a>
			if ((crc & 0x80u) != 0) {
 8001a78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	da06      	bge.n	8001a8e <calculate_crc+0x3e>
				crc = (uint8_t)((uint8_t)(crc << 1u) ^ 0x31u);
 8001a80:	7dfb      	ldrb	r3, [r7, #23]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001a8a:	75fb      	strb	r3, [r7, #23]
 8001a8c:	e002      	b.n	8001a94 <calculate_crc+0x44>
			} else {
				crc <<= 1u;
 8001a8e:	7dfb      	ldrb	r3, [r7, #23]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	75fb      	strb	r3, [r7, #23]
		for (size_t j = 0; j < 8; j++) {
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3301      	adds	r3, #1
 8001a98:	60fb      	str	r3, [r7, #12]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b07      	cmp	r3, #7
 8001a9e:	d9eb      	bls.n	8001a78 <calculate_crc+0x28>
	for (size_t i = 0; i < length; i++) {
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	613b      	str	r3, [r7, #16]
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	d3da      	bcc.n	8001a64 <calculate_crc+0x14>
			}
		}
	}
	return crc;
 8001aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	371c      	adds	r7, #28
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bc80      	pop	{r7}
 8001ab8:	4770      	bx	lr

08001aba <sht3x_send_command>:

static bool sht3x_send_command(sht3x_handle_t *handle, sht3x_command_t command)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b086      	sub	sp, #24
 8001abe:	af02      	add	r7, sp, #8
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	807b      	strh	r3, [r7, #2]
	uint8_t command_buffer[2] = {(command & 0xff00u) >> 8u, command & 0xffu};
 8001ac6:	887b      	ldrh	r3, [r7, #2]
 8001ac8:	0a1b      	lsrs	r3, r3, #8
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	733b      	strb	r3, [r7, #12]
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	737b      	strb	r3, [r7, #13]

	if (HAL_I2C_Master_Transmit(handle->i2c_handle, handle->device_address << 1u, command_buffer, sizeof(command_buffer),
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	889b      	ldrh	r3, [r3, #4]
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	b299      	uxth	r1, r3
 8001ae2:	f107 020c 	add.w	r2, r7, #12
 8001ae6:	231e      	movs	r3, #30
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2302      	movs	r3, #2
 8001aec:	f001 fc5c 	bl	80033a8 <HAL_I2C_Master_Transmit>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <sht3x_send_command+0x40>
	                            SHT3X_I2C_TIMEOUT) != HAL_OK) {
		return false;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e000      	b.n	8001afc <sht3x_send_command+0x42>
	}

	return true;
 8001afa:	2301      	movs	r3, #1
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <uint8_to_uint16>:

static uint16_t uint8_to_uint16(uint8_t msb, uint8_t lsb)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71bb      	strb	r3, [r7, #6]
	return (uint16_t)((uint16_t)msb << 8u) | lsb;
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	021b      	lsls	r3, r3, #8
 8001b1a:	b29a      	uxth	r2, r3
 8001b1c:	79bb      	ldrb	r3, [r7, #6]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	4313      	orrs	r3, r2
 8001b22:	b29b      	uxth	r3, r3
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bc80      	pop	{r7}
 8001b2c:	4770      	bx	lr
	...

08001b30 <sht3x_read_temperature_and_humidity>:

	return true;
}

bool sht3x_read_temperature_and_humidity(sht3x_handle_t *handle, float *temperature, float *humidity)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	@ 0x28
 8001b34:	af02      	add	r7, sp, #8
 8001b36:	60f8      	str	r0, [r7, #12]
 8001b38:	60b9      	str	r1, [r7, #8]
 8001b3a:	607a      	str	r2, [r7, #4]
	sht3x_send_command(handle, SHT3X_COMMAND_MEASURE_HIGHREP_STRETCH);
 8001b3c:	f642 4106 	movw	r1, #11270	@ 0x2c06
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f7ff ffba 	bl	8001aba <sht3x_send_command>

	HAL_Delay(20);
 8001b46:	2014      	movs	r0, #20
 8001b48:	f000 fb58 	bl	80021fc <HAL_Delay>

	uint8_t buffer[6];
	if (HAL_I2C_Master_Receive(handle->i2c_handle, handle->device_address << 1u, buffer, sizeof(buffer), SHT3X_I2C_TIMEOUT) != HAL_OK) {
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6818      	ldr	r0, [r3, #0]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	889b      	ldrh	r3, [r3, #4]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	b299      	uxth	r1, r3
 8001b58:	f107 0214 	add.w	r2, r7, #20
 8001b5c:	231e      	movs	r3, #30
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	2306      	movs	r3, #6
 8001b62:	f001 fd1f 	bl	80035a4 <HAL_I2C_Master_Receive>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <sht3x_read_temperature_and_humidity+0x40>
		return false;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	e054      	b.n	8001c1a <sht3x_read_temperature_and_humidity+0xea>
	}

	uint8_t temperature_crc = calculate_crc(buffer, 2);
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	2102      	movs	r1, #2
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff ff6a 	bl	8001a50 <calculate_crc>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	77fb      	strb	r3, [r7, #31]
	uint8_t humidity_crc = calculate_crc(buffer + 3, 2);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	3303      	adds	r3, #3
 8001b86:	2102      	movs	r1, #2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff ff61 	bl	8001a50 <calculate_crc>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	77bb      	strb	r3, [r7, #30]
	if (temperature_crc != buffer[2] || humidity_crc != buffer[5]) {
 8001b92:	7dbb      	ldrb	r3, [r7, #22]
 8001b94:	7ffa      	ldrb	r2, [r7, #31]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d103      	bne.n	8001ba2 <sht3x_read_temperature_and_humidity+0x72>
 8001b9a:	7e7b      	ldrb	r3, [r7, #25]
 8001b9c:	7fba      	ldrb	r2, [r7, #30]
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d001      	beq.n	8001ba6 <sht3x_read_temperature_and_humidity+0x76>
		return false;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e039      	b.n	8001c1a <sht3x_read_temperature_and_humidity+0xea>
	}

	uint16_t temperature_raw = uint8_to_uint16(buffer[0], buffer[1]);
 8001ba6:	7d3b      	ldrb	r3, [r7, #20]
 8001ba8:	7d7a      	ldrb	r2, [r7, #21]
 8001baa:	4611      	mov	r1, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff ffa9 	bl	8001b04 <uint8_to_uint16>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	83bb      	strh	r3, [r7, #28]
	uint16_t humidity_raw = uint8_to_uint16(buffer[3], buffer[4]);
 8001bb6:	7dfb      	ldrb	r3, [r7, #23]
 8001bb8:	7e3a      	ldrb	r2, [r7, #24]
 8001bba:	4611      	mov	r1, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff ffa1 	bl	8001b04 <uint8_to_uint16>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	837b      	strh	r3, [r7, #26]

	*temperature = -45.0f + 175.0f * (float)temperature_raw / 65535.0f;
 8001bc6:	8bbb      	ldrh	r3, [r7, #28]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff f883 	bl	8000cd4 <__aeabi_ui2f>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4914      	ldr	r1, [pc, #80]	@ (8001c24 <sht3x_read_temperature_and_humidity+0xf4>)
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff f8d6 	bl	8000d84 <__aeabi_fmul>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4913      	ldr	r1, [pc, #76]	@ (8001c28 <sht3x_read_temperature_and_humidity+0xf8>)
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7ff f985 	bl	8000eec <__aeabi_fdiv>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4911      	ldr	r1, [pc, #68]	@ (8001c2c <sht3x_read_temperature_and_humidity+0xfc>)
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7fe ffc2 	bl	8000b70 <__aeabi_fsub>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	601a      	str	r2, [r3, #0]
	*humidity = 100.0f * (float)humidity_raw / 65535.0f;
 8001bf4:	8b7b      	ldrh	r3, [r7, #26]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f86c 	bl	8000cd4 <__aeabi_ui2f>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	490c      	ldr	r1, [pc, #48]	@ (8001c30 <sht3x_read_temperature_and_humidity+0x100>)
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff f8bf 	bl	8000d84 <__aeabi_fmul>
 8001c06:	4603      	mov	r3, r0
 8001c08:	4907      	ldr	r1, [pc, #28]	@ (8001c28 <sht3x_read_temperature_and_humidity+0xf8>)
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff f96e 	bl	8000eec <__aeabi_fdiv>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	601a      	str	r2, [r3, #0]

	return true;
 8001c18:	2301      	movs	r3, #1
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	432f0000 	.word	0x432f0000
 8001c28:	477fff00 	.word	0x477fff00
 8001c2c:	42340000 	.word	0x42340000
 8001c30:	42c80000 	.word	0x42c80000

08001c34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c3a:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c3c:	699b      	ldr	r3, [r3, #24]
 8001c3e:	4a17      	ldr	r2, [pc, #92]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c40:	f043 0301 	orr.w	r3, r3, #1
 8001c44:	6193      	str	r3, [r2, #24]
 8001c46:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	60bb      	str	r3, [r7, #8]
 8001c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c52:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c54:	69db      	ldr	r3, [r3, #28]
 8001c56:	4a11      	ldr	r2, [pc, #68]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c5c:	61d3      	str	r3, [r2, #28]
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c9c <HAL_MspInit+0x68>)
 8001c60:	69db      	ldr	r3, [r3, #28]
 8001c62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	210f      	movs	r1, #15
 8001c6e:	f06f 0001 	mvn.w	r0, #1
 8001c72:	f000 fff4 	bl	8002c5e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c76:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca0 <HAL_MspInit+0x6c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c8a:	60fb      	str	r3, [r7, #12]
 8001c8c:	4a04      	ldr	r2, [pc, #16]	@ (8001ca0 <HAL_MspInit+0x6c>)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40010000 	.word	0x40010000

08001ca4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 0310 	add.w	r3, r7, #16
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a14      	ldr	r2, [pc, #80]	@ (8001d10 <HAL_ADC_MspInit+0x6c>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d121      	bne.n	8001d08 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cc4:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001cca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cce:	6193      	str	r3, [r2, #24]
 8001cd0:	4b10      	ldr	r3, [pc, #64]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001cd2:	699b      	ldr	r3, [r3, #24]
 8001cd4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001ce2:	f043 0304 	orr.w	r3, r3, #4
 8001ce6:	6193      	str	r3, [r2, #24]
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8001d14 <HAL_ADC_MspInit+0x70>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfc:	f107 0310 	add.w	r3, r7, #16
 8001d00:	4619      	mov	r1, r3
 8001d02:	4805      	ldr	r0, [pc, #20]	@ (8001d18 <HAL_ADC_MspInit+0x74>)
 8001d04:	f001 f888 	bl	8002e18 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d08:	bf00      	nop
 8001d0a:	3720      	adds	r7, #32
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40012400 	.word	0x40012400
 8001d14:	40021000 	.word	0x40021000
 8001d18:	40010800 	.word	0x40010800

08001d1c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b08a      	sub	sp, #40	@ 0x28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	f107 0318 	add.w	r3, r7, #24
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a2b      	ldr	r2, [pc, #172]	@ (8001de4 <HAL_I2C_MspInit+0xc8>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d124      	bne.n	8001d86 <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	4a29      	ldr	r2, [pc, #164]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d42:	f043 0308 	orr.w	r3, r3, #8
 8001d46:	6193      	str	r3, [r2, #24]
 8001d48:	4b27      	ldr	r3, [pc, #156]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	f003 0308 	and.w	r3, r3, #8
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d54:	23c0      	movs	r3, #192	@ 0xc0
 8001d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d58:	2312      	movs	r3, #18
 8001d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d60:	f107 0318 	add.w	r3, r7, #24
 8001d64:	4619      	mov	r1, r3
 8001d66:	4821      	ldr	r0, [pc, #132]	@ (8001dec <HAL_I2C_MspInit+0xd0>)
 8001d68:	f001 f856 	bl	8002e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	4a1d      	ldr	r2, [pc, #116]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d76:	61d3      	str	r3, [r2, #28]
 8001d78:	4b1b      	ldr	r3, [pc, #108]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d7a:	69db      	ldr	r3, [r3, #28]
 8001d7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d80:	613b      	str	r3, [r7, #16]
 8001d82:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001d84:	e029      	b.n	8001dda <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a19      	ldr	r2, [pc, #100]	@ (8001df0 <HAL_I2C_MspInit+0xd4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d124      	bne.n	8001dda <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d90:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	4a14      	ldr	r2, [pc, #80]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d96:	f043 0308 	orr.w	r3, r3, #8
 8001d9a:	6193      	str	r3, [r2, #24]
 8001d9c:	4b12      	ldr	r3, [pc, #72]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001da8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001dac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dae:	2312      	movs	r3, #18
 8001db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db6:	f107 0318 	add.w	r3, r7, #24
 8001dba:	4619      	mov	r1, r3
 8001dbc:	480b      	ldr	r0, [pc, #44]	@ (8001dec <HAL_I2C_MspInit+0xd0>)
 8001dbe:	f001 f82b 	bl	8002e18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	4a08      	ldr	r2, [pc, #32]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001dc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001dcc:	61d3      	str	r3, [r2, #28]
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_I2C_MspInit+0xcc>)
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
}
 8001dda:	bf00      	nop
 8001ddc:	3728      	adds	r7, #40	@ 0x28
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	40005400 	.word	0x40005400
 8001de8:	40021000 	.word	0x40021000
 8001dec:	40010c00 	.word	0x40010c00
 8001df0:	40005800 	.word	0x40005800

08001df4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a20      	ldr	r2, [pc, #128]	@ (8001e90 <HAL_UART_MspInit+0x9c>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d139      	bne.n	8001e88 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e14:	4b1f      	ldr	r3, [pc, #124]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a1e      	ldr	r2, [pc, #120]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e28:	60fb      	str	r3, [r7, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	4a18      	ldr	r2, [pc, #96]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e32:	f043 0304 	orr.w	r3, r3, #4
 8001e36:	6193      	str	r3, [r2, #24]
 8001e38:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <HAL_UART_MspInit+0xa0>)
 8001e3a:	699b      	ldr	r3, [r3, #24]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 0310 	add.w	r3, r7, #16
 8001e56:	4619      	mov	r1, r3
 8001e58:	480f      	ldr	r0, [pc, #60]	@ (8001e98 <HAL_UART_MspInit+0xa4>)
 8001e5a:	f000 ffdd 	bl	8002e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6c:	f107 0310 	add.w	r3, r7, #16
 8001e70:	4619      	mov	r1, r3
 8001e72:	4809      	ldr	r0, [pc, #36]	@ (8001e98 <HAL_UART_MspInit+0xa4>)
 8001e74:	f000 ffd0 	bl	8002e18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2105      	movs	r1, #5
 8001e7c:	2025      	movs	r0, #37	@ 0x25
 8001e7e:	f000 feee 	bl	8002c5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e82:	2025      	movs	r0, #37	@ 0x25
 8001e84:	f000 ff07 	bl	8002c96 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001e88:	bf00      	nop
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40013800 	.word	0x40013800
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40010800 	.word	0x40010800

08001e9c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08e      	sub	sp, #56	@ 0x38
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001eac:	2300      	movs	r3, #0
 8001eae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001eb2:	4b34      	ldr	r3, [pc, #208]	@ (8001f84 <HAL_InitTick+0xe8>)
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	4a33      	ldr	r2, [pc, #204]	@ (8001f84 <HAL_InitTick+0xe8>)
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	61d3      	str	r3, [r2, #28]
 8001ebe:	4b31      	ldr	r3, [pc, #196]	@ (8001f84 <HAL_InitTick+0xe8>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001eca:	f107 0210 	add.w	r2, r7, #16
 8001ece:	f107 0314 	add.w	r3, r7, #20
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f002 fd65 	bl	80049a4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001eda:	6a3b      	ldr	r3, [r7, #32]
 8001edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d103      	bne.n	8001eec <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ee4:	f002 fd36 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8001ee8:	6378      	str	r0, [r7, #52]	@ 0x34
 8001eea:	e004      	b.n	8001ef6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001eec:	f002 fd32 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ef8:	4a23      	ldr	r2, [pc, #140]	@ (8001f88 <HAL_InitTick+0xec>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9b      	lsrs	r3, r3, #18
 8001f00:	3b01      	subs	r3, #1
 8001f02:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001f04:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f06:	4a22      	ldr	r2, [pc, #136]	@ (8001f90 <HAL_InitTick+0xf4>)
 8001f08:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001f0a:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f0c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f10:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001f12:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f16:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001f18:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f24:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001f2a:	4818      	ldr	r0, [pc, #96]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f2c:	f002 fef4 	bl	8004d18 <HAL_TIM_Base_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f36:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d11b      	bne.n	8001f76 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001f3e:	4813      	ldr	r0, [pc, #76]	@ (8001f8c <HAL_InitTick+0xf0>)
 8001f40:	f002 ff42 	bl	8004dc8 <HAL_TIM_Base_Start_IT>
 8001f44:	4603      	mov	r3, r0
 8001f46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f4a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d111      	bne.n	8001f76 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f52:	201e      	movs	r0, #30
 8001f54:	f000 fe9f 	bl	8002c96 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b0f      	cmp	r3, #15
 8001f5c:	d808      	bhi.n	8001f70 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	6879      	ldr	r1, [r7, #4]
 8001f62:	201e      	movs	r0, #30
 8001f64:	f000 fe7b 	bl	8002c5e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f68:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <HAL_InitTick+0xf8>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	e002      	b.n	8001f76 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f76:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3738      	adds	r7, #56	@ 0x38
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000
 8001f88:	431bde83 	.word	0x431bde83
 8001f8c:	20000380 	.word	0x20000380
 8001f90:	40000800 	.word	0x40000800
 8001f94:	2000000c 	.word	0x2000000c

08001f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <NMI_Handler+0x4>

08001fa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <HardFault_Handler+0x4>

08001fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <MemManage_Handler+0x4>

08001fb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <BusFault_Handler+0x4>

08001fb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <UsageFault_Handler+0x4>

08001fc0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fd0:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <TIM4_IRQHandler+0x10>)
 8001fd2:	f002 ff4b 	bl	8004e6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000380 	.word	0x20000380

08001fe0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <USART1_IRQHandler+0x10>)
 8001fe6:	f003 f9d5 	bl	8005394 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200002d4 	.word	0x200002d4

08001ff4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return 1;
 8001ff8:	2301      	movs	r3, #1
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr

08002002 <_kill>:

int _kill(int pid, int sig)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
 800200a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800200c:	f008 fe36 	bl	800ac7c <__errno>
 8002010:	4603      	mov	r3, r0
 8002012:	2216      	movs	r2, #22
 8002014:	601a      	str	r2, [r3, #0]
  return -1;
 8002016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201a:	4618      	mov	r0, r3
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_exit>:

void _exit (int status)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800202a:	f04f 31ff 	mov.w	r1, #4294967295
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ffe7 	bl	8002002 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <_exit+0x12>

08002038 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	2300      	movs	r3, #0
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	e00a      	b.n	8002060 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800204a:	f3af 8000 	nop.w
 800204e:	4601      	mov	r1, r0
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	1c5a      	adds	r2, r3, #1
 8002054:	60ba      	str	r2, [r7, #8]
 8002056:	b2ca      	uxtb	r2, r1
 8002058:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	3301      	adds	r3, #1
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	429a      	cmp	r2, r3
 8002066:	dbf0      	blt.n	800204a <_read+0x12>
  }

  return len;
 8002068:	687b      	ldr	r3, [r7, #4]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002072:	b480      	push	{r7}
 8002074:	b083      	sub	sp, #12
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800207e:	4618      	mov	r0, r3
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002098:	605a      	str	r2, [r3, #4]
  return 0;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr

080020a6 <_isatty>:

int _isatty(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ae:	2301      	movs	r3, #1
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr

080020ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
	...

080020d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020dc:	4a14      	ldr	r2, [pc, #80]	@ (8002130 <_sbrk+0x5c>)
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <_sbrk+0x60>)
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <_sbrk+0x64>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <_sbrk+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	429a      	cmp	r2, r3
 8002102:	d207      	bcs.n	8002114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002104:	f008 fdba 	bl	800ac7c <__errno>
 8002108:	4603      	mov	r3, r0
 800210a:	220c      	movs	r2, #12
 800210c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e009      	b.n	8002128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <_sbrk+0x64>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <_sbrk+0x64>)
 8002124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20005000 	.word	0x20005000
 8002134:	00000400 	.word	0x00000400
 8002138:	200003c8 	.word	0x200003c8
 800213c:	20003a70 	.word	0x20003a70

08002140 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	bc80      	pop	{r7}
 800214a:	4770      	bx	lr

0800214c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800214c:	f7ff fff8 	bl	8002140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002150:	480b      	ldr	r0, [pc, #44]	@ (8002180 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002152:	490c      	ldr	r1, [pc, #48]	@ (8002184 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002154:	4a0c      	ldr	r2, [pc, #48]	@ (8002188 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002156:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002158:	e002      	b.n	8002160 <LoopCopyDataInit>

0800215a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800215a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800215c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800215e:	3304      	adds	r3, #4

08002160 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002160:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002162:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002164:	d3f9      	bcc.n	800215a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002166:	4a09      	ldr	r2, [pc, #36]	@ (800218c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002168:	4c09      	ldr	r4, [pc, #36]	@ (8002190 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800216a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800216c:	e001      	b.n	8002172 <LoopFillZerobss>

0800216e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800216e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002170:	3204      	adds	r2, #4

08002172 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002172:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002174:	d3fb      	bcc.n	800216e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002176:	f008 fd87 	bl	800ac88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800217a:	f7ff f8bd 	bl	80012f8 <main>
  bx lr
 800217e:	4770      	bx	lr
  ldr r0, =_sdata
 8002180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002184:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002188:	0800f144 	.word	0x0800f144
  ldr r2, =_sbss
 800218c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002190:	20003a6c 	.word	0x20003a6c

08002194 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002194:	e7fe      	b.n	8002194 <ADC1_2_IRQHandler>
	...

08002198 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <HAL_Init+0x28>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a07      	ldr	r2, [pc, #28]	@ (80021c0 <HAL_Init+0x28>)
 80021a2:	f043 0310 	orr.w	r3, r3, #16
 80021a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a8:	2003      	movs	r0, #3
 80021aa:	f000 fd4d 	bl	8002c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021ae:	200f      	movs	r0, #15
 80021b0:	f7ff fe74 	bl	8001e9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021b4:	f7ff fd3e 	bl	8001c34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	40022000 	.word	0x40022000

080021c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c8:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <HAL_IncTick+0x1c>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <HAL_IncTick+0x20>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4413      	add	r3, r2
 80021d4:	4a03      	ldr	r2, [pc, #12]	@ (80021e4 <HAL_IncTick+0x20>)
 80021d6:	6013      	str	r3, [r2, #0]
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	20000010 	.word	0x20000010
 80021e4:	200003cc 	.word	0x200003cc

080021e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  return uwTick;
 80021ec:	4b02      	ldr	r3, [pc, #8]	@ (80021f8 <HAL_GetTick+0x10>)
 80021ee:	681b      	ldr	r3, [r3, #0]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bc80      	pop	{r7}
 80021f6:	4770      	bx	lr
 80021f8:	200003cc 	.word	0x200003cc

080021fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff fff0 	bl	80021e8 <HAL_GetTick>
 8002208:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d005      	beq.n	8002222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_Delay+0x44>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002222:	bf00      	nop
 8002224:	f7ff ffe0 	bl	80021e8 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	429a      	cmp	r2, r3
 8002232:	d8f7      	bhi.n	8002224 <HAL_Delay+0x28>
  {
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000010 	.word	0x20000010

08002244 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800224c:	2300      	movs	r3, #0
 800224e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e0be      	b.n	80023e4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff fd0e 	bl	8001ca4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 fbf1 	bl	8002a70 <ADC_ConversionStop_Disable>
 800228e:	4603      	mov	r3, r0
 8002290:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002296:	f003 0310 	and.w	r3, r3, #16
 800229a:	2b00      	cmp	r3, #0
 800229c:	f040 8099 	bne.w	80023d2 <HAL_ADC_Init+0x18e>
 80022a0:	7dfb      	ldrb	r3, [r7, #23]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f040 8095 	bne.w	80023d2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80022b0:	f023 0302 	bic.w	r3, r3, #2
 80022b4:	f043 0202 	orr.w	r2, r3, #2
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022c4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	7b1b      	ldrb	r3, [r3, #12]
 80022ca:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80022cc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022dc:	d003      	beq.n	80022e6 <HAL_ADC_Init+0xa2>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d102      	bne.n	80022ec <HAL_ADC_Init+0xa8>
 80022e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022ea:	e000      	b.n	80022ee <HAL_ADC_Init+0xaa>
 80022ec:	2300      	movs	r3, #0
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	7d1b      	ldrb	r3, [r3, #20]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d119      	bne.n	8002330 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7b1b      	ldrb	r3, [r3, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d109      	bne.n	8002318 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	3b01      	subs	r3, #1
 800230a:	035a      	lsls	r2, r3, #13
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002314:	613b      	str	r3, [r7, #16]
 8002316:	e00b      	b.n	8002330 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231c:	f043 0220 	orr.w	r2, r3, #32
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002328:	f043 0201 	orr.w	r2, r3, #1
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	430a      	orrs	r2, r1
 8002342:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	4b28      	ldr	r3, [pc, #160]	@ (80023ec <HAL_ADC_Init+0x1a8>)
 800234c:	4013      	ands	r3, r2
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	68b9      	ldr	r1, [r7, #8]
 8002354:	430b      	orrs	r3, r1
 8002356:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002360:	d003      	beq.n	800236a <HAL_ADC_Init+0x126>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d104      	bne.n	8002374 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	3b01      	subs	r3, #1
 8002370:	051b      	lsls	r3, r3, #20
 8002372:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	430a      	orrs	r2, r1
 8002386:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	4b18      	ldr	r3, [pc, #96]	@ (80023f0 <HAL_ADC_Init+0x1ac>)
 8002390:	4013      	ands	r3, r2
 8002392:	68ba      	ldr	r2, [r7, #8]
 8002394:	429a      	cmp	r2, r3
 8002396:	d10b      	bne.n	80023b0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f023 0303 	bic.w	r3, r3, #3
 80023a6:	f043 0201 	orr.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023ae:	e018      	b.n	80023e2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b4:	f023 0312 	bic.w	r3, r3, #18
 80023b8:	f043 0210 	orr.w	r2, r3, #16
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c4:	f043 0201 	orr.w	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80023d0:	e007      	b.n	80023e2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d6:	f043 0210 	orr.w	r2, r3, #16
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80023e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	ffe1f7fd 	.word	0xffe1f7fd
 80023f0:	ff1f0efe 	.word	0xff1f0efe

080023f4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023fc:	2300      	movs	r3, #0
 80023fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_ADC_Start+0x1a>
 800240a:	2302      	movs	r3, #2
 800240c:	e098      	b.n	8002540 <HAL_ADC_Start+0x14c>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 fad0 	bl	80029bc <ADC_Enable>
 800241c:	4603      	mov	r3, r0
 800241e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002420:	7bfb      	ldrb	r3, [r7, #15]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f040 8087 	bne.w	8002536 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002430:	f023 0301 	bic.w	r3, r3, #1
 8002434:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a41      	ldr	r2, [pc, #260]	@ (8002548 <HAL_ADC_Start+0x154>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d105      	bne.n	8002452 <HAL_ADC_Start+0x5e>
 8002446:	4b41      	ldr	r3, [pc, #260]	@ (800254c <HAL_ADC_Start+0x158>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d115      	bne.n	800247e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002468:	2b00      	cmp	r3, #0
 800246a:	d026      	beq.n	80024ba <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002474:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800247c:	e01d      	b.n	80024ba <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002482:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a2f      	ldr	r2, [pc, #188]	@ (800254c <HAL_ADC_Start+0x158>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d004      	beq.n	800249e <HAL_ADC_Start+0xaa>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a2b      	ldr	r2, [pc, #172]	@ (8002548 <HAL_ADC_Start+0x154>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d10d      	bne.n	80024ba <HAL_ADC_Start+0xc6>
 800249e:	4b2b      	ldr	r3, [pc, #172]	@ (800254c <HAL_ADC_Start+0x158>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80024b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d006      	beq.n	80024d4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ca:	f023 0206 	bic.w	r2, r3, #6
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024d2:	e002      	b.n	80024da <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f06f 0202 	mvn.w	r2, #2
 80024ea:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80024f6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024fa:	d113      	bne.n	8002524 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002500:	4a11      	ldr	r2, [pc, #68]	@ (8002548 <HAL_ADC_Start+0x154>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d105      	bne.n	8002512 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002506:	4b11      	ldr	r3, [pc, #68]	@ (800254c <HAL_ADC_Start+0x158>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800250e:	2b00      	cmp	r3, #0
 8002510:	d108      	bne.n	8002524 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	e00c      	b.n	800253e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	e003      	b.n	800253e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40012800 	.word	0x40012800
 800254c:	40012400 	.word	0x40012400

08002550 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b084      	sub	sp, #16
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002562:	2b01      	cmp	r3, #1
 8002564:	d101      	bne.n	800256a <HAL_ADC_Stop+0x1a>
 8002566:	2302      	movs	r3, #2
 8002568:	e01a      	b.n	80025a0 <HAL_ADC_Stop+0x50>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f000 fa7c 	bl	8002a70 <ADC_ConversionStop_Disable>
 8002578:	4603      	mov	r3, r0
 800257a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800257c:	7bfb      	ldrb	r3, [r7, #15]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d109      	bne.n	8002596 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002586:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800258a:	f023 0301 	bic.w	r3, r3, #1
 800258e:	f043 0201 	orr.w	r2, r3, #1
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800259e:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80025ba:	2300      	movs	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80025be:	f7ff fe13 	bl	80021e8 <HAL_GetTick>
 80025c2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00b      	beq.n	80025ea <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d6:	f043 0220 	orr.w	r2, r3, #32
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0d3      	b.n	8002792 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d131      	bne.n	800265c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002602:	2b00      	cmp	r3, #0
 8002604:	d12a      	bne.n	800265c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002606:	e021      	b.n	800264c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800260e:	d01d      	beq.n	800264c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <HAL_ADC_PollForConversion+0x7e>
 8002616:	f7ff fde7 	bl	80021e8 <HAL_GetTick>
 800261a:	4602      	mov	r2, r0
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d212      	bcs.n	800264c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10b      	bne.n	800264c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002638:	f043 0204 	orr.w	r2, r3, #4
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e0a2      	b.n	8002792 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0d6      	beq.n	8002608 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800265a:	e070      	b.n	800273e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800265c:	4b4f      	ldr	r3, [pc, #316]	@ (800279c <HAL_ADC_PollForConversion+0x1f4>)
 800265e:	681c      	ldr	r4, [r3, #0]
 8002660:	2002      	movs	r0, #2
 8002662:	f002 faa3 	bl	8004bac <HAL_RCCEx_GetPeriphCLKFreq>
 8002666:	4603      	mov	r3, r0
 8002668:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6919      	ldr	r1, [r3, #16]
 8002672:	4b4b      	ldr	r3, [pc, #300]	@ (80027a0 <HAL_ADC_PollForConversion+0x1f8>)
 8002674:	400b      	ands	r3, r1
 8002676:	2b00      	cmp	r3, #0
 8002678:	d118      	bne.n	80026ac <HAL_ADC_PollForConversion+0x104>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	68d9      	ldr	r1, [r3, #12]
 8002680:	4b48      	ldr	r3, [pc, #288]	@ (80027a4 <HAL_ADC_PollForConversion+0x1fc>)
 8002682:	400b      	ands	r3, r1
 8002684:	2b00      	cmp	r3, #0
 8002686:	d111      	bne.n	80026ac <HAL_ADC_PollForConversion+0x104>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6919      	ldr	r1, [r3, #16]
 800268e:	4b46      	ldr	r3, [pc, #280]	@ (80027a8 <HAL_ADC_PollForConversion+0x200>)
 8002690:	400b      	ands	r3, r1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d108      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x100>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	68d9      	ldr	r1, [r3, #12]
 800269c:	4b43      	ldr	r3, [pc, #268]	@ (80027ac <HAL_ADC_PollForConversion+0x204>)
 800269e:	400b      	ands	r3, r1
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x100>
 80026a4:	2314      	movs	r3, #20
 80026a6:	e020      	b.n	80026ea <HAL_ADC_PollForConversion+0x142>
 80026a8:	2329      	movs	r3, #41	@ 0x29
 80026aa:	e01e      	b.n	80026ea <HAL_ADC_PollForConversion+0x142>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6919      	ldr	r1, [r3, #16]
 80026b2:	4b3d      	ldr	r3, [pc, #244]	@ (80027a8 <HAL_ADC_PollForConversion+0x200>)
 80026b4:	400b      	ands	r3, r1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d106      	bne.n	80026c8 <HAL_ADC_PollForConversion+0x120>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	68d9      	ldr	r1, [r3, #12]
 80026c0:	4b3a      	ldr	r3, [pc, #232]	@ (80027ac <HAL_ADC_PollForConversion+0x204>)
 80026c2:	400b      	ands	r3, r1
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00d      	beq.n	80026e4 <HAL_ADC_PollForConversion+0x13c>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6919      	ldr	r1, [r3, #16]
 80026ce:	4b38      	ldr	r3, [pc, #224]	@ (80027b0 <HAL_ADC_PollForConversion+0x208>)
 80026d0:	400b      	ands	r3, r1
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d108      	bne.n	80026e8 <HAL_ADC_PollForConversion+0x140>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68d9      	ldr	r1, [r3, #12]
 80026dc:	4b34      	ldr	r3, [pc, #208]	@ (80027b0 <HAL_ADC_PollForConversion+0x208>)
 80026de:	400b      	ands	r3, r1
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_ADC_PollForConversion+0x140>
 80026e4:	2354      	movs	r3, #84	@ 0x54
 80026e6:	e000      	b.n	80026ea <HAL_ADC_PollForConversion+0x142>
 80026e8:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80026ea:	fb02 f303 	mul.w	r3, r2, r3
 80026ee:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80026f0:	e021      	b.n	8002736 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d01a      	beq.n	8002730 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d007      	beq.n	8002710 <HAL_ADC_PollForConversion+0x168>
 8002700:	f7ff fd72 	bl	80021e8 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	683a      	ldr	r2, [r7, #0]
 800270c:	429a      	cmp	r2, r3
 800270e:	d20f      	bcs.n	8002730 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	429a      	cmp	r2, r3
 8002716:	d90b      	bls.n	8002730 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800271c:	f043 0204 	orr.w	r2, r3, #4
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e030      	b.n	8002792 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	3301      	adds	r3, #1
 8002734:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	693a      	ldr	r2, [r7, #16]
 800273a:	429a      	cmp	r2, r3
 800273c:	d8d9      	bhi.n	80026f2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f06f 0212 	mvn.w	r2, #18
 8002746:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689b      	ldr	r3, [r3, #8]
 800275a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800275e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002762:	d115      	bne.n	8002790 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002768:	2b00      	cmp	r3, #0
 800276a:	d111      	bne.n	8002790 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800277c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d105      	bne.n	8002790 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002788:	f043 0201 	orr.w	r2, r3, #1
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	371c      	adds	r7, #28
 8002796:	46bd      	mov	sp, r7
 8002798:	bd90      	pop	{r4, r7, pc}
 800279a:	bf00      	nop
 800279c:	20000008 	.word	0x20000008
 80027a0:	24924924 	.word	0x24924924
 80027a4:	00924924 	.word	0x00924924
 80027a8:	12492492 	.word	0x12492492
 80027ac:	00492492 	.word	0x00492492
 80027b0:	00249249 	.word	0x00249249

080027b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80027da:	2300      	movs	r3, #0
 80027dc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d101      	bne.n	80027ec <HAL_ADC_ConfigChannel+0x20>
 80027e8:	2302      	movs	r3, #2
 80027ea:	e0dc      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x1da>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b06      	cmp	r3, #6
 80027fa:	d81c      	bhi.n	8002836 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	3b05      	subs	r3, #5
 800280e:	221f      	movs	r2, #31
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	4019      	ands	r1, r3
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	6818      	ldr	r0, [r3, #0]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	3b05      	subs	r3, #5
 8002828:	fa00 f203 	lsl.w	r2, r0, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	635a      	str	r2, [r3, #52]	@ 0x34
 8002834:	e03c      	b.n	80028b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2b0c      	cmp	r3, #12
 800283c:	d81c      	bhi.n	8002878 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	4413      	add	r3, r2
 800284e:	3b23      	subs	r3, #35	@ 0x23
 8002850:	221f      	movs	r2, #31
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	4019      	ands	r1, r3
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	6818      	ldr	r0, [r3, #0]
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	3b23      	subs	r3, #35	@ 0x23
 800286a:	fa00 f203 	lsl.w	r2, r0, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	631a      	str	r2, [r3, #48]	@ 0x30
 8002876:	e01b      	b.n	80028b0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	3b41      	subs	r3, #65	@ 0x41
 800288a:	221f      	movs	r2, #31
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	4019      	ands	r1, r3
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	4613      	mov	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	3b41      	subs	r3, #65	@ 0x41
 80028a4:	fa00 f203 	lsl.w	r2, r0, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2b09      	cmp	r3, #9
 80028b6:	d91c      	bls.n	80028f2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68d9      	ldr	r1, [r3, #12]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4613      	mov	r3, r2
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	4413      	add	r3, r2
 80028c8:	3b1e      	subs	r3, #30
 80028ca:	2207      	movs	r2, #7
 80028cc:	fa02 f303 	lsl.w	r3, r2, r3
 80028d0:	43db      	mvns	r3, r3
 80028d2:	4019      	ands	r1, r3
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	6898      	ldr	r0, [r3, #8]
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4613      	mov	r3, r2
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	4413      	add	r3, r2
 80028e2:	3b1e      	subs	r3, #30
 80028e4:	fa00 f203 	lsl.w	r2, r0, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	60da      	str	r2, [r3, #12]
 80028f0:	e019      	b.n	8002926 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6919      	ldr	r1, [r3, #16]
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	4613      	mov	r3, r2
 80028fe:	005b      	lsls	r3, r3, #1
 8002900:	4413      	add	r3, r2
 8002902:	2207      	movs	r2, #7
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	43db      	mvns	r3, r3
 800290a:	4019      	ands	r1, r3
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	6898      	ldr	r0, [r3, #8]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2b10      	cmp	r3, #16
 800292c:	d003      	beq.n	8002936 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002932:	2b11      	cmp	r3, #17
 8002934:	d132      	bne.n	800299c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a1d      	ldr	r2, [pc, #116]	@ (80029b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d125      	bne.n	800298c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d126      	bne.n	800299c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	689a      	ldr	r2, [r3, #8]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800295c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b10      	cmp	r3, #16
 8002964:	d11a      	bne.n	800299c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002966:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a13      	ldr	r2, [pc, #76]	@ (80029b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800296c:	fba2 2303 	umull	r2, r3, r2, r3
 8002970:	0c9a      	lsrs	r2, r3, #18
 8002972:	4613      	mov	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800297c:	e002      	b.n	8002984 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	3b01      	subs	r3, #1
 8002982:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f9      	bne.n	800297e <HAL_ADC_ConfigChannel+0x1b2>
 800298a:	e007      	b.n	800299c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002990:	f043 0220 	orr.w	r2, r3, #32
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3714      	adds	r7, #20
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	40012400 	.word	0x40012400
 80029b4:	20000008 	.word	0x20000008
 80029b8:	431bde83 	.word	0x431bde83

080029bc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d040      	beq.n	8002a5c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0201 	orr.w	r2, r2, #1
 80029e8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002a68 <ADC_Enable+0xac>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a1f      	ldr	r2, [pc, #124]	@ (8002a6c <ADC_Enable+0xb0>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	0c9b      	lsrs	r3, r3, #18
 80029f6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80029f8:	e002      	b.n	8002a00 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	3b01      	subs	r3, #1
 80029fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f9      	bne.n	80029fa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a06:	f7ff fbef 	bl	80021e8 <HAL_GetTick>
 8002a0a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a0c:	e01f      	b.n	8002a4e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a0e:	f7ff fbeb 	bl	80021e8 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d918      	bls.n	8002a4e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d011      	beq.n	8002a4e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a2e:	f043 0210 	orr.w	r2, r3, #16
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e007      	b.n	8002a5e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d1d8      	bne.n	8002a0e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a5c:	2300      	movs	r3, #0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000008 	.word	0x20000008
 8002a6c:	431bde83 	.word	0x431bde83

08002a70 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d12e      	bne.n	8002ae8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f022 0201 	bic.w	r2, r2, #1
 8002a98:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a9a:	f7ff fba5 	bl	80021e8 <HAL_GetTick>
 8002a9e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002aa0:	e01b      	b.n	8002ada <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002aa2:	f7ff fba1 	bl	80021e8 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d914      	bls.n	8002ada <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d10d      	bne.n	8002ada <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac2:	f043 0210 	orr.w	r2, r3, #16
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	f043 0201 	orr.w	r2, r3, #1
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e007      	b.n	8002aea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f003 0301 	and.w	r3, r3, #1
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d0dc      	beq.n	8002aa2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f003 0307 	and.w	r3, r3, #7
 8002b02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b04:	4b0c      	ldr	r3, [pc, #48]	@ (8002b38 <__NVIC_SetPriorityGrouping+0x44>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b10:	4013      	ands	r3, r2
 8002b12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b26:	4a04      	ldr	r2, [pc, #16]	@ (8002b38 <__NVIC_SetPriorityGrouping+0x44>)
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	60d3      	str	r3, [r2, #12]
}
 8002b2c:	bf00      	nop
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b40:	4b04      	ldr	r3, [pc, #16]	@ (8002b54 <__NVIC_GetPriorityGrouping+0x18>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	0a1b      	lsrs	r3, r3, #8
 8002b46:	f003 0307 	and.w	r3, r3, #7
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	db0b      	blt.n	8002b82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b6a:	79fb      	ldrb	r3, [r7, #7]
 8002b6c:	f003 021f 	and.w	r2, r3, #31
 8002b70:	4906      	ldr	r1, [pc, #24]	@ (8002b8c <__NVIC_EnableIRQ+0x34>)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	095b      	lsrs	r3, r3, #5
 8002b78:	2001      	movs	r0, #1
 8002b7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b82:	bf00      	nop
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100

08002b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	6039      	str	r1, [r7, #0]
 8002b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	db0a      	blt.n	8002bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	490c      	ldr	r1, [pc, #48]	@ (8002bdc <__NVIC_SetPriority+0x4c>)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	0112      	lsls	r2, r2, #4
 8002bb0:	b2d2      	uxtb	r2, r2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb8:	e00a      	b.n	8002bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	4908      	ldr	r1, [pc, #32]	@ (8002be0 <__NVIC_SetPriority+0x50>)
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	3b04      	subs	r3, #4
 8002bc8:	0112      	lsls	r2, r2, #4
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	440b      	add	r3, r1
 8002bce:	761a      	strb	r2, [r3, #24]
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	e000e100 	.word	0xe000e100
 8002be0:	e000ed00 	.word	0xe000ed00

08002be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	@ 0x24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f1c3 0307 	rsb	r3, r3, #7
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	bf28      	it	cs
 8002c02:	2304      	movcs	r3, #4
 8002c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	2b06      	cmp	r3, #6
 8002c0c:	d902      	bls.n	8002c14 <NVIC_EncodePriority+0x30>
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	3b03      	subs	r3, #3
 8002c12:	e000      	b.n	8002c16 <NVIC_EncodePriority+0x32>
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c18:	f04f 32ff 	mov.w	r2, #4294967295
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43da      	mvns	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	401a      	ands	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	fa01 f303 	lsl.w	r3, r1, r3
 8002c36:	43d9      	mvns	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	4313      	orrs	r3, r2
         );
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3724      	adds	r7, #36	@ 0x24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7ff ff4f 	bl	8002af4 <__NVIC_SetPriorityGrouping>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}

08002c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b086      	sub	sp, #24
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	4603      	mov	r3, r0
 8002c66:	60b9      	str	r1, [r7, #8]
 8002c68:	607a      	str	r2, [r7, #4]
 8002c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c70:	f7ff ff64 	bl	8002b3c <__NVIC_GetPriorityGrouping>
 8002c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	6978      	ldr	r0, [r7, #20]
 8002c7c:	f7ff ffb2 	bl	8002be4 <NVIC_EncodePriority>
 8002c80:	4602      	mov	r2, r0
 8002c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c86:	4611      	mov	r1, r2
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff81 	bl	8002b90 <__NVIC_SetPriority>
}
 8002c8e:	bf00      	nop
 8002c90:	3718      	adds	r7, #24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff57 	bl	8002b58 <__NVIC_EnableIRQ>
}
 8002caa:	bf00      	nop
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b085      	sub	sp, #20
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d008      	beq.n	8002cdc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2204      	movs	r2, #4
 8002cce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e020      	b.n	8002d1e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 020e 	bic.w	r2, r2, #14
 8002cea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d04:	2101      	movs	r1, #1
 8002d06:	fa01 f202 	lsl.w	r2, r1, r2
 8002d0a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d005      	beq.n	8002d4c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2204      	movs	r2, #4
 8002d44:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	73fb      	strb	r3, [r7, #15]
 8002d4a:	e051      	b.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 020e 	bic.w	r2, r2, #14
 8002d5a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 0201 	bic.w	r2, r2, #1
 8002d6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a22      	ldr	r2, [pc, #136]	@ (8002dfc <HAL_DMA_Abort_IT+0xd4>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d029      	beq.n	8002dca <HAL_DMA_Abort_IT+0xa2>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a21      	ldr	r2, [pc, #132]	@ (8002e00 <HAL_DMA_Abort_IT+0xd8>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d022      	beq.n	8002dc6 <HAL_DMA_Abort_IT+0x9e>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1f      	ldr	r2, [pc, #124]	@ (8002e04 <HAL_DMA_Abort_IT+0xdc>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d01a      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x98>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e08 <HAL_DMA_Abort_IT+0xe0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d012      	beq.n	8002dba <HAL_DMA_Abort_IT+0x92>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a1c      	ldr	r2, [pc, #112]	@ (8002e0c <HAL_DMA_Abort_IT+0xe4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d00a      	beq.n	8002db4 <HAL_DMA_Abort_IT+0x8c>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1b      	ldr	r2, [pc, #108]	@ (8002e10 <HAL_DMA_Abort_IT+0xe8>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d102      	bne.n	8002dae <HAL_DMA_Abort_IT+0x86>
 8002da8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002dac:	e00e      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002dae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002db2:	e00b      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002db8:	e008      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002dba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dbe:	e005      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002dc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dc4:	e002      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002dc6:	2310      	movs	r3, #16
 8002dc8:	e000      	b.n	8002dcc <HAL_DMA_Abort_IT+0xa4>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	4a11      	ldr	r2, [pc, #68]	@ (8002e14 <HAL_DMA_Abort_IT+0xec>)
 8002dce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	4798      	blx	r3
    } 
  }
  return status;
 8002df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40020008 	.word	0x40020008
 8002e00:	4002001c 	.word	0x4002001c
 8002e04:	40020030 	.word	0x40020030
 8002e08:	40020044 	.word	0x40020044
 8002e0c:	40020058 	.word	0x40020058
 8002e10:	4002006c 	.word	0x4002006c
 8002e14:	40020000 	.word	0x40020000

08002e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b08b      	sub	sp, #44	@ 0x2c
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e22:	2300      	movs	r3, #0
 8002e24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e26:	2300      	movs	r3, #0
 8002e28:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e2a:	e169      	b.n	8003100 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	fa02 f303 	lsl.w	r3, r2, r3
 8002e34:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	f040 8158 	bne.w	80030fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	4a9a      	ldr	r2, [pc, #616]	@ (80030b8 <HAL_GPIO_Init+0x2a0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d05e      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
 8002e54:	4a98      	ldr	r2, [pc, #608]	@ (80030b8 <HAL_GPIO_Init+0x2a0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d875      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e5a:	4a98      	ldr	r2, [pc, #608]	@ (80030bc <HAL_GPIO_Init+0x2a4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d058      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
 8002e60:	4a96      	ldr	r2, [pc, #600]	@ (80030bc <HAL_GPIO_Init+0x2a4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d86f      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e66:	4a96      	ldr	r2, [pc, #600]	@ (80030c0 <HAL_GPIO_Init+0x2a8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d052      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
 8002e6c:	4a94      	ldr	r2, [pc, #592]	@ (80030c0 <HAL_GPIO_Init+0x2a8>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d869      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e72:	4a94      	ldr	r2, [pc, #592]	@ (80030c4 <HAL_GPIO_Init+0x2ac>)
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d04c      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
 8002e78:	4a92      	ldr	r2, [pc, #584]	@ (80030c4 <HAL_GPIO_Init+0x2ac>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d863      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e7e:	4a92      	ldr	r2, [pc, #584]	@ (80030c8 <HAL_GPIO_Init+0x2b0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d046      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
 8002e84:	4a90      	ldr	r2, [pc, #576]	@ (80030c8 <HAL_GPIO_Init+0x2b0>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d85d      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e8a:	2b12      	cmp	r3, #18
 8002e8c:	d82a      	bhi.n	8002ee4 <HAL_GPIO_Init+0xcc>
 8002e8e:	2b12      	cmp	r3, #18
 8002e90:	d859      	bhi.n	8002f46 <HAL_GPIO_Init+0x12e>
 8002e92:	a201      	add	r2, pc, #4	@ (adr r2, 8002e98 <HAL_GPIO_Init+0x80>)
 8002e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e98:	08002f13 	.word	0x08002f13
 8002e9c:	08002eed 	.word	0x08002eed
 8002ea0:	08002eff 	.word	0x08002eff
 8002ea4:	08002f41 	.word	0x08002f41
 8002ea8:	08002f47 	.word	0x08002f47
 8002eac:	08002f47 	.word	0x08002f47
 8002eb0:	08002f47 	.word	0x08002f47
 8002eb4:	08002f47 	.word	0x08002f47
 8002eb8:	08002f47 	.word	0x08002f47
 8002ebc:	08002f47 	.word	0x08002f47
 8002ec0:	08002f47 	.word	0x08002f47
 8002ec4:	08002f47 	.word	0x08002f47
 8002ec8:	08002f47 	.word	0x08002f47
 8002ecc:	08002f47 	.word	0x08002f47
 8002ed0:	08002f47 	.word	0x08002f47
 8002ed4:	08002f47 	.word	0x08002f47
 8002ed8:	08002f47 	.word	0x08002f47
 8002edc:	08002ef5 	.word	0x08002ef5
 8002ee0:	08002f09 	.word	0x08002f09
 8002ee4:	4a79      	ldr	r2, [pc, #484]	@ (80030cc <HAL_GPIO_Init+0x2b4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d013      	beq.n	8002f12 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002eea:	e02c      	b.n	8002f46 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	623b      	str	r3, [r7, #32]
          break;
 8002ef2:	e029      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	3304      	adds	r3, #4
 8002efa:	623b      	str	r3, [r7, #32]
          break;
 8002efc:	e024      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	3308      	adds	r3, #8
 8002f04:	623b      	str	r3, [r7, #32]
          break;
 8002f06:	e01f      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	330c      	adds	r3, #12
 8002f0e:	623b      	str	r3, [r7, #32]
          break;
 8002f10:	e01a      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d102      	bne.n	8002f20 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	623b      	str	r3, [r7, #32]
          break;
 8002f1e:	e013      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d105      	bne.n	8002f34 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f28:	2308      	movs	r3, #8
 8002f2a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	69fa      	ldr	r2, [r7, #28]
 8002f30:	611a      	str	r2, [r3, #16]
          break;
 8002f32:	e009      	b.n	8002f48 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f34:	2308      	movs	r3, #8
 8002f36:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	615a      	str	r2, [r3, #20]
          break;
 8002f3e:	e003      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f40:	2300      	movs	r3, #0
 8002f42:	623b      	str	r3, [r7, #32]
          break;
 8002f44:	e000      	b.n	8002f48 <HAL_GPIO_Init+0x130>
          break;
 8002f46:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	2bff      	cmp	r3, #255	@ 0xff
 8002f4c:	d801      	bhi.n	8002f52 <HAL_GPIO_Init+0x13a>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	e001      	b.n	8002f56 <HAL_GPIO_Init+0x13e>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	3304      	adds	r3, #4
 8002f56:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	2bff      	cmp	r3, #255	@ 0xff
 8002f5c:	d802      	bhi.n	8002f64 <HAL_GPIO_Init+0x14c>
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	e002      	b.n	8002f6a <HAL_GPIO_Init+0x152>
 8002f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f66:	3b08      	subs	r3, #8
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	210f      	movs	r1, #15
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	fa01 f303 	lsl.w	r3, r1, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	401a      	ands	r2, r3
 8002f7c:	6a39      	ldr	r1, [r7, #32]
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	fa01 f303 	lsl.w	r3, r1, r3
 8002f84:	431a      	orrs	r2, r3
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 80b1 	beq.w	80030fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f98:	4b4d      	ldr	r3, [pc, #308]	@ (80030d0 <HAL_GPIO_Init+0x2b8>)
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	4a4c      	ldr	r2, [pc, #304]	@ (80030d0 <HAL_GPIO_Init+0x2b8>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	6193      	str	r3, [r2, #24]
 8002fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80030d0 <HAL_GPIO_Init+0x2b8>)
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	60bb      	str	r3, [r7, #8]
 8002fae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fb0:	4a48      	ldr	r2, [pc, #288]	@ (80030d4 <HAL_GPIO_Init+0x2bc>)
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	089b      	lsrs	r3, r3, #2
 8002fb6:	3302      	adds	r3, #2
 8002fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	220f      	movs	r2, #15
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a40      	ldr	r2, [pc, #256]	@ (80030d8 <HAL_GPIO_Init+0x2c0>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d013      	beq.n	8003004 <HAL_GPIO_Init+0x1ec>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a3f      	ldr	r2, [pc, #252]	@ (80030dc <HAL_GPIO_Init+0x2c4>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d00d      	beq.n	8003000 <HAL_GPIO_Init+0x1e8>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80030e0 <HAL_GPIO_Init+0x2c8>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d007      	beq.n	8002ffc <HAL_GPIO_Init+0x1e4>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a3d      	ldr	r2, [pc, #244]	@ (80030e4 <HAL_GPIO_Init+0x2cc>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d101      	bne.n	8002ff8 <HAL_GPIO_Init+0x1e0>
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e006      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8002ff8:	2304      	movs	r3, #4
 8002ffa:	e004      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	e002      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8003000:	2301      	movs	r3, #1
 8003002:	e000      	b.n	8003006 <HAL_GPIO_Init+0x1ee>
 8003004:	2300      	movs	r3, #0
 8003006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003008:	f002 0203 	and.w	r2, r2, #3
 800300c:	0092      	lsls	r2, r2, #2
 800300e:	4093      	lsls	r3, r2
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	4313      	orrs	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003016:	492f      	ldr	r1, [pc, #188]	@ (80030d4 <HAL_GPIO_Init+0x2bc>)
 8003018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d006      	beq.n	800303e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003030:	4b2d      	ldr	r3, [pc, #180]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003032:	689a      	ldr	r2, [r3, #8]
 8003034:	492c      	ldr	r1, [pc, #176]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	4313      	orrs	r3, r2
 800303a:	608b      	str	r3, [r1, #8]
 800303c:	e006      	b.n	800304c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800303e:	4b2a      	ldr	r3, [pc, #168]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	43db      	mvns	r3, r3
 8003046:	4928      	ldr	r1, [pc, #160]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003048:	4013      	ands	r3, r2
 800304a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d006      	beq.n	8003066 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003058:	4b23      	ldr	r3, [pc, #140]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	4922      	ldr	r1, [pc, #136]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	60cb      	str	r3, [r1, #12]
 8003064:	e006      	b.n	8003074 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003066:	4b20      	ldr	r3, [pc, #128]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	43db      	mvns	r3, r3
 800306e:	491e      	ldr	r1, [pc, #120]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003070:	4013      	ands	r3, r2
 8003072:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d006      	beq.n	800308e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003080:	4b19      	ldr	r3, [pc, #100]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003082:	685a      	ldr	r2, [r3, #4]
 8003084:	4918      	ldr	r1, [pc, #96]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	604b      	str	r3, [r1, #4]
 800308c:	e006      	b.n	800309c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800308e:	4b16      	ldr	r3, [pc, #88]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	43db      	mvns	r3, r3
 8003096:	4914      	ldr	r1, [pc, #80]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 8003098:	4013      	ands	r3, r2
 800309a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d021      	beq.n	80030ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030a8:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	490e      	ldr	r1, [pc, #56]	@ (80030e8 <HAL_GPIO_Init+0x2d0>)
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	4313      	orrs	r3, r2
 80030b2:	600b      	str	r3, [r1, #0]
 80030b4:	e021      	b.n	80030fa <HAL_GPIO_Init+0x2e2>
 80030b6:	bf00      	nop
 80030b8:	10320000 	.word	0x10320000
 80030bc:	10310000 	.word	0x10310000
 80030c0:	10220000 	.word	0x10220000
 80030c4:	10210000 	.word	0x10210000
 80030c8:	10120000 	.word	0x10120000
 80030cc:	10110000 	.word	0x10110000
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40010000 	.word	0x40010000
 80030d8:	40010800 	.word	0x40010800
 80030dc:	40010c00 	.word	0x40010c00
 80030e0:	40011000 	.word	0x40011000
 80030e4:	40011400 	.word	0x40011400
 80030e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030ec:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <HAL_GPIO_Init+0x304>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	43db      	mvns	r3, r3
 80030f4:	4909      	ldr	r1, [pc, #36]	@ (800311c <HAL_GPIO_Init+0x304>)
 80030f6:	4013      	ands	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fc:	3301      	adds	r3, #1
 80030fe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003106:	fa22 f303 	lsr.w	r3, r2, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	f47f ae8e 	bne.w	8002e2c <HAL_GPIO_Init+0x14>
  }
}
 8003110:	bf00      	nop
 8003112:	bf00      	nop
 8003114:	372c      	adds	r7, #44	@ 0x2c
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr
 800311c:	40010400 	.word	0x40010400

08003120 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e12b      	b.n	800338a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d106      	bne.n	800314c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7fe fde8 	bl	8001d1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2224      	movs	r2, #36	@ 0x24
 8003150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0201 	bic.w	r2, r2, #1
 8003162:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003172:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003182:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003184:	f001 fbe6 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8003188:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	4a81      	ldr	r2, [pc, #516]	@ (8003394 <HAL_I2C_Init+0x274>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d807      	bhi.n	80031a4 <HAL_I2C_Init+0x84>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	4a80      	ldr	r2, [pc, #512]	@ (8003398 <HAL_I2C_Init+0x278>)
 8003198:	4293      	cmp	r3, r2
 800319a:	bf94      	ite	ls
 800319c:	2301      	movls	r3, #1
 800319e:	2300      	movhi	r3, #0
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	e006      	b.n	80031b2 <HAL_I2C_Init+0x92>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4a7d      	ldr	r2, [pc, #500]	@ (800339c <HAL_I2C_Init+0x27c>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	bf94      	ite	ls
 80031ac:	2301      	movls	r3, #1
 80031ae:	2300      	movhi	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e0e7      	b.n	800338a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	4a78      	ldr	r2, [pc, #480]	@ (80033a0 <HAL_I2C_Init+0x280>)
 80031be:	fba2 2303 	umull	r2, r3, r2, r3
 80031c2:	0c9b      	lsrs	r3, r3, #18
 80031c4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	430a      	orrs	r2, r1
 80031d8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003394 <HAL_I2C_Init+0x274>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d802      	bhi.n	80031f4 <HAL_I2C_Init+0xd4>
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	3301      	adds	r3, #1
 80031f2:	e009      	b.n	8003208 <HAL_I2C_Init+0xe8>
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80031fa:	fb02 f303 	mul.w	r3, r2, r3
 80031fe:	4a69      	ldr	r2, [pc, #420]	@ (80033a4 <HAL_I2C_Init+0x284>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	099b      	lsrs	r3, r3, #6
 8003206:	3301      	adds	r3, #1
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	430b      	orrs	r3, r1
 800320e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	69db      	ldr	r3, [r3, #28]
 8003216:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800321a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	495c      	ldr	r1, [pc, #368]	@ (8003394 <HAL_I2C_Init+0x274>)
 8003224:	428b      	cmp	r3, r1
 8003226:	d819      	bhi.n	800325c <HAL_I2C_Init+0x13c>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1e59      	subs	r1, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	005b      	lsls	r3, r3, #1
 8003232:	fbb1 f3f3 	udiv	r3, r1, r3
 8003236:	1c59      	adds	r1, r3, #1
 8003238:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800323c:	400b      	ands	r3, r1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00a      	beq.n	8003258 <HAL_I2C_Init+0x138>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	1e59      	subs	r1, r3, #1
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003250:	3301      	adds	r3, #1
 8003252:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003256:	e051      	b.n	80032fc <HAL_I2C_Init+0x1dc>
 8003258:	2304      	movs	r3, #4
 800325a:	e04f      	b.n	80032fc <HAL_I2C_Init+0x1dc>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d111      	bne.n	8003288 <HAL_I2C_Init+0x168>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	1e58      	subs	r0, r3, #1
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6859      	ldr	r1, [r3, #4]
 800326c:	460b      	mov	r3, r1
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	440b      	add	r3, r1
 8003272:	fbb0 f3f3 	udiv	r3, r0, r3
 8003276:	3301      	adds	r3, #1
 8003278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327c:	2b00      	cmp	r3, #0
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	e012      	b.n	80032ae <HAL_I2C_Init+0x18e>
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	1e58      	subs	r0, r3, #1
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	460b      	mov	r3, r1
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	0099      	lsls	r1, r3, #2
 8003298:	440b      	add	r3, r1
 800329a:	fbb0 f3f3 	udiv	r3, r0, r3
 800329e:	3301      	adds	r3, #1
 80032a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	bf0c      	ite	eq
 80032a8:	2301      	moveq	r3, #1
 80032aa:	2300      	movne	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_I2C_Init+0x196>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e022      	b.n	80032fc <HAL_I2C_Init+0x1dc>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d10e      	bne.n	80032dc <HAL_I2C_Init+0x1bc>
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1e58      	subs	r0, r3, #1
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6859      	ldr	r1, [r3, #4]
 80032c6:	460b      	mov	r3, r1
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	440b      	add	r3, r1
 80032cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032da:	e00f      	b.n	80032fc <HAL_I2C_Init+0x1dc>
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	1e58      	subs	r0, r3, #1
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6859      	ldr	r1, [r3, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	0099      	lsls	r1, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80032f2:	3301      	adds	r3, #1
 80032f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	6809      	ldr	r1, [r1, #0]
 8003300:	4313      	orrs	r3, r2
 8003302:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	430a      	orrs	r2, r1
 800331e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800332a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	6911      	ldr	r1, [r2, #16]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	68d2      	ldr	r2, [r2, #12]
 8003336:	4311      	orrs	r1, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	430b      	orrs	r3, r1
 800333e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695a      	ldr	r2, [r3, #20]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	000186a0 	.word	0x000186a0
 8003398:	001e847f 	.word	0x001e847f
 800339c:	003d08ff 	.word	0x003d08ff
 80033a0:	431bde83 	.word	0x431bde83
 80033a4:	10624dd3 	.word	0x10624dd3

080033a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	607a      	str	r2, [r7, #4]
 80033b2:	461a      	mov	r2, r3
 80033b4:	460b      	mov	r3, r1
 80033b6:	817b      	strh	r3, [r7, #10]
 80033b8:	4613      	mov	r3, r2
 80033ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033bc:	f7fe ff14 	bl	80021e8 <HAL_GetTick>
 80033c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b20      	cmp	r3, #32
 80033cc:	f040 80e0 	bne.w	8003590 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	2319      	movs	r3, #25
 80033d6:	2201      	movs	r2, #1
 80033d8:	4970      	ldr	r1, [pc, #448]	@ (800359c <HAL_I2C_Master_Transmit+0x1f4>)
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 fc9e 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80033e6:	2302      	movs	r3, #2
 80033e8:	e0d3      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_I2C_Master_Transmit+0x50>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e0cc      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b01      	cmp	r3, #1
 800340c:	d007      	beq.n	800341e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f042 0201 	orr.w	r2, r2, #1
 800341c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800342c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2221      	movs	r2, #33	@ 0x21
 8003432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2210      	movs	r2, #16
 800343a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	893a      	ldrh	r2, [r7, #8]
 800344e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003454:	b29a      	uxth	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	4a50      	ldr	r2, [pc, #320]	@ (80035a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800345e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003460:	8979      	ldrh	r1, [r7, #10]
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	6a3a      	ldr	r2, [r7, #32]
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 fb08 	bl	8003a7c <I2C_MasterRequestWrite>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e08d      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	695b      	ldr	r3, [r3, #20]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	699b      	ldr	r3, [r3, #24]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800348c:	e066      	b.n	800355c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	6a39      	ldr	r1, [r7, #32]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 fd5c 	bl	8003f50 <I2C_WaitOnTXEFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00d      	beq.n	80034ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d107      	bne.n	80034b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e06b      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	781a      	ldrb	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	1c5a      	adds	r2, r3, #1
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b29a      	uxth	r2, r3
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	695b      	ldr	r3, [r3, #20]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	d11b      	bne.n	8003530 <HAL_I2C_Master_Transmit+0x188>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d017      	beq.n	8003530 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003504:	781a      	ldrb	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003528:	3b01      	subs	r3, #1
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	6a39      	ldr	r1, [r7, #32]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fd53 	bl	8003fe0 <I2C_WaitOnBTFFlagUntilTimeout>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00d      	beq.n	800355c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	2b04      	cmp	r3, #4
 8003546:	d107      	bne.n	8003558 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003556:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e01a      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003560:	2b00      	cmp	r3, #0
 8003562:	d194      	bne.n	800348e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003572:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2220      	movs	r2, #32
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	00100002 	.word	0x00100002
 80035a0:	ffff0000 	.word	0xffff0000

080035a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08c      	sub	sp, #48	@ 0x30
 80035a8:	af02      	add	r7, sp, #8
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	607a      	str	r2, [r7, #4]
 80035ae:	461a      	mov	r2, r3
 80035b0:	460b      	mov	r3, r1
 80035b2:	817b      	strh	r3, [r7, #10]
 80035b4:	4613      	mov	r3, r2
 80035b6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80035b8:	2300      	movs	r3, #0
 80035ba:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80035bc:	f7fe fe14 	bl	80021e8 <HAL_GetTick>
 80035c0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b20      	cmp	r3, #32
 80035cc:	f040 824b 	bne.w	8003a66 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80035d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	2319      	movs	r3, #25
 80035d6:	2201      	movs	r2, #1
 80035d8:	497f      	ldr	r1, [pc, #508]	@ (80037d8 <HAL_I2C_Master_Receive+0x234>)
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 fb9e 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80035e6:	2302      	movs	r3, #2
 80035e8:	e23e      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d101      	bne.n	80035f8 <HAL_I2C_Master_Receive+0x54>
 80035f4:	2302      	movs	r3, #2
 80035f6:	e237      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0301 	and.w	r3, r3, #1
 800360a:	2b01      	cmp	r3, #1
 800360c:	d007      	beq.n	800361e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 0201 	orr.w	r2, r2, #1
 800361c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800362c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2222      	movs	r2, #34	@ 0x22
 8003632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2210      	movs	r2, #16
 800363a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	893a      	ldrh	r2, [r7, #8]
 800364e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003654:	b29a      	uxth	r2, r3
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	4a5f      	ldr	r2, [pc, #380]	@ (80037dc <HAL_I2C_Master_Receive+0x238>)
 800365e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003660:	8979      	ldrh	r1, [r7, #10]
 8003662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 fa8a 	bl	8003b80 <I2C_MasterRequestRead>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e1f8      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d113      	bne.n	80036a6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	61fb      	str	r3, [r7, #28]
 8003692:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	e1cc      	b.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d11e      	bne.n	80036ec <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80036be:	b672      	cpsid	i
}
 80036c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036c2:	2300      	movs	r3, #0
 80036c4:	61bb      	str	r3, [r7, #24]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	61bb      	str	r3, [r7, #24]
 80036d6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80036e8:	b662      	cpsie	i
}
 80036ea:	e035      	b.n	8003758 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d11e      	bne.n	8003732 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003702:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003704:	b672      	cpsid	i
}
 8003706:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003708:	2300      	movs	r3, #0
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800372c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800372e:	b662      	cpsie	i
}
 8003730:	e012      	b.n	8003758 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	681a      	ldr	r2, [r3, #0]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003740:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	613b      	str	r3, [r7, #16]
 8003756:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003758:	e172      	b.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375e:	2b03      	cmp	r3, #3
 8003760:	f200 811f 	bhi.w	80039a2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003768:	2b01      	cmp	r3, #1
 800376a:	d123      	bne.n	80037b4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800376c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800376e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fc7d 	bl	8004070 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d001      	beq.n	8003780 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e173      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691a      	ldr	r2, [r3, #16]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003792:	1c5a      	adds	r2, r3, #1
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	3b01      	subs	r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037b2:	e145      	b.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d152      	bne.n	8003862 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c2:	2200      	movs	r2, #0
 80037c4:	4906      	ldr	r1, [pc, #24]	@ (80037e0 <HAL_I2C_Master_Receive+0x23c>)
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f000 faa8 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d008      	beq.n	80037e4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e148      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
 80037d6:	bf00      	nop
 80037d8:	00100002 	.word	0x00100002
 80037dc:	ffff0000 	.word	0xffff0000
 80037e0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80037e4:	b672      	cpsid	i
}
 80037e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	1c5a      	adds	r2, r3, #1
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003814:	3b01      	subs	r3, #1
 8003816:	b29a      	uxth	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003820:	b29b      	uxth	r3, r3
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800382a:	b662      	cpsie	i
}
 800382c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	691a      	ldr	r2, [r3, #16]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003840:	1c5a      	adds	r2, r3, #1
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800384a:	3b01      	subs	r3, #1
 800384c:	b29a      	uxth	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003856:	b29b      	uxth	r3, r3
 8003858:	3b01      	subs	r3, #1
 800385a:	b29a      	uxth	r2, r3
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003860:	e0ee      	b.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003868:	2200      	movs	r2, #0
 800386a:	4981      	ldr	r1, [pc, #516]	@ (8003a70 <HAL_I2C_Master_Receive+0x4cc>)
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 fa55 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e0f5      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800388a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800388c:	b672      	cpsid	i
}
 800388e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	691a      	ldr	r2, [r3, #16]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ac:	3b01      	subs	r3, #1
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b8:	b29b      	uxth	r3, r3
 80038ba:	3b01      	subs	r3, #1
 80038bc:	b29a      	uxth	r2, r3
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80038c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003a74 <HAL_I2C_Master_Receive+0x4d0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	08db      	lsrs	r3, r3, #3
 80038c8:	4a6b      	ldr	r2, [pc, #428]	@ (8003a78 <HAL_I2C_Master_Receive+0x4d4>)
 80038ca:	fba2 2303 	umull	r2, r3, r2, r3
 80038ce:	0a1a      	lsrs	r2, r3, #8
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	00da      	lsls	r2, r3, #3
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	3b01      	subs	r3, #1
 80038e0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80038e2:	6a3b      	ldr	r3, [r7, #32]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d118      	bne.n	800391a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2220      	movs	r2, #32
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	f043 0220 	orr.w	r2, r3, #32
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800390a:	b662      	cpsie	i
}
 800390c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e0a6      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b04      	cmp	r3, #4
 8003926:	d1d9      	bne.n	80038dc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003936:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	691a      	ldr	r2, [r3, #16]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800394a:	1c5a      	adds	r2, r3, #1
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003960:	b29b      	uxth	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800396a:	b662      	cpsie	i
}
 800396c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	691a      	ldr	r2, [r3, #16]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	b2d2      	uxtb	r2, r2
 800397a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003996:	b29b      	uxth	r3, r3
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039a0:	e04e      	b.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 fb62 	bl	8004070 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e058      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	691a      	ldr	r2, [r3, #16]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c0:	b2d2      	uxtb	r2, r2
 80039c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d2:	3b01      	subs	r3, #1
 80039d4:	b29a      	uxth	r2, r3
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039de:	b29b      	uxth	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d124      	bne.n	8003a40 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d107      	bne.n	8003a0e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a0c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	b2d2      	uxtb	r2, r2
 8003a1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a20:	1c5a      	adds	r2, r3, #1
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a36:	b29b      	uxth	r3, r3
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f47f ae88 	bne.w	800375a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e000      	b.n	8003a68 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
  }
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	3728      	adds	r7, #40	@ 0x28
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	00010004 	.word	0x00010004
 8003a74:	20000008 	.word	0x20000008
 8003a78:	14f8b589 	.word	0x14f8b589

08003a7c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b088      	sub	sp, #32
 8003a80:	af02      	add	r7, sp, #8
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	607a      	str	r2, [r7, #4]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a90:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d006      	beq.n	8003aa6 <I2C_MasterRequestWrite+0x2a>
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d003      	beq.n	8003aa6 <I2C_MasterRequestWrite+0x2a>
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003aa4:	d108      	bne.n	8003ab8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	e00b      	b.n	8003ad0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003abc:	2b12      	cmp	r3, #18
 8003abe:	d107      	bne.n	8003ad0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ace:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f000 f91d 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d00d      	beq.n	8003b04 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003af6:	d103      	bne.n	8003b00 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003afe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e035      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b0c:	d108      	bne.n	8003b20 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b0e:	897b      	ldrh	r3, [r7, #10]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	461a      	mov	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b1c:	611a      	str	r2, [r3, #16]
 8003b1e:	e01b      	b.n	8003b58 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b20:	897b      	ldrh	r3, [r7, #10]
 8003b22:	11db      	asrs	r3, r3, #7
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f003 0306 	and.w	r3, r3, #6
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	f063 030f 	orn	r3, r3, #15
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	490e      	ldr	r1, [pc, #56]	@ (8003b78 <I2C_MasterRequestWrite+0xfc>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f966 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e010      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b4e:	897b      	ldrh	r3, [r7, #10]
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	4907      	ldr	r1, [pc, #28]	@ (8003b7c <I2C_MasterRequestWrite+0x100>)
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 f956 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e000      	b.n	8003b70 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	00010008 	.word	0x00010008
 8003b7c:	00010002 	.word	0x00010002

08003b80 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b088      	sub	sp, #32
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	607a      	str	r2, [r7, #4]
 8003b8a:	603b      	str	r3, [r7, #0]
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ba4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d006      	beq.n	8003bba <I2C_MasterRequestRead+0x3a>
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d003      	beq.n	8003bba <I2C_MasterRequestRead+0x3a>
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bb8:	d108      	bne.n	8003bcc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	e00b      	b.n	8003be4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd0:	2b11      	cmp	r3, #17
 8003bd2:	d107      	bne.n	8003be4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003be2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bf0:	68f8      	ldr	r0, [r7, #12]
 8003bf2:	f000 f893 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d00d      	beq.n	8003c18 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c0a:	d103      	bne.n	8003c14 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e079      	b.n	8003d0c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c20:	d108      	bne.n	8003c34 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c22:	897b      	ldrh	r3, [r7, #10]
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	f043 0301 	orr.w	r3, r3, #1
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	611a      	str	r2, [r3, #16]
 8003c32:	e05f      	b.n	8003cf4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c34:	897b      	ldrh	r3, [r7, #10]
 8003c36:	11db      	asrs	r3, r3, #7
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	f003 0306 	and.w	r3, r3, #6
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	f063 030f 	orn	r3, r3, #15
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	4930      	ldr	r1, [pc, #192]	@ (8003d14 <I2C_MasterRequestRead+0x194>)
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f000 f8dc 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e054      	b.n	8003d0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c62:	897b      	ldrh	r3, [r7, #10]
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	4929      	ldr	r1, [pc, #164]	@ (8003d18 <I2C_MasterRequestRead+0x198>)
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f8cc 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e044      	b.n	8003d0c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c82:	2300      	movs	r3, #0
 8003c84:	613b      	str	r3, [r7, #16]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ca6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cb4:	68f8      	ldr	r0, [r7, #12]
 8003cb6:	f000 f831 	bl	8003d1c <I2C_WaitOnFlagUntilTimeout>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00d      	beq.n	8003cdc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cce:	d103      	bne.n	8003cd8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cd6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e017      	b.n	8003d0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003cdc:	897b      	ldrh	r3, [r7, #10]
 8003cde:	11db      	asrs	r3, r3, #7
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	f003 0306 	and.w	r3, r3, #6
 8003ce6:	b2db      	uxtb	r3, r3
 8003ce8:	f063 030e 	orn	r3, r3, #14
 8003cec:	b2da      	uxtb	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	4907      	ldr	r1, [pc, #28]	@ (8003d18 <I2C_MasterRequestRead+0x198>)
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 f888 	bl	8003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	00010008 	.word	0x00010008
 8003d18:	00010002 	.word	0x00010002

08003d1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d2c:	e048      	b.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d34:	d044      	beq.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d36:	f7fe fa57 	bl	80021e8 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	69bb      	ldr	r3, [r7, #24]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d302      	bcc.n	8003d4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d139      	bne.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d10d      	bne.n	8003d72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	695b      	ldr	r3, [r3, #20]
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4013      	ands	r3, r2
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	bf0c      	ite	eq
 8003d68:	2301      	moveq	r3, #1
 8003d6a:	2300      	movne	r3, #0
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	461a      	mov	r2, r3
 8003d70:	e00c      	b.n	8003d8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	43da      	mvns	r2, r3
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	bf0c      	ite	eq
 8003d84:	2301      	moveq	r3, #1
 8003d86:	2300      	movne	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d116      	bne.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	f043 0220 	orr.w	r2, r3, #32
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e023      	b.n	8003e08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	0c1b      	lsrs	r3, r3, #16
 8003dc4:	b2db      	uxtb	r3, r3
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d10d      	bne.n	8003de6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	43da      	mvns	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf0c      	ite	eq
 8003ddc:	2301      	moveq	r3, #1
 8003dde:	2300      	movne	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	461a      	mov	r2, r3
 8003de4:	e00c      	b.n	8003e00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	43da      	mvns	r2, r3
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	4013      	ands	r3, r2
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	461a      	mov	r2, r3
 8003e00:	79fb      	ldrb	r3, [r7, #7]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d093      	beq.n	8003d2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e06:	2300      	movs	r3, #0
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3710      	adds	r7, #16
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
 8003e1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e1e:	e071      	b.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e2e:	d123      	bne.n	8003e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e64:	f043 0204 	orr.w	r2, r3, #4
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e067      	b.n	8003f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7e:	d041      	beq.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e80:	f7fe f9b2 	bl	80021e8 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d302      	bcc.n	8003e96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d136      	bne.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	0c1b      	lsrs	r3, r3, #16
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d10c      	bne.n	8003eba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	43da      	mvns	r2, r3
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	4013      	ands	r3, r2
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	bf14      	ite	ne
 8003eb2:	2301      	movne	r3, #1
 8003eb4:	2300      	moveq	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	e00b      	b.n	8003ed2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	43da      	mvns	r2, r3
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	bf14      	ite	ne
 8003ecc:	2301      	movne	r3, #1
 8003ece:	2300      	moveq	r3, #0
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d016      	beq.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef0:	f043 0220 	orr.w	r2, r3, #32
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e021      	b.n	8003f48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	0c1b      	lsrs	r3, r3, #16
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d10c      	bne.n	8003f28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695b      	ldr	r3, [r3, #20]
 8003f14:	43da      	mvns	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	bf14      	ite	ne
 8003f20:	2301      	movne	r3, #1
 8003f22:	2300      	moveq	r3, #0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	e00b      	b.n	8003f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	699b      	ldr	r3, [r3, #24]
 8003f2e:	43da      	mvns	r2, r3
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	4013      	ands	r3, r2
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	bf14      	ite	ne
 8003f3a:	2301      	movne	r3, #1
 8003f3c:	2300      	moveq	r3, #0
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f47f af6d 	bne.w	8003e20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f5c:	e034      	b.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f8e3 	bl	800412a <I2C_IsAcknowledgeFailed>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d001      	beq.n	8003f6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e034      	b.n	8003fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d028      	beq.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f76:	f7fe f937 	bl	80021e8 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d302      	bcc.n	8003f8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d11d      	bne.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f96:	2b80      	cmp	r3, #128	@ 0x80
 8003f98:	d016      	beq.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e007      	b.n	8003fd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	695b      	ldr	r3, [r3, #20]
 8003fce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd2:	2b80      	cmp	r3, #128	@ 0x80
 8003fd4:	d1c3      	bne.n	8003f5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fec:	e034      	b.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f000 f89b 	bl	800412a <I2C_IsAcknowledgeFailed>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d001      	beq.n	8003ffe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e034      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004004:	d028      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004006:	f7fe f8ef 	bl	80021e8 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	429a      	cmp	r2, r3
 8004014:	d302      	bcc.n	800401c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d11d      	bne.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f003 0304 	and.w	r3, r3, #4
 8004026:	2b04      	cmp	r3, #4
 8004028:	d016      	beq.n	8004058 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e007      	b.n	8004068 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	695b      	ldr	r3, [r3, #20]
 800405e:	f003 0304 	and.w	r3, r3, #4
 8004062:	2b04      	cmp	r3, #4
 8004064:	d1c3      	bne.n	8003fee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800407c:	e049      	b.n	8004112 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	f003 0310 	and.w	r3, r3, #16
 8004088:	2b10      	cmp	r3, #16
 800408a:	d119      	bne.n	80040c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f06f 0210 	mvn.w	r2, #16
 8004094:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e030      	b.n	8004122 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040c0:	f7fe f892 	bl	80021e8 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d302      	bcc.n	80040d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d11d      	bne.n	8004112 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e0:	2b40      	cmp	r3, #64	@ 0x40
 80040e2:	d016      	beq.n	8004112 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040fe:	f043 0220 	orr.w	r2, r3, #32
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e007      	b.n	8004122 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	695b      	ldr	r3, [r3, #20]
 8004118:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800411c:	2b40      	cmp	r3, #64	@ 0x40
 800411e:	d1ae      	bne.n	800407e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004120:	2300      	movs	r3, #0
}
 8004122:	4618      	mov	r0, r3
 8004124:	3710      	adds	r7, #16
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800413c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004140:	d11b      	bne.n	800417a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800414a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2220      	movs	r2, #32
 8004156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004166:	f043 0204 	orr.w	r2, r3, #4
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	bc80      	pop	{r7}
 8004184:	4770      	bx	lr
	...

08004188 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004194:	4b09      	ldr	r3, [pc, #36]	@ (80041bc <HAL_PWR_EnterSLEEPMode+0x34>)
 8004196:	691b      	ldr	r3, [r3, #16]
 8004198:	4a08      	ldr	r2, [pc, #32]	@ (80041bc <HAL_PWR_EnterSLEEPMode+0x34>)
 800419a:	f023 0304 	bic.w	r3, r3, #4
 800419e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80041a0:	78fb      	ldrb	r3, [r7, #3]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d101      	bne.n	80041aa <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80041a6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 80041a8:	e002      	b.n	80041b0 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 80041aa:	bf40      	sev
    __WFE();
 80041ac:	bf20      	wfe
    __WFE();
 80041ae:	bf20      	wfe
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	e000ed00 	.word	0xe000ed00

080041c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e272      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8087 	beq.w	80042ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041e0:	4b92      	ldr	r3, [pc, #584]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 030c 	and.w	r3, r3, #12
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d00c      	beq.n	8004206 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041ec:	4b8f      	ldr	r3, [pc, #572]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	f003 030c 	and.w	r3, r3, #12
 80041f4:	2b08      	cmp	r3, #8
 80041f6:	d112      	bne.n	800421e <HAL_RCC_OscConfig+0x5e>
 80041f8:	4b8c      	ldr	r3, [pc, #560]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004204:	d10b      	bne.n	800421e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004206:	4b89      	ldr	r3, [pc, #548]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d06c      	beq.n	80042ec <HAL_RCC_OscConfig+0x12c>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d168      	bne.n	80042ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e24c      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004226:	d106      	bne.n	8004236 <HAL_RCC_OscConfig+0x76>
 8004228:	4b80      	ldr	r3, [pc, #512]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a7f      	ldr	r2, [pc, #508]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800422e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	e02e      	b.n	8004294 <HAL_RCC_OscConfig+0xd4>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d10c      	bne.n	8004258 <HAL_RCC_OscConfig+0x98>
 800423e:	4b7b      	ldr	r3, [pc, #492]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a7a      	ldr	r2, [pc, #488]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004244:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004248:	6013      	str	r3, [r2, #0]
 800424a:	4b78      	ldr	r3, [pc, #480]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a77      	ldr	r2, [pc, #476]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004250:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	e01d      	b.n	8004294 <HAL_RCC_OscConfig+0xd4>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004260:	d10c      	bne.n	800427c <HAL_RCC_OscConfig+0xbc>
 8004262:	4b72      	ldr	r3, [pc, #456]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a71      	ldr	r2, [pc, #452]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004268:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	4b6f      	ldr	r3, [pc, #444]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a6e      	ldr	r2, [pc, #440]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004278:	6013      	str	r3, [r2, #0]
 800427a:	e00b      	b.n	8004294 <HAL_RCC_OscConfig+0xd4>
 800427c:	4b6b      	ldr	r3, [pc, #428]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a6a      	ldr	r2, [pc, #424]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004286:	6013      	str	r3, [r2, #0]
 8004288:	4b68      	ldr	r3, [pc, #416]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a67      	ldr	r2, [pc, #412]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 800428e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004292:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d013      	beq.n	80042c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429c:	f7fd ffa4 	bl	80021e8 <HAL_GetTick>
 80042a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a2:	e008      	b.n	80042b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a4:	f7fd ffa0 	bl	80021e8 <HAL_GetTick>
 80042a8:	4602      	mov	r2, r0
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	2b64      	cmp	r3, #100	@ 0x64
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e200      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b6:	4b5d      	ldr	r3, [pc, #372]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0f0      	beq.n	80042a4 <HAL_RCC_OscConfig+0xe4>
 80042c2:	e014      	b.n	80042ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fd ff90 	bl	80021e8 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042cc:	f7fd ff8c 	bl	80021e8 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b64      	cmp	r3, #100	@ 0x64
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e1ec      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042de:	4b53      	ldr	r3, [pc, #332]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f0      	bne.n	80042cc <HAL_RCC_OscConfig+0x10c>
 80042ea:	e000      	b.n	80042ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d063      	beq.n	80043c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042fa:	4b4c      	ldr	r3, [pc, #304]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f003 030c 	and.w	r3, r3, #12
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00b      	beq.n	800431e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004306:	4b49      	ldr	r3, [pc, #292]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f003 030c 	and.w	r3, r3, #12
 800430e:	2b08      	cmp	r3, #8
 8004310:	d11c      	bne.n	800434c <HAL_RCC_OscConfig+0x18c>
 8004312:	4b46      	ldr	r3, [pc, #280]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d116      	bne.n	800434c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800431e:	4b43      	ldr	r3, [pc, #268]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d005      	beq.n	8004336 <HAL_RCC_OscConfig+0x176>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d001      	beq.n	8004336 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e1c0      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004336:	4b3d      	ldr	r3, [pc, #244]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4939      	ldr	r1, [pc, #228]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004346:	4313      	orrs	r3, r2
 8004348:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800434a:	e03a      	b.n	80043c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d020      	beq.n	8004396 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004354:	4b36      	ldr	r3, [pc, #216]	@ (8004430 <HAL_RCC_OscConfig+0x270>)
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435a:	f7fd ff45 	bl	80021e8 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004360:	e008      	b.n	8004374 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004362:	f7fd ff41 	bl	80021e8 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e1a1      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004374:	4b2d      	ldr	r3, [pc, #180]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0f0      	beq.n	8004362 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004380:	4b2a      	ldr	r3, [pc, #168]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4927      	ldr	r1, [pc, #156]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]
 8004394:	e015      	b.n	80043c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004396:	4b26      	ldr	r3, [pc, #152]	@ (8004430 <HAL_RCC_OscConfig+0x270>)
 8004398:	2200      	movs	r2, #0
 800439a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800439c:	f7fd ff24 	bl	80021e8 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043a2:	e008      	b.n	80043b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a4:	f7fd ff20 	bl	80021e8 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d901      	bls.n	80043b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e180      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b6:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d1f0      	bne.n	80043a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d03a      	beq.n	8004444 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d019      	beq.n	800440a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043d6:	4b17      	ldr	r3, [pc, #92]	@ (8004434 <HAL_RCC_OscConfig+0x274>)
 80043d8:	2201      	movs	r2, #1
 80043da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043dc:	f7fd ff04 	bl	80021e8 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043e4:	f7fd ff00 	bl	80021e8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e160      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043f6:	4b0d      	ldr	r3, [pc, #52]	@ (800442c <HAL_RCC_OscConfig+0x26c>)
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004402:	2001      	movs	r0, #1
 8004404:	f000 fafe 	bl	8004a04 <RCC_Delay>
 8004408:	e01c      	b.n	8004444 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800440a:	4b0a      	ldr	r3, [pc, #40]	@ (8004434 <HAL_RCC_OscConfig+0x274>)
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004410:	f7fd feea 	bl	80021e8 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004416:	e00f      	b.n	8004438 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004418:	f7fd fee6 	bl	80021e8 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d908      	bls.n	8004438 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e146      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
 800442a:	bf00      	nop
 800442c:	40021000 	.word	0x40021000
 8004430:	42420000 	.word	0x42420000
 8004434:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004438:	4b92      	ldr	r3, [pc, #584]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800443a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e9      	bne.n	8004418 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0304 	and.w	r3, r3, #4
 800444c:	2b00      	cmp	r3, #0
 800444e:	f000 80a6 	beq.w	800459e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004452:	2300      	movs	r3, #0
 8004454:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004456:	4b8b      	ldr	r3, [pc, #556]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d10d      	bne.n	800447e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004462:	4b88      	ldr	r3, [pc, #544]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	4a87      	ldr	r2, [pc, #540]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800446c:	61d3      	str	r3, [r2, #28]
 800446e:	4b85      	ldr	r3, [pc, #532]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004470:	69db      	ldr	r3, [r3, #28]
 8004472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004476:	60bb      	str	r3, [r7, #8]
 8004478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800447a:	2301      	movs	r3, #1
 800447c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447e:	4b82      	ldr	r3, [pc, #520]	@ (8004688 <HAL_RCC_OscConfig+0x4c8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004486:	2b00      	cmp	r3, #0
 8004488:	d118      	bne.n	80044bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800448a:	4b7f      	ldr	r3, [pc, #508]	@ (8004688 <HAL_RCC_OscConfig+0x4c8>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a7e      	ldr	r2, [pc, #504]	@ (8004688 <HAL_RCC_OscConfig+0x4c8>)
 8004490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004494:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004496:	f7fd fea7 	bl	80021e8 <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800449e:	f7fd fea3 	bl	80021e8 <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b64      	cmp	r3, #100	@ 0x64
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e103      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b0:	4b75      	ldr	r3, [pc, #468]	@ (8004688 <HAL_RCC_OscConfig+0x4c8>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d0f0      	beq.n	800449e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d106      	bne.n	80044d2 <HAL_RCC_OscConfig+0x312>
 80044c4:	4b6f      	ldr	r3, [pc, #444]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	4a6e      	ldr	r2, [pc, #440]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044ca:	f043 0301 	orr.w	r3, r3, #1
 80044ce:	6213      	str	r3, [r2, #32]
 80044d0:	e02d      	b.n	800452e <HAL_RCC_OscConfig+0x36e>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCC_OscConfig+0x334>
 80044da:	4b6a      	ldr	r3, [pc, #424]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	4a69      	ldr	r2, [pc, #420]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044e0:	f023 0301 	bic.w	r3, r3, #1
 80044e4:	6213      	str	r3, [r2, #32]
 80044e6:	4b67      	ldr	r3, [pc, #412]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044e8:	6a1b      	ldr	r3, [r3, #32]
 80044ea:	4a66      	ldr	r2, [pc, #408]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	f023 0304 	bic.w	r3, r3, #4
 80044f0:	6213      	str	r3, [r2, #32]
 80044f2:	e01c      	b.n	800452e <HAL_RCC_OscConfig+0x36e>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	2b05      	cmp	r3, #5
 80044fa:	d10c      	bne.n	8004516 <HAL_RCC_OscConfig+0x356>
 80044fc:	4b61      	ldr	r3, [pc, #388]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80044fe:	6a1b      	ldr	r3, [r3, #32]
 8004500:	4a60      	ldr	r2, [pc, #384]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004502:	f043 0304 	orr.w	r3, r3, #4
 8004506:	6213      	str	r3, [r2, #32]
 8004508:	4b5e      	ldr	r3, [pc, #376]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800450a:	6a1b      	ldr	r3, [r3, #32]
 800450c:	4a5d      	ldr	r2, [pc, #372]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800450e:	f043 0301 	orr.w	r3, r3, #1
 8004512:	6213      	str	r3, [r2, #32]
 8004514:	e00b      	b.n	800452e <HAL_RCC_OscConfig+0x36e>
 8004516:	4b5b      	ldr	r3, [pc, #364]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	4a5a      	ldr	r2, [pc, #360]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800451c:	f023 0301 	bic.w	r3, r3, #1
 8004520:	6213      	str	r3, [r2, #32]
 8004522:	4b58      	ldr	r3, [pc, #352]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004524:	6a1b      	ldr	r3, [r3, #32]
 8004526:	4a57      	ldr	r2, [pc, #348]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004528:	f023 0304 	bic.w	r3, r3, #4
 800452c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d015      	beq.n	8004562 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004536:	f7fd fe57 	bl	80021e8 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800453c:	e00a      	b.n	8004554 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453e:	f7fd fe53 	bl	80021e8 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	f241 3288 	movw	r2, #5000	@ 0x1388
 800454c:	4293      	cmp	r3, r2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e0b1      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004554:	4b4b      	ldr	r3, [pc, #300]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0ee      	beq.n	800453e <HAL_RCC_OscConfig+0x37e>
 8004560:	e014      	b.n	800458c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004562:	f7fd fe41 	bl	80021e8 <HAL_GetTick>
 8004566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004568:	e00a      	b.n	8004580 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800456a:	f7fd fe3d 	bl	80021e8 <HAL_GetTick>
 800456e:	4602      	mov	r2, r0
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	1ad3      	subs	r3, r2, r3
 8004574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004578:	4293      	cmp	r3, r2
 800457a:	d901      	bls.n	8004580 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e09b      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004580:	4b40      	ldr	r3, [pc, #256]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d1ee      	bne.n	800456a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800458c:	7dfb      	ldrb	r3, [r7, #23]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d105      	bne.n	800459e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004592:	4b3c      	ldr	r3, [pc, #240]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	4a3b      	ldr	r2, [pc, #236]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004598:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800459c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 8087 	beq.w	80046b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80045a8:	4b36      	ldr	r3, [pc, #216]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f003 030c 	and.w	r3, r3, #12
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d061      	beq.n	8004678 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	69db      	ldr	r3, [r3, #28]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d146      	bne.n	800464a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045bc:	4b33      	ldr	r3, [pc, #204]	@ (800468c <HAL_RCC_OscConfig+0x4cc>)
 80045be:	2200      	movs	r2, #0
 80045c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c2:	f7fd fe11 	bl	80021e8 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ca:	f7fd fe0d 	bl	80021e8 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e06d      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045dc:	4b29      	ldr	r3, [pc, #164]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1f0      	bne.n	80045ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a1b      	ldr	r3, [r3, #32]
 80045ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045f0:	d108      	bne.n	8004604 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045f2:	4b24      	ldr	r3, [pc, #144]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	4921      	ldr	r1, [pc, #132]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004600:	4313      	orrs	r3, r2
 8004602:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004604:	4b1f      	ldr	r3, [pc, #124]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6a19      	ldr	r1, [r3, #32]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	430b      	orrs	r3, r1
 8004616:	491b      	ldr	r1, [pc, #108]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 8004618:	4313      	orrs	r3, r2
 800461a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800461c:	4b1b      	ldr	r3, [pc, #108]	@ (800468c <HAL_RCC_OscConfig+0x4cc>)
 800461e:	2201      	movs	r2, #1
 8004620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004622:	f7fd fde1 	bl	80021e8 <HAL_GetTick>
 8004626:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004628:	e008      	b.n	800463c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462a:	f7fd fddd 	bl	80021e8 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d901      	bls.n	800463c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e03d      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800463c:	4b11      	ldr	r3, [pc, #68]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d0f0      	beq.n	800462a <HAL_RCC_OscConfig+0x46a>
 8004648:	e035      	b.n	80046b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800464a:	4b10      	ldr	r3, [pc, #64]	@ (800468c <HAL_RCC_OscConfig+0x4cc>)
 800464c:	2200      	movs	r2, #0
 800464e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004650:	f7fd fdca 	bl	80021e8 <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004658:	f7fd fdc6 	bl	80021e8 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e026      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800466a:	4b06      	ldr	r3, [pc, #24]	@ (8004684 <HAL_RCC_OscConfig+0x4c4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1f0      	bne.n	8004658 <HAL_RCC_OscConfig+0x498>
 8004676:	e01e      	b.n	80046b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	69db      	ldr	r3, [r3, #28]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d107      	bne.n	8004690 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e019      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
 8004684:	40021000 	.word	0x40021000
 8004688:	40007000 	.word	0x40007000
 800468c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004690:	4b0b      	ldr	r3, [pc, #44]	@ (80046c0 <HAL_RCC_OscConfig+0x500>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d001      	beq.n	80046b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e000      	b.n	80046b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80046b6:	2300      	movs	r3, #0
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	3718      	adds	r7, #24
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	40021000 	.word	0x40021000

080046c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e0d0      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046d8:	4b6a      	ldr	r3, [pc, #424]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	683a      	ldr	r2, [r7, #0]
 80046e2:	429a      	cmp	r2, r3
 80046e4:	d910      	bls.n	8004708 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e6:	4b67      	ldr	r3, [pc, #412]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f023 0207 	bic.w	r2, r3, #7
 80046ee:	4965      	ldr	r1, [pc, #404]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f6:	4b63      	ldr	r3, [pc, #396]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0307 	and.w	r3, r3, #7
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	429a      	cmp	r2, r3
 8004702:	d001      	beq.n	8004708 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e0b8      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0302 	and.w	r3, r3, #2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d020      	beq.n	8004756 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0304 	and.w	r3, r3, #4
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004720:	4b59      	ldr	r3, [pc, #356]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	4a58      	ldr	r2, [pc, #352]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004726:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800472a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0308 	and.w	r3, r3, #8
 8004734:	2b00      	cmp	r3, #0
 8004736:	d005      	beq.n	8004744 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004738:	4b53      	ldr	r3, [pc, #332]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	4a52      	ldr	r2, [pc, #328]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800473e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004742:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004744:	4b50      	ldr	r3, [pc, #320]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	494d      	ldr	r1, [pc, #308]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004752:	4313      	orrs	r3, r2
 8004754:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d040      	beq.n	80047e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d107      	bne.n	800477a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800476a:	4b47      	ldr	r3, [pc, #284]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d115      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e07f      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	2b02      	cmp	r3, #2
 8004780:	d107      	bne.n	8004792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004782:	4b41      	ldr	r3, [pc, #260]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d109      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e073      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004792:	4b3d      	ldr	r3, [pc, #244]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e06b      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047a2:	4b39      	ldr	r3, [pc, #228]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f023 0203 	bic.w	r2, r3, #3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	4936      	ldr	r1, [pc, #216]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047b4:	f7fd fd18 	bl	80021e8 <HAL_GetTick>
 80047b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ba:	e00a      	b.n	80047d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047bc:	f7fd fd14 	bl	80021e8 <HAL_GetTick>
 80047c0:	4602      	mov	r2, r0
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e053      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047d2:	4b2d      	ldr	r3, [pc, #180]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	f003 020c 	and.w	r2, r3, #12
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d1eb      	bne.n	80047bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047e4:	4b27      	ldr	r3, [pc, #156]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d210      	bcs.n	8004814 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047f2:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f023 0207 	bic.w	r2, r3, #7
 80047fa:	4922      	ldr	r1, [pc, #136]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	4313      	orrs	r3, r2
 8004800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004802:	4b20      	ldr	r3, [pc, #128]	@ (8004884 <HAL_RCC_ClockConfig+0x1c0>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0307 	and.w	r3, r3, #7
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	429a      	cmp	r2, r3
 800480e:	d001      	beq.n	8004814 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e032      	b.n	800487a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	d008      	beq.n	8004832 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004820:	4b19      	ldr	r3, [pc, #100]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	4916      	ldr	r1, [pc, #88]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800482e:	4313      	orrs	r3, r2
 8004830:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d009      	beq.n	8004852 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800483e:	4b12      	ldr	r3, [pc, #72]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	490e      	ldr	r1, [pc, #56]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800484e:	4313      	orrs	r3, r2
 8004850:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004852:	f000 f821 	bl	8004898 <HAL_RCC_GetSysClockFreq>
 8004856:	4602      	mov	r2, r0
 8004858:	4b0b      	ldr	r3, [pc, #44]	@ (8004888 <HAL_RCC_ClockConfig+0x1c4>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	091b      	lsrs	r3, r3, #4
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	490a      	ldr	r1, [pc, #40]	@ (800488c <HAL_RCC_ClockConfig+0x1c8>)
 8004864:	5ccb      	ldrb	r3, [r1, r3]
 8004866:	fa22 f303 	lsr.w	r3, r2, r3
 800486a:	4a09      	ldr	r2, [pc, #36]	@ (8004890 <HAL_RCC_ClockConfig+0x1cc>)
 800486c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800486e:	4b09      	ldr	r3, [pc, #36]	@ (8004894 <HAL_RCC_ClockConfig+0x1d0>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f7fd fb12 	bl	8001e9c <HAL_InitTick>

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40022000 	.word	0x40022000
 8004888:	40021000 	.word	0x40021000
 800488c:	0800ecb4 	.word	0x0800ecb4
 8004890:	20000008 	.word	0x20000008
 8004894:	2000000c 	.word	0x2000000c

08004898 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800489e:	2300      	movs	r3, #0
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	2300      	movs	r3, #0
 80048a4:	60bb      	str	r3, [r7, #8]
 80048a6:	2300      	movs	r3, #0
 80048a8:	617b      	str	r3, [r7, #20]
 80048aa:	2300      	movs	r3, #0
 80048ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80048b2:	4b1e      	ldr	r3, [pc, #120]	@ (800492c <HAL_RCC_GetSysClockFreq+0x94>)
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f003 030c 	and.w	r3, r3, #12
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d002      	beq.n	80048c8 <HAL_RCC_GetSysClockFreq+0x30>
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d003      	beq.n	80048ce <HAL_RCC_GetSysClockFreq+0x36>
 80048c6:	e027      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048c8:	4b19      	ldr	r3, [pc, #100]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x98>)
 80048ca:	613b      	str	r3, [r7, #16]
      break;
 80048cc:	e027      	b.n	800491e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	0c9b      	lsrs	r3, r3, #18
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	4a17      	ldr	r2, [pc, #92]	@ (8004934 <HAL_RCC_GetSysClockFreq+0x9c>)
 80048d8:	5cd3      	ldrb	r3, [r2, r3]
 80048da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d010      	beq.n	8004908 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048e6:	4b11      	ldr	r3, [pc, #68]	@ (800492c <HAL_RCC_GetSysClockFreq+0x94>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	0c5b      	lsrs	r3, r3, #17
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	4a11      	ldr	r2, [pc, #68]	@ (8004938 <HAL_RCC_GetSysClockFreq+0xa0>)
 80048f2:	5cd3      	ldrb	r3, [r2, r3]
 80048f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a0d      	ldr	r2, [pc, #52]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x98>)
 80048fa:	fb03 f202 	mul.w	r2, r3, r2
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	fbb2 f3f3 	udiv	r3, r2, r3
 8004904:	617b      	str	r3, [r7, #20]
 8004906:	e004      	b.n	8004912 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	4a0c      	ldr	r2, [pc, #48]	@ (800493c <HAL_RCC_GetSysClockFreq+0xa4>)
 800490c:	fb02 f303 	mul.w	r3, r2, r3
 8004910:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	613b      	str	r3, [r7, #16]
      break;
 8004916:	e002      	b.n	800491e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004918:	4b05      	ldr	r3, [pc, #20]	@ (8004930 <HAL_RCC_GetSysClockFreq+0x98>)
 800491a:	613b      	str	r3, [r7, #16]
      break;
 800491c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800491e:	693b      	ldr	r3, [r7, #16]
}
 8004920:	4618      	mov	r0, r3
 8004922:	371c      	adds	r7, #28
 8004924:	46bd      	mov	sp, r7
 8004926:	bc80      	pop	{r7}
 8004928:	4770      	bx	lr
 800492a:	bf00      	nop
 800492c:	40021000 	.word	0x40021000
 8004930:	007a1200 	.word	0x007a1200
 8004934:	0800eccc 	.word	0x0800eccc
 8004938:	0800ecdc 	.word	0x0800ecdc
 800493c:	003d0900 	.word	0x003d0900

08004940 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004944:	4b02      	ldr	r3, [pc, #8]	@ (8004950 <HAL_RCC_GetHCLKFreq+0x10>)
 8004946:	681b      	ldr	r3, [r3, #0]
}
 8004948:	4618      	mov	r0, r3
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	20000008 	.word	0x20000008

08004954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004958:	f7ff fff2 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 800495c:	4602      	mov	r2, r0
 800495e:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	0a1b      	lsrs	r3, r3, #8
 8004964:	f003 0307 	and.w	r3, r3, #7
 8004968:	4903      	ldr	r1, [pc, #12]	@ (8004978 <HAL_RCC_GetPCLK1Freq+0x24>)
 800496a:	5ccb      	ldrb	r3, [r1, r3]
 800496c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004970:	4618      	mov	r0, r3
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40021000 	.word	0x40021000
 8004978:	0800ecc4 	.word	0x0800ecc4

0800497c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004980:	f7ff ffde 	bl	8004940 <HAL_RCC_GetHCLKFreq>
 8004984:	4602      	mov	r2, r0
 8004986:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	0adb      	lsrs	r3, r3, #11
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	4903      	ldr	r1, [pc, #12]	@ (80049a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004992:	5ccb      	ldrb	r3, [r1, r3]
 8004994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40021000 	.word	0x40021000
 80049a0:	0800ecc4 	.word	0x0800ecc4

080049a4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	220f      	movs	r2, #15
 80049b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80049b4:	4b11      	ldr	r3, [pc, #68]	@ (80049fc <HAL_RCC_GetClockConfig+0x58>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f003 0203 	and.w	r2, r3, #3
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80049c0:	4b0e      	ldr	r3, [pc, #56]	@ (80049fc <HAL_RCC_GetClockConfig+0x58>)
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80049cc:	4b0b      	ldr	r3, [pc, #44]	@ (80049fc <HAL_RCC_GetClockConfig+0x58>)
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80049d8:	4b08      	ldr	r3, [pc, #32]	@ (80049fc <HAL_RCC_GetClockConfig+0x58>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	08db      	lsrs	r3, r3, #3
 80049de:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80049e6:	4b06      	ldr	r3, [pc, #24]	@ (8004a00 <HAL_RCC_GetClockConfig+0x5c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0207 	and.w	r2, r3, #7
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80049f2:	bf00      	nop
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40022000 	.word	0x40022000

08004a04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a0c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a38 <RCC_Delay+0x34>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a0a      	ldr	r2, [pc, #40]	@ (8004a3c <RCC_Delay+0x38>)
 8004a12:	fba2 2303 	umull	r2, r3, r2, r3
 8004a16:	0a5b      	lsrs	r3, r3, #9
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	fb02 f303 	mul.w	r3, r2, r3
 8004a1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a20:	bf00      	nop
  }
  while (Delay --);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	1e5a      	subs	r2, r3, #1
 8004a26:	60fa      	str	r2, [r7, #12]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f9      	bne.n	8004a20 <RCC_Delay+0x1c>
}
 8004a2c:	bf00      	nop
 8004a2e:	bf00      	nop
 8004a30:	3714      	adds	r7, #20
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bc80      	pop	{r7}
 8004a36:	4770      	bx	lr
 8004a38:	20000008 	.word	0x20000008
 8004a3c:	10624dd3 	.word	0x10624dd3

08004a40 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	613b      	str	r3, [r7, #16]
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d07d      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a60:	4b4f      	ldr	r3, [pc, #316]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10d      	bne.n	8004a88 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a6c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	4a4b      	ldr	r2, [pc, #300]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a76:	61d3      	str	r3, [r2, #28]
 8004a78:	4b49      	ldr	r3, [pc, #292]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a7a:	69db      	ldr	r3, [r3, #28]
 8004a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a84:	2301      	movs	r3, #1
 8004a86:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a88:	4b46      	ldr	r3, [pc, #280]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d118      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a94:	4b43      	ldr	r3, [pc, #268]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a42      	ldr	r2, [pc, #264]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004a9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aa0:	f7fd fba2 	bl	80021e8 <HAL_GetTick>
 8004aa4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aa6:	e008      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aa8:	f7fd fb9e 	bl	80021e8 <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b64      	cmp	r3, #100	@ 0x64
 8004ab4:	d901      	bls.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e06d      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aba:	4b3a      	ldr	r3, [pc, #232]	@ (8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d0f0      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ac6:	4b36      	ldr	r3, [pc, #216]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ace:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d02e      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ade:	68fa      	ldr	r2, [r7, #12]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d027      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004aee:	4b2e      	ldr	r3, [pc, #184]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004af0:	2201      	movs	r2, #1
 8004af2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004af4:	4b2c      	ldr	r3, [pc, #176]	@ (8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004afa:	4a29      	ldr	r2, [pc, #164]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d014      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b0a:	f7fd fb6d 	bl	80021e8 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b10:	e00a      	b.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7fd fb69 	bl	80021e8 <HAL_GetTick>
 8004b16:	4602      	mov	r2, r0
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d901      	bls.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e036      	b.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	f003 0302 	and.w	r3, r3, #2
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0ee      	beq.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	4917      	ldr	r1, [pc, #92]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004b46:	7dfb      	ldrb	r3, [r7, #23]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d105      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b4e:	69db      	ldr	r3, [r3, #28]
 8004b50:	4a13      	ldr	r2, [pc, #76]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b56:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d008      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b64:	4b0e      	ldr	r3, [pc, #56]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	490b      	ldr	r1, [pc, #44]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d008      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b82:	4b07      	ldr	r3, [pc, #28]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	4904      	ldr	r1, [pc, #16]	@ (8004ba0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3718      	adds	r7, #24
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	40021000 	.word	0x40021000
 8004ba4:	40007000 	.word	0x40007000
 8004ba8:	42420440 	.word	0x42420440

08004bac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	61fb      	str	r3, [r7, #28]
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	60fb      	str	r3, [r7, #12]
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b10      	cmp	r3, #16
 8004bcc:	d00a      	beq.n	8004be4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2b10      	cmp	r3, #16
 8004bd2:	f200 808a 	bhi.w	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d045      	beq.n	8004c68 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d075      	beq.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004be2:	e082      	b.n	8004cea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004be4:	4b46      	ldr	r3, [pc, #280]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004bea:	4b45      	ldr	r3, [pc, #276]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d07b      	beq.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	0c9b      	lsrs	r3, r3, #18
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	4a41      	ldr	r2, [pc, #260]	@ (8004d04 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004c00:	5cd3      	ldrb	r3, [r2, r3]
 8004c02:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d015      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	0c5b      	lsrs	r3, r3, #17
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	4a3b      	ldr	r2, [pc, #236]	@ (8004d08 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004c1a:	5cd3      	ldrb	r3, [r2, r3]
 8004c1c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00d      	beq.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004c28:	4a38      	ldr	r2, [pc, #224]	@ (8004d0c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	fb02 f303 	mul.w	r3, r2, r3
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	e004      	b.n	8004c44 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4a34      	ldr	r2, [pc, #208]	@ (8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004c3e:	fb02 f303 	mul.w	r3, r2, r3
 8004c42:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004c44:	4b2e      	ldr	r3, [pc, #184]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c50:	d102      	bne.n	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	61bb      	str	r3, [r7, #24]
      break;
 8004c56:	e04a      	b.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	4a2d      	ldr	r2, [pc, #180]	@ (8004d14 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c62:	085b      	lsrs	r3, r3, #1
 8004c64:	61bb      	str	r3, [r7, #24]
      break;
 8004c66:	e042      	b.n	8004cee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004c68:	4b25      	ldr	r3, [pc, #148]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c78:	d108      	bne.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d003      	beq.n	8004c8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004c84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c88:	61bb      	str	r3, [r7, #24]
 8004c8a:	e01f      	b.n	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c96:	d109      	bne.n	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004c98:	4b19      	ldr	r3, [pc, #100]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004ca4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	e00f      	b.n	8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cb6:	d11c      	bne.n	8004cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004cb8:	4b11      	ldr	r3, [pc, #68]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d016      	beq.n	8004cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004cc4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004cc8:	61bb      	str	r3, [r7, #24]
      break;
 8004cca:	e012      	b.n	8004cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ccc:	e011      	b.n	8004cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004cce:	f7ff fe55 	bl	800497c <HAL_RCC_GetPCLK2Freq>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	0b9b      	lsrs	r3, r3, #14
 8004cda:	f003 0303 	and.w	r3, r3, #3
 8004cde:	3301      	adds	r3, #1
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce6:	61bb      	str	r3, [r7, #24]
      break;
 8004ce8:	e004      	b.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004cea:	bf00      	nop
 8004cec:	e002      	b.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004cee:	bf00      	nop
 8004cf0:	e000      	b.n	8004cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004cf2:	bf00      	nop
    }
  }
  return (frequency);
 8004cf4:	69bb      	ldr	r3, [r7, #24]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3720      	adds	r7, #32
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	40021000 	.word	0x40021000
 8004d04:	0800ece0 	.word	0x0800ece0
 8004d08:	0800ecf0 	.word	0x0800ecf0
 8004d0c:	007a1200 	.word	0x007a1200
 8004d10:	003d0900 	.word	0x003d0900
 8004d14:	aaaaaaab 	.word	0xaaaaaaab

08004d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e041      	b.n	8004dae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 f839 	bl	8004db6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	4619      	mov	r1, r3
 8004d56:	4610      	mov	r0, r2
 8004d58:	f000 f99c 	bl	8005094 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}

08004db6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004dbe:	bf00      	nop
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bc80      	pop	{r7}
 8004dc6:	4770      	bx	lr

08004dc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d001      	beq.n	8004de0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e03a      	b.n	8004e56 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a18      	ldr	r2, [pc, #96]	@ (8004e60 <HAL_TIM_Base_Start_IT+0x98>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d00e      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x58>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e0a:	d009      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x58>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a14      	ldr	r2, [pc, #80]	@ (8004e64 <HAL_TIM_Base_Start_IT+0x9c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d004      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x58>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a13      	ldr	r2, [pc, #76]	@ (8004e68 <HAL_TIM_Base_Start_IT+0xa0>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d111      	bne.n	8004e44 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b06      	cmp	r3, #6
 8004e30:	d010      	beq.n	8004e54 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f042 0201 	orr.w	r2, r2, #1
 8004e40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e42:	e007      	b.n	8004e54 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	40012c00 	.word	0x40012c00
 8004e64:	40000400 	.word	0x40000400
 8004e68:	40000800 	.word	0x40000800

08004e6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d020      	beq.n	8004ed0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f003 0302 	and.w	r3, r3, #2
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d01b      	beq.n	8004ed0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f06f 0202 	mvn.w	r2, #2
 8004ea0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d003      	beq.n	8004ebe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f8d1 	bl	800505e <HAL_TIM_IC_CaptureCallback>
 8004ebc:	e005      	b.n	8004eca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f8c4 	bl	800504c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 f8d3 	bl	8005070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d020      	beq.n	8004f1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f003 0304 	and.w	r3, r3, #4
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d01b      	beq.n	8004f1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f06f 0204 	mvn.w	r2, #4
 8004eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 f8ab 	bl	800505e <HAL_TIM_IC_CaptureCallback>
 8004f08:	e005      	b.n	8004f16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f000 f89e 	bl	800504c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f8ad 	bl	8005070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d020      	beq.n	8004f68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f003 0308 	and.w	r3, r3, #8
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d01b      	beq.n	8004f68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f06f 0208 	mvn.w	r2, #8
 8004f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2204      	movs	r2, #4
 8004f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 f885 	bl	800505e <HAL_TIM_IC_CaptureCallback>
 8004f54:	e005      	b.n	8004f62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f878 	bl	800504c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f000 f887 	bl	8005070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f003 0310 	and.w	r3, r3, #16
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d020      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f003 0310 	and.w	r3, r3, #16
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d01b      	beq.n	8004fb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f06f 0210 	mvn.w	r2, #16
 8004f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2208      	movs	r2, #8
 8004f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 f85f 	bl	800505e <HAL_TIM_IC_CaptureCallback>
 8004fa0:	e005      	b.n	8004fae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f852 	bl	800504c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f861 	bl	8005070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00c      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d007      	beq.n	8004fd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f06f 0201 	mvn.w	r2, #1
 8004fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f7fc fd24 	bl	8001a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00c      	beq.n	8004ffc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d007      	beq.n	8004ffc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8c3 	bl	8005182 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00c      	beq.n	8005020 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800500c:	2b00      	cmp	r3, #0
 800500e:	d007      	beq.n	8005020 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f831 	bl	8005082 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00c      	beq.n	8005044 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f003 0320 	and.w	r3, r3, #32
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f06f 0220 	mvn.w	r2, #32
 800503c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f896 	bl	8005170 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr

0800505e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	bc80      	pop	{r7}
 800506e:	4770      	bx	lr

08005070 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	bc80      	pop	{r7}
 8005080:	4770      	bx	lr

08005082 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005082:	b480      	push	{r7}
 8005084:	b083      	sub	sp, #12
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr

08005094 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005164 <TIM_Base_SetConfig+0xd0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00b      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b2:	d007      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	4a2c      	ldr	r2, [pc, #176]	@ (8005168 <TIM_Base_SetConfig+0xd4>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d003      	beq.n	80050c4 <TIM_Base_SetConfig+0x30>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	4a2b      	ldr	r2, [pc, #172]	@ (800516c <TIM_Base_SetConfig+0xd8>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d108      	bne.n	80050d6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a22      	ldr	r2, [pc, #136]	@ (8005164 <TIM_Base_SetConfig+0xd0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00b      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050e4:	d007      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a1f      	ldr	r2, [pc, #124]	@ (8005168 <TIM_Base_SetConfig+0xd4>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d003      	beq.n	80050f6 <TIM_Base_SetConfig+0x62>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a1e      	ldr	r2, [pc, #120]	@ (800516c <TIM_Base_SetConfig+0xd8>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d108      	bne.n	8005108 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	4313      	orrs	r3, r2
 8005106:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	689a      	ldr	r2, [r3, #8]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a0d      	ldr	r2, [pc, #52]	@ (8005164 <TIM_Base_SetConfig+0xd0>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d103      	bne.n	800513c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	d005      	beq.n	800515a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f023 0201 	bic.w	r2, r3, #1
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	611a      	str	r2, [r3, #16]
  }
}
 800515a:	bf00      	nop
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr
 8005164:	40012c00 	.word	0x40012c00
 8005168:	40000400 	.word	0x40000400
 800516c:	40000800 	.word	0x40000800

08005170 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	bc80      	pop	{r7}
 8005180:	4770      	bx	lr

08005182 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800518a:	bf00      	nop
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr

08005194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e042      	b.n	800522c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d106      	bne.n	80051c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7fc fe1a 	bl	8001df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2224      	movs	r2, #36	@ 0x24
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 fdb7 	bl	8005d4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	695a      	ldr	r2, [r3, #20]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800520c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2220      	movs	r2, #32
 8005220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08a      	sub	sp, #40	@ 0x28
 8005238:	af02      	add	r7, sp, #8
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	603b      	str	r3, [r7, #0]
 8005240:	4613      	mov	r3, r2
 8005242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b20      	cmp	r3, #32
 8005252:	d175      	bne.n	8005340 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d002      	beq.n	8005260 <HAL_UART_Transmit+0x2c>
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e06e      	b.n	8005342 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2221      	movs	r2, #33	@ 0x21
 800526e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005272:	f7fc ffb9 	bl	80021e8 <HAL_GetTick>
 8005276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	88fa      	ldrh	r2, [r7, #6]
 800527c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	88fa      	ldrh	r2, [r7, #6]
 8005282:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528c:	d108      	bne.n	80052a0 <HAL_UART_Transmit+0x6c>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d104      	bne.n	80052a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	e003      	b.n	80052a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052a8:	e02e      	b.n	8005308 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	2180      	movs	r1, #128	@ 0x80
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fb1c 	bl	80058f2 <UART_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e03a      	b.n	8005342 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10b      	bne.n	80052ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	3302      	adds	r3, #2
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	e007      	b.n	80052fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	781a      	ldrb	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	3301      	adds	r3, #1
 80052f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052fe:	b29b      	uxth	r3, r3
 8005300:	3b01      	subs	r3, #1
 8005302:	b29a      	uxth	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1cb      	bne.n	80052aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2200      	movs	r2, #0
 800531a:	2140      	movs	r1, #64	@ 0x40
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fae8 	bl	80058f2 <UART_WaitOnFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2220      	movs	r2, #32
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e006      	b.n	8005342 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800533c:	2300      	movs	r3, #0
 800533e:	e000      	b.n	8005342 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005340:	2302      	movs	r3, #2
  }
}
 8005342:	4618      	mov	r0, r3
 8005344:	3720      	adds	r7, #32
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b084      	sub	sp, #16
 800534e:	af00      	add	r7, sp, #0
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	4613      	mov	r3, r2
 8005356:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b20      	cmp	r3, #32
 8005362:	d112      	bne.n	800538a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <HAL_UART_Receive_IT+0x26>
 800536a:	88fb      	ldrh	r3, [r7, #6]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e00b      	b.n	800538c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800537a:	88fb      	ldrh	r3, [r7, #6]
 800537c:	461a      	mov	r2, r3
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 fb0f 	bl	80059a4 <UART_Start_Receive_IT>
 8005386:	4603      	mov	r3, r0
 8005388:	e000      	b.n	800538c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
  }
}
 800538c:	4618      	mov	r0, r3
 800538e:	3710      	adds	r7, #16
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b0ba      	sub	sp, #232	@ 0xe8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053c0:	2300      	movs	r3, #0
 80053c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ca:	f003 030f 	and.w	r3, r3, #15
 80053ce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80053d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10f      	bne.n	80053fa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d009      	beq.n	80053fa <HAL_UART_IRQHandler+0x66>
 80053e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d003      	beq.n	80053fa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fbec 	bl	8005bd0 <UART_Receive_IT>
      return;
 80053f8:	e25b      	b.n	80058b2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f000 80de 	beq.w	80055c0 <HAL_UART_IRQHandler+0x22c>
 8005404:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005408:	f003 0301 	and.w	r3, r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d106      	bne.n	800541e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005414:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 80d1 	beq.w	80055c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800541e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00b      	beq.n	8005442 <HAL_UART_IRQHandler+0xae>
 800542a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800542e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d005      	beq.n	8005442 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543a:	f043 0201 	orr.w	r2, r3, #1
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00b      	beq.n	8005466 <HAL_UART_IRQHandler+0xd2>
 800544e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800545e:	f043 0202 	orr.w	r2, r3, #2
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <HAL_UART_IRQHandler+0xf6>
 8005472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005482:	f043 0204 	orr.w	r2, r3, #4
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800548a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548e:	f003 0308 	and.w	r3, r3, #8
 8005492:	2b00      	cmp	r3, #0
 8005494:	d011      	beq.n	80054ba <HAL_UART_IRQHandler+0x126>
 8005496:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800549a:	f003 0320 	and.w	r3, r3, #32
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d105      	bne.n	80054ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054a6:	f003 0301 	and.w	r3, r3, #1
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d005      	beq.n	80054ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b2:	f043 0208 	orr.w	r2, r3, #8
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 81f2 	beq.w	80058a8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c8:	f003 0320 	and.w	r3, r3, #32
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d008      	beq.n	80054e2 <HAL_UART_IRQHandler+0x14e>
 80054d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d4:	f003 0320 	and.w	r3, r3, #32
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d002      	beq.n	80054e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 fb77 	bl	8005bd0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bf14      	ite	ne
 80054f0:	2301      	movne	r3, #1
 80054f2:	2300      	moveq	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fe:	f003 0308 	and.w	r3, r3, #8
 8005502:	2b00      	cmp	r3, #0
 8005504:	d103      	bne.n	800550e <HAL_UART_IRQHandler+0x17a>
 8005506:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d04f      	beq.n	80055ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f000 fa81 	bl	8005a16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551e:	2b00      	cmp	r3, #0
 8005520:	d041      	beq.n	80055a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	3314      	adds	r3, #20
 8005528:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800552c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005530:	e853 3f00 	ldrex	r3, [r3]
 8005534:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005538:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800553c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005540:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	3314      	adds	r3, #20
 800554a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800554e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005552:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800555a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800555e:	e841 2300 	strex	r3, r2, [r1]
 8005562:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005566:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1d9      	bne.n	8005522 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005572:	2b00      	cmp	r3, #0
 8005574:	d013      	beq.n	800559e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800557a:	4a7e      	ldr	r2, [pc, #504]	@ (8005774 <HAL_UART_IRQHandler+0x3e0>)
 800557c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005582:	4618      	mov	r0, r3
 8005584:	f7fd fbd0 	bl	8002d28 <HAL_DMA_Abort_IT>
 8005588:	4603      	mov	r3, r0
 800558a:	2b00      	cmp	r3, #0
 800558c:	d016      	beq.n	80055bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005598:	4610      	mov	r0, r2
 800559a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800559c:	e00e      	b.n	80055bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f993 	bl	80058ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055a4:	e00a      	b.n	80055bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f98f 	bl	80058ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ac:	e006      	b.n	80055bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 f98b 	bl	80058ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055ba:	e175      	b.n	80058a8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055bc:	bf00      	nop
    return;
 80055be:	e173      	b.n	80058a8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	f040 814f 	bne.w	8005868 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80055ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ce:	f003 0310 	and.w	r3, r3, #16
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	f000 8148 	beq.w	8005868 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80055d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055dc:	f003 0310 	and.w	r3, r3, #16
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 8141 	beq.w	8005868 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055e6:	2300      	movs	r3, #0
 80055e8:	60bb      	str	r3, [r7, #8]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	60bb      	str	r3, [r7, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	60bb      	str	r3, [r7, #8]
 80055fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 80b6 	beq.w	8005778 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005618:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800561c:	2b00      	cmp	r3, #0
 800561e:	f000 8145 	beq.w	80058ac <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005626:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800562a:	429a      	cmp	r2, r3
 800562c:	f080 813e 	bcs.w	80058ac <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005636:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	2b20      	cmp	r3, #32
 8005640:	f000 8088 	beq.w	8005754 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005652:	e853 3f00 	ldrex	r3, [r3]
 8005656:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800565a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800565e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005662:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	330c      	adds	r3, #12
 800566c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005670:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005674:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800567c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005688:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1d9      	bne.n	8005644 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3314      	adds	r3, #20
 8005696:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056a2:	f023 0301 	bic.w	r3, r3, #1
 80056a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3314      	adds	r3, #20
 80056b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056b4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80056c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e1      	bne.n	8005690 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3314      	adds	r3, #20
 80056d2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80056dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3314      	adds	r3, #20
 80056ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80056f0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80056f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80056f6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80056f8:	e841 2300 	strex	r3, r2, [r1]
 80056fc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005700:	2b00      	cmp	r3, #0
 8005702:	d1e3      	bne.n	80056cc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	330c      	adds	r3, #12
 8005718:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571c:	e853 3f00 	ldrex	r3, [r3]
 8005720:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005722:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005724:	f023 0310 	bic.w	r3, r3, #16
 8005728:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005736:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005738:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800573c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800573e:	e841 2300 	strex	r3, r2, [r1]
 8005742:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005744:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1e3      	bne.n	8005712 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800574e:	4618      	mov	r0, r3
 8005750:	f7fd faaf 	bl	8002cb2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005762:	b29b      	uxth	r3, r3
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	b29b      	uxth	r3, r3
 8005768:	4619      	mov	r1, r3
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f8b6 	bl	80058dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005770:	e09c      	b.n	80058ac <HAL_UART_IRQHandler+0x518>
 8005772:	bf00      	nop
 8005774:	08005adb 	.word	0x08005adb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005780:	b29b      	uxth	r3, r3
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800578c:	b29b      	uxth	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	f000 808e 	beq.w	80058b0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005794:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 8089 	beq.w	80058b0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	330c      	adds	r3, #12
 80057a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a8:	e853 3f00 	ldrex	r3, [r3]
 80057ac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057b4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	330c      	adds	r3, #12
 80057be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80057c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057c8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1e3      	bne.n	800579e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3314      	adds	r3, #20
 80057dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	623b      	str	r3, [r7, #32]
   return(result);
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f023 0301 	bic.w	r3, r3, #1
 80057ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3314      	adds	r3, #20
 80057f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80057fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005802:	e841 2300 	strex	r3, r2, [r1]
 8005806:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1e3      	bne.n	80057d6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2220      	movs	r2, #32
 8005812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	330c      	adds	r3, #12
 8005822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	e853 3f00 	ldrex	r3, [r3]
 800582a:	60fb      	str	r3, [r7, #12]
   return(result);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0310 	bic.w	r3, r3, #16
 8005832:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	330c      	adds	r3, #12
 800583c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005840:	61fa      	str	r2, [r7, #28]
 8005842:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005844:	69b9      	ldr	r1, [r7, #24]
 8005846:	69fa      	ldr	r2, [r7, #28]
 8005848:	e841 2300 	strex	r3, r2, [r1]
 800584c:	617b      	str	r3, [r7, #20]
   return(result);
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1e3      	bne.n	800581c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800585a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800585e:	4619      	mov	r1, r3
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f83b 	bl	80058dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005866:	e023      	b.n	80058b0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005868:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800586c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005870:	2b00      	cmp	r3, #0
 8005872:	d009      	beq.n	8005888 <HAL_UART_IRQHandler+0x4f4>
 8005874:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f93e 	bl	8005b02 <UART_Transmit_IT>
    return;
 8005886:	e014      	b.n	80058b2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005888:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800588c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00e      	beq.n	80058b2 <HAL_UART_IRQHandler+0x51e>
 8005894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	d008      	beq.n	80058b2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 f97d 	bl	8005ba0 <UART_EndTransmit_IT>
    return;
 80058a6:	e004      	b.n	80058b2 <HAL_UART_IRQHandler+0x51e>
    return;
 80058a8:	bf00      	nop
 80058aa:	e002      	b.n	80058b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80058ac:	bf00      	nop
 80058ae:	e000      	b.n	80058b2 <HAL_UART_IRQHandler+0x51e>
      return;
 80058b0:	bf00      	nop
  }
}
 80058b2:	37e8      	adds	r7, #232	@ 0xe8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr

080058ca <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80058d2:	bf00      	nop
 80058d4:	370c      	adds	r7, #12
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr

080058dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80058dc:	b480      	push	{r7}
 80058de:	b083      	sub	sp, #12
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80058e8:	bf00      	nop
 80058ea:	370c      	adds	r7, #12
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bc80      	pop	{r7}
 80058f0:	4770      	bx	lr

080058f2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b086      	sub	sp, #24
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	60f8      	str	r0, [r7, #12]
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	603b      	str	r3, [r7, #0]
 80058fe:	4613      	mov	r3, r2
 8005900:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005902:	e03b      	b.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005904:	6a3b      	ldr	r3, [r7, #32]
 8005906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800590a:	d037      	beq.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800590c:	f7fc fc6c 	bl	80021e8 <HAL_GetTick>
 8005910:	4602      	mov	r2, r0
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	1ad3      	subs	r3, r2, r3
 8005916:	6a3a      	ldr	r2, [r7, #32]
 8005918:	429a      	cmp	r2, r3
 800591a:	d302      	bcc.n	8005922 <UART_WaitOnFlagUntilTimeout+0x30>
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e03a      	b.n	800599c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f003 0304 	and.w	r3, r3, #4
 8005930:	2b00      	cmp	r3, #0
 8005932:	d023      	beq.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	2b80      	cmp	r3, #128	@ 0x80
 8005938:	d020      	beq.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b40      	cmp	r3, #64	@ 0x40
 800593e:	d01d      	beq.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0308 	and.w	r3, r3, #8
 800594a:	2b08      	cmp	r3, #8
 800594c:	d116      	bne.n	800597c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800594e:	2300      	movs	r3, #0
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	617b      	str	r3, [r7, #20]
 8005962:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005964:	68f8      	ldr	r0, [r7, #12]
 8005966:	f000 f856 	bl	8005a16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2208      	movs	r2, #8
 800596e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e00f      	b.n	800599c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	4013      	ands	r3, r2
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	429a      	cmp	r2, r3
 800598a:	bf0c      	ite	eq
 800598c:	2301      	moveq	r3, #1
 800598e:	2300      	movne	r3, #0
 8005990:	b2db      	uxtb	r3, r3
 8005992:	461a      	mov	r2, r3
 8005994:	79fb      	ldrb	r3, [r7, #7]
 8005996:	429a      	cmp	r2, r3
 8005998:	d0b4      	beq.n	8005904 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3718      	adds	r7, #24
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	4613      	mov	r3, r2
 80059b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	88fa      	ldrh	r2, [r7, #6]
 80059bc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	88fa      	ldrh	r2, [r7, #6]
 80059c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2222      	movs	r2, #34	@ 0x22
 80059ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d007      	beq.n	80059ea <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059e8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	695a      	ldr	r2, [r3, #20]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f042 0201 	orr.w	r2, r2, #1
 80059f8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68da      	ldr	r2, [r3, #12]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0220 	orr.w	r2, r2, #32
 8005a08:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr

08005a16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b095      	sub	sp, #84	@ 0x54
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	330c      	adds	r3, #12
 8005a24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a28:	e853 3f00 	ldrex	r3, [r3]
 8005a2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	330c      	adds	r3, #12
 8005a3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e5      	bne.n	8005a1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3314      	adds	r3, #20
 8005a58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	6a3b      	ldr	r3, [r7, #32]
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	f023 0301 	bic.w	r3, r3, #1
 8005a68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3314      	adds	r3, #20
 8005a70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1e5      	bne.n	8005a52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d119      	bne.n	8005ac2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	330c      	adds	r3, #12
 8005a94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	e853 3f00 	ldrex	r3, [r3]
 8005a9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	f023 0310 	bic.w	r3, r3, #16
 8005aa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	330c      	adds	r3, #12
 8005aac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aae:	61ba      	str	r2, [r7, #24]
 8005ab0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab2:	6979      	ldr	r1, [r7, #20]
 8005ab4:	69ba      	ldr	r2, [r7, #24]
 8005ab6:	e841 2300 	strex	r3, r2, [r1]
 8005aba:	613b      	str	r3, [r7, #16]
   return(result);
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d1e5      	bne.n	8005a8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2200      	movs	r2, #0
 8005ace:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ad0:	bf00      	nop
 8005ad2:	3754      	adds	r7, #84	@ 0x54
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bc80      	pop	{r7}
 8005ad8:	4770      	bx	lr

08005ada <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b084      	sub	sp, #16
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7ff fee8 	bl	80058ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005afa:	bf00      	nop
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}

08005b02 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b085      	sub	sp, #20
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b21      	cmp	r3, #33	@ 0x21
 8005b14:	d13e      	bne.n	8005b94 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b1e:	d114      	bne.n	8005b4a <UART_Transmit_IT+0x48>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d110      	bne.n	8005b4a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a1b      	ldr	r3, [r3, #32]
 8005b2c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b3c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	1c9a      	adds	r2, r3, #2
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	621a      	str	r2, [r3, #32]
 8005b48:	e008      	b.n	8005b5c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	1c59      	adds	r1, r3, #1
 8005b50:	687a      	ldr	r2, [r7, #4]
 8005b52:	6211      	str	r1, [r2, #32]
 8005b54:	781a      	ldrb	r2, [r3, #0]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	3b01      	subs	r3, #1
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	4619      	mov	r1, r3
 8005b6a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10f      	bne.n	8005b90 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b7e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b8e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	e000      	b.n	8005b96 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
  }
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr

08005ba0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68da      	ldr	r2, [r3, #12]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bb6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f7ff fe79 	bl	80058b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005bc6:	2300      	movs	r3, #0
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3708      	adds	r7, #8
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b08c      	sub	sp, #48	@ 0x30
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b22      	cmp	r3, #34	@ 0x22
 8005be2:	f040 80ae 	bne.w	8005d42 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bee:	d117      	bne.n	8005c20 <UART_Receive_IT+0x50>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d113      	bne.n	8005c20 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	1c9a      	adds	r2, r3, #2
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c1e:	e026      	b.n	8005c6e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c32:	d007      	beq.n	8005c44 <UART_Receive_IT+0x74>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d10a      	bne.n	8005c52 <UART_Receive_IT+0x82>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d106      	bne.n	8005c52 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4e:	701a      	strb	r2, [r3, #0]
 8005c50:	e008      	b.n	8005c64 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c62:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c68:	1c5a      	adds	r2, r3, #1
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d15d      	bne.n	8005d3e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68da      	ldr	r2, [r3, #12]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f022 0220 	bic.w	r2, r2, #32
 8005c90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ca0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	695a      	ldr	r2, [r3, #20]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0201 	bic.w	r2, r2, #1
 8005cb0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2220      	movs	r2, #32
 8005cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d135      	bne.n	8005d34 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	330c      	adds	r3, #12
 8005cd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	e853 3f00 	ldrex	r3, [r3]
 8005cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	f023 0310 	bic.w	r3, r3, #16
 8005ce4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	330c      	adds	r3, #12
 8005cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cee:	623a      	str	r2, [r7, #32]
 8005cf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf2:	69f9      	ldr	r1, [r7, #28]
 8005cf4:	6a3a      	ldr	r2, [r7, #32]
 8005cf6:	e841 2300 	strex	r3, r2, [r1]
 8005cfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1e5      	bne.n	8005cce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0310 	and.w	r3, r3, #16
 8005d0c:	2b10      	cmp	r3, #16
 8005d0e:	d10a      	bne.n	8005d26 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d10:	2300      	movs	r3, #0
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	60fb      	str	r3, [r7, #12]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	60fb      	str	r3, [r7, #12]
 8005d24:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d2a:	4619      	mov	r1, r3
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f7ff fdd5 	bl	80058dc <HAL_UARTEx_RxEventCallback>
 8005d32:	e002      	b.n	8005d3a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7fb fccd 	bl	80016d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	e002      	b.n	8005d44 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	e000      	b.n	8005d44 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d42:	2302      	movs	r3, #2
  }
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3730      	adds	r7, #48	@ 0x30
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	68da      	ldr	r2, [r3, #12]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	430a      	orrs	r2, r1
 8005d68:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689a      	ldr	r2, [r3, #8]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	431a      	orrs	r2, r3
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005d86:	f023 030c 	bic.w	r3, r3, #12
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6812      	ldr	r2, [r2, #0]
 8005d8e:	68b9      	ldr	r1, [r7, #8]
 8005d90:	430b      	orrs	r3, r1
 8005d92:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	699a      	ldr	r2, [r3, #24]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	430a      	orrs	r2, r1
 8005da8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a2c      	ldr	r2, [pc, #176]	@ (8005e60 <UART_SetConfig+0x114>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d103      	bne.n	8005dbc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005db4:	f7fe fde2 	bl	800497c <HAL_RCC_GetPCLK2Freq>
 8005db8:	60f8      	str	r0, [r7, #12]
 8005dba:	e002      	b.n	8005dc2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005dbc:	f7fe fdca 	bl	8004954 <HAL_RCC_GetPCLK1Freq>
 8005dc0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dc2:	68fa      	ldr	r2, [r7, #12]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	009a      	lsls	r2, r3, #2
 8005dcc:	441a      	add	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd8:	4a22      	ldr	r2, [pc, #136]	@ (8005e64 <UART_SetConfig+0x118>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	0119      	lsls	r1, r3, #4
 8005de2:	68fa      	ldr	r2, [r7, #12]
 8005de4:	4613      	mov	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	009a      	lsls	r2, r3, #2
 8005dec:	441a      	add	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005df8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e64 <UART_SetConfig+0x118>)
 8005dfa:	fba3 0302 	umull	r0, r3, r3, r2
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	2064      	movs	r0, #100	@ 0x64
 8005e02:	fb00 f303 	mul.w	r3, r0, r3
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	3332      	adds	r3, #50	@ 0x32
 8005e0c:	4a15      	ldr	r2, [pc, #84]	@ (8005e64 <UART_SetConfig+0x118>)
 8005e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e12:	095b      	lsrs	r3, r3, #5
 8005e14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e18:	4419      	add	r1, r3
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	4613      	mov	r3, r2
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4413      	add	r3, r2
 8005e22:	009a      	lsls	r2, r3, #2
 8005e24:	441a      	add	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e30:	4b0c      	ldr	r3, [pc, #48]	@ (8005e64 <UART_SetConfig+0x118>)
 8005e32:	fba3 0302 	umull	r0, r3, r3, r2
 8005e36:	095b      	lsrs	r3, r3, #5
 8005e38:	2064      	movs	r0, #100	@ 0x64
 8005e3a:	fb00 f303 	mul.w	r3, r0, r3
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	011b      	lsls	r3, r3, #4
 8005e42:	3332      	adds	r3, #50	@ 0x32
 8005e44:	4a07      	ldr	r2, [pc, #28]	@ (8005e64 <UART_SetConfig+0x118>)
 8005e46:	fba2 2303 	umull	r2, r3, r2, r3
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	f003 020f 	and.w	r2, r3, #15
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	440a      	add	r2, r1
 8005e56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005e58:	bf00      	nop
 8005e5a:	3710      	adds	r7, #16
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	40013800 	.word	0x40013800
 8005e64:	51eb851f 	.word	0x51eb851f

08005e68 <__NVIC_SetPriority>:
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	4603      	mov	r3, r0
 8005e70:	6039      	str	r1, [r7, #0]
 8005e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	db0a      	blt.n	8005e92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	490c      	ldr	r1, [pc, #48]	@ (8005eb4 <__NVIC_SetPriority+0x4c>)
 8005e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e86:	0112      	lsls	r2, r2, #4
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	440b      	add	r3, r1
 8005e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e90:	e00a      	b.n	8005ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	4908      	ldr	r1, [pc, #32]	@ (8005eb8 <__NVIC_SetPriority+0x50>)
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	f003 030f 	and.w	r3, r3, #15
 8005e9e:	3b04      	subs	r3, #4
 8005ea0:	0112      	lsls	r2, r2, #4
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	761a      	strb	r2, [r3, #24]
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	e000e100 	.word	0xe000e100
 8005eb8:	e000ed00 	.word	0xe000ed00

08005ebc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005ec0:	4b05      	ldr	r3, [pc, #20]	@ (8005ed8 <SysTick_Handler+0x1c>)
 8005ec2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005ec4:	f002 fbb6 	bl	8008634 <xTaskGetSchedulerState>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d001      	beq.n	8005ed2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ece:	f003 fa5b 	bl	8009388 <xPortSysTickHandler>
  }
}
 8005ed2:	bf00      	nop
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	e000e010 	.word	0xe000e010

08005edc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005ee0:	2100      	movs	r1, #0
 8005ee2:	f06f 0004 	mvn.w	r0, #4
 8005ee6:	f7ff ffbf 	bl	8005e68 <__NVIC_SetPriority>
#endif
}
 8005eea:	bf00      	nop
 8005eec:	bd80      	pop	{r7, pc}
	...

08005ef0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef6:	f3ef 8305 	mrs	r3, IPSR
 8005efa:	603b      	str	r3, [r7, #0]
  return(result);
 8005efc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005f02:	f06f 0305 	mvn.w	r3, #5
 8005f06:	607b      	str	r3, [r7, #4]
 8005f08:	e00c      	b.n	8005f24 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f0a:	4b09      	ldr	r3, [pc, #36]	@ (8005f30 <osKernelInitialize+0x40>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d105      	bne.n	8005f1e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005f12:	4b07      	ldr	r3, [pc, #28]	@ (8005f30 <osKernelInitialize+0x40>)
 8005f14:	2201      	movs	r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	607b      	str	r3, [r7, #4]
 8005f1c:	e002      	b.n	8005f24 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f24:	687b      	ldr	r3, [r7, #4]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bc80      	pop	{r7}
 8005f2e:	4770      	bx	lr
 8005f30:	200003d0 	.word	0x200003d0

08005f34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f3a:	f3ef 8305 	mrs	r3, IPSR
 8005f3e:	603b      	str	r3, [r7, #0]
  return(result);
 8005f40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005f46:	f06f 0305 	mvn.w	r3, #5
 8005f4a:	607b      	str	r3, [r7, #4]
 8005f4c:	e010      	b.n	8005f70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f7c <osKernelStart+0x48>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d109      	bne.n	8005f6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f56:	f7ff ffc1 	bl	8005edc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f5a:	4b08      	ldr	r3, [pc, #32]	@ (8005f7c <osKernelStart+0x48>)
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f60:	f001 fefa 	bl	8007d58 <vTaskStartScheduler>
      stat = osOK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	607b      	str	r3, [r7, #4]
 8005f68:	e002      	b.n	8005f70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f70:	687b      	ldr	r3, [r7, #4]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	200003d0 	.word	0x200003d0

08005f80 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f86:	f3ef 8305 	mrs	r3, IPSR
 8005f8a:	603b      	str	r3, [r7, #0]
  return(result);
 8005f8c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8005f92:	f002 f803 	bl	8007f9c <xTaskGetTickCountFromISR>
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	e002      	b.n	8005fa0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8005f9a:	f001 fff1 	bl	8007f80 <xTaskGetTickCount>
 8005f9e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8005fa0:	687b      	ldr	r3, [r7, #4]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b08e      	sub	sp, #56	@ 0x38
 8005fae:	af04      	add	r7, sp, #16
 8005fb0:	60f8      	str	r0, [r7, #12]
 8005fb2:	60b9      	str	r1, [r7, #8]
 8005fb4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fba:	f3ef 8305 	mrs	r3, IPSR
 8005fbe:	617b      	str	r3, [r7, #20]
  return(result);
 8005fc0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d17e      	bne.n	80060c4 <osThreadNew+0x11a>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d07b      	beq.n	80060c4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005fcc:	2380      	movs	r3, #128	@ 0x80
 8005fce:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005fd0:	2318      	movs	r3, #24
 8005fd2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005fdc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d045      	beq.n	8006070 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d002      	beq.n	8005ff2 <osThreadNew+0x48>
        name = attr->name;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d002      	beq.n	8006000 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d008      	beq.n	8006018 <osThreadNew+0x6e>
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	2b38      	cmp	r3, #56	@ 0x38
 800600a:	d805      	bhi.n	8006018 <osThreadNew+0x6e>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <osThreadNew+0x72>
        return (NULL);
 8006018:	2300      	movs	r3, #0
 800601a:	e054      	b.n	80060c6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d003      	beq.n	800602c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	089b      	lsrs	r3, r3, #2
 800602a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d00e      	beq.n	8006052 <osThreadNew+0xa8>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	2b5b      	cmp	r3, #91	@ 0x5b
 800603a:	d90a      	bls.n	8006052 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006040:	2b00      	cmp	r3, #0
 8006042:	d006      	beq.n	8006052 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <osThreadNew+0xa8>
        mem = 1;
 800604c:	2301      	movs	r3, #1
 800604e:	61bb      	str	r3, [r7, #24]
 8006050:	e010      	b.n	8006074 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10c      	bne.n	8006074 <osThreadNew+0xca>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d108      	bne.n	8006074 <osThreadNew+0xca>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d104      	bne.n	8006074 <osThreadNew+0xca>
          mem = 0;
 800606a:	2300      	movs	r3, #0
 800606c:	61bb      	str	r3, [r7, #24]
 800606e:	e001      	b.n	8006074 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006070:	2300      	movs	r3, #0
 8006072:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d110      	bne.n	800609c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006082:	9202      	str	r2, [sp, #8]
 8006084:	9301      	str	r3, [sp, #4]
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	6a3a      	ldr	r2, [r7, #32]
 800608e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f001 fc3b 	bl	800790c <xTaskCreateStatic>
 8006096:	4603      	mov	r3, r0
 8006098:	613b      	str	r3, [r7, #16]
 800609a:	e013      	b.n	80060c4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800609c:	69bb      	ldr	r3, [r7, #24]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d110      	bne.n	80060c4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	b29a      	uxth	r2, r3
 80060a6:	f107 0310 	add.w	r3, r7, #16
 80060aa:	9301      	str	r3, [sp, #4]
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f001 fc89 	bl	80079cc <xTaskCreate>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b01      	cmp	r3, #1
 80060be:	d001      	beq.n	80060c4 <osThreadNew+0x11a>
            hTask = NULL;
 80060c0:	2300      	movs	r3, #0
 80060c2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80060c4:	693b      	ldr	r3, [r7, #16]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3728      	adds	r7, #40	@ 0x28
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b086      	sub	sp, #24
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060d6:	f3ef 8305 	mrs	r3, IPSR
 80060da:	60fb      	str	r3, [r7, #12]
  return(result);
 80060dc:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <osDelayUntil+0x1c>
    stat = osErrorISR;
 80060e2:	f06f 0305 	mvn.w	r3, #5
 80060e6:	617b      	str	r3, [r7, #20]
 80060e8:	e019      	b.n	800611e <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80060ee:	f001 ff47 	bl	8007f80 <xTaskGetTickCount>
 80060f2:	4603      	mov	r3, r0
 80060f4:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d009      	beq.n	8006118 <osDelayUntil+0x4a>
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	2b00      	cmp	r3, #0
 8006108:	db06      	blt.n	8006118 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800610a:	f107 0308 	add.w	r3, r7, #8
 800610e:	6939      	ldr	r1, [r7, #16]
 8006110:	4618      	mov	r0, r3
 8006112:	f001 fda1 	bl	8007c58 <vTaskDelayUntil>
 8006116:	e002      	b.n	800611e <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006118:	f06f 0303 	mvn.w	r3, #3
 800611c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800611e:	697b      	ldr	r3, [r7, #20]
}
 8006120:	4618      	mov	r0, r3
 8006122:	3718      	adds	r7, #24
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006128:	b580      	push	{r7, lr}
 800612a:	b088      	sub	sp, #32
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006130:	2300      	movs	r3, #0
 8006132:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006134:	f3ef 8305 	mrs	r3, IPSR
 8006138:	60bb      	str	r3, [r7, #8]
  return(result);
 800613a:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800613c:	2b00      	cmp	r3, #0
 800613e:	d174      	bne.n	800622a <osMutexNew+0x102>
    if (attr != NULL) {
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <osMutexNew+0x26>
      type = attr->attr_bits;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	61bb      	str	r3, [r7, #24]
 800614c:	e001      	b.n	8006152 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d002      	beq.n	8006162 <osMutexNew+0x3a>
      rmtx = 1U;
 800615c:	2301      	movs	r3, #1
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	e001      	b.n	8006166 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	f003 0308 	and.w	r3, r3, #8
 800616c:	2b00      	cmp	r3, #0
 800616e:	d15c      	bne.n	800622a <osMutexNew+0x102>
      mem = -1;
 8006170:	f04f 33ff 	mov.w	r3, #4294967295
 8006174:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d015      	beq.n	80061a8 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d006      	beq.n	8006192 <osMutexNew+0x6a>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	2b4f      	cmp	r3, #79	@ 0x4f
 800618a:	d902      	bls.n	8006192 <osMutexNew+0x6a>
          mem = 1;
 800618c:	2301      	movs	r3, #1
 800618e:	613b      	str	r3, [r7, #16]
 8006190:	e00c      	b.n	80061ac <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d108      	bne.n	80061ac <osMutexNew+0x84>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d104      	bne.n	80061ac <osMutexNew+0x84>
            mem = 0;
 80061a2:	2300      	movs	r3, #0
 80061a4:	613b      	str	r3, [r7, #16]
 80061a6:	e001      	b.n	80061ac <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d112      	bne.n	80061d8 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d007      	beq.n	80061c8 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	4619      	mov	r1, r3
 80061be:	2004      	movs	r0, #4
 80061c0:	f000 fc39 	bl	8006a36 <xQueueCreateMutexStatic>
 80061c4:	61f8      	str	r0, [r7, #28]
 80061c6:	e016      	b.n	80061f6 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	4619      	mov	r1, r3
 80061ce:	2001      	movs	r0, #1
 80061d0:	f000 fc31 	bl	8006a36 <xQueueCreateMutexStatic>
 80061d4:	61f8      	str	r0, [r7, #28]
 80061d6:	e00e      	b.n	80061f6 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10b      	bne.n	80061f6 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d004      	beq.n	80061ee <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80061e4:	2004      	movs	r0, #4
 80061e6:	f000 fc0e 	bl	8006a06 <xQueueCreateMutex>
 80061ea:	61f8      	str	r0, [r7, #28]
 80061ec:	e003      	b.n	80061f6 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80061ee:	2001      	movs	r0, #1
 80061f0:	f000 fc09 	bl	8006a06 <xQueueCreateMutex>
 80061f4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00c      	beq.n	8006216 <osMutexNew+0xee>
        if (attr != NULL) {
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <osMutexNew+0xe2>
          name = attr->name;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	e001      	b.n	800620e <osMutexNew+0xe6>
        } else {
          name = NULL;
 800620a:	2300      	movs	r3, #0
 800620c:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800620e:	68f9      	ldr	r1, [r7, #12]
 8006210:	69f8      	ldr	r0, [r7, #28]
 8006212:	f001 faf5 	bl	8007800 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d006      	beq.n	800622a <osMutexNew+0x102>
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	f043 0301 	orr.w	r3, r3, #1
 8006228:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800622a:	69fb      	ldr	r3, [r7, #28]
}
 800622c:	4618      	mov	r0, r3
 800622e:	3720      	adds	r7, #32
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f023 0301 	bic.w	r3, r3, #1
 8006244:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f003 0301 	and.w	r3, r3, #1
 800624c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800624e:	2300      	movs	r3, #0
 8006250:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006252:	f3ef 8305 	mrs	r3, IPSR
 8006256:	60bb      	str	r3, [r7, #8]
  return(result);
 8006258:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800625e:	f06f 0305 	mvn.w	r3, #5
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	e02c      	b.n	80062c0 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d103      	bne.n	8006274 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800626c:	f06f 0303 	mvn.w	r3, #3
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	e025      	b.n	80062c0 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d011      	beq.n	800629e <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800627a:	6839      	ldr	r1, [r7, #0]
 800627c:	6938      	ldr	r0, [r7, #16]
 800627e:	f000 fc2a 	bl	8006ad6 <xQueueTakeMutexRecursive>
 8006282:	4603      	mov	r3, r0
 8006284:	2b01      	cmp	r3, #1
 8006286:	d01b      	beq.n	80062c0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d003      	beq.n	8006296 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800628e:	f06f 0301 	mvn.w	r3, #1
 8006292:	617b      	str	r3, [r7, #20]
 8006294:	e014      	b.n	80062c0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006296:	f06f 0302 	mvn.w	r3, #2
 800629a:	617b      	str	r3, [r7, #20]
 800629c:	e010      	b.n	80062c0 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800629e:	6839      	ldr	r1, [r7, #0]
 80062a0:	6938      	ldr	r0, [r7, #16]
 80062a2:	f000 ffcf 	bl	8007244 <xQueueSemaphoreTake>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d009      	beq.n	80062c0 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80062b2:	f06f 0301 	mvn.w	r3, #1
 80062b6:	617b      	str	r3, [r7, #20]
 80062b8:	e002      	b.n	80062c0 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80062ba:	f06f 0302 	mvn.w	r3, #2
 80062be:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80062c0:	697b      	ldr	r3, [r7, #20]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b086      	sub	sp, #24
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f023 0301 	bic.w	r3, r3, #1
 80062d8:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f003 0301 	and.w	r3, r3, #1
 80062e0:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062e6:	f3ef 8305 	mrs	r3, IPSR
 80062ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80062ec:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d003      	beq.n	80062fa <osMutexRelease+0x30>
    stat = osErrorISR;
 80062f2:	f06f 0305 	mvn.w	r3, #5
 80062f6:	617b      	str	r3, [r7, #20]
 80062f8:	e01f      	b.n	800633a <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d103      	bne.n	8006308 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006300:	f06f 0303 	mvn.w	r3, #3
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	e018      	b.n	800633a <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d009      	beq.n	8006322 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800630e:	6938      	ldr	r0, [r7, #16]
 8006310:	f000 fbac 	bl	8006a6c <xQueueGiveMutexRecursive>
 8006314:	4603      	mov	r3, r0
 8006316:	2b01      	cmp	r3, #1
 8006318:	d00f      	beq.n	800633a <osMutexRelease+0x70>
        stat = osErrorResource;
 800631a:	f06f 0302 	mvn.w	r3, #2
 800631e:	617b      	str	r3, [r7, #20]
 8006320:	e00b      	b.n	800633a <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006322:	2300      	movs	r3, #0
 8006324:	2200      	movs	r2, #0
 8006326:	2100      	movs	r1, #0
 8006328:	6938      	ldr	r0, [r7, #16]
 800632a:	f000 fc79 	bl	8006c20 <xQueueGenericSend>
 800632e:	4603      	mov	r3, r0
 8006330:	2b01      	cmp	r3, #1
 8006332:	d002      	beq.n	800633a <osMutexRelease+0x70>
        stat = osErrorResource;
 8006334:	f06f 0302 	mvn.w	r3, #2
 8006338:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800633a:	697b      	ldr	r3, [r7, #20]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3718      	adds	r7, #24
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006344:	b580      	push	{r7, lr}
 8006346:	b08a      	sub	sp, #40	@ 0x28
 8006348:	af02      	add	r7, sp, #8
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006350:	2300      	movs	r3, #0
 8006352:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006354:	f3ef 8305 	mrs	r3, IPSR
 8006358:	613b      	str	r3, [r7, #16]
  return(result);
 800635a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800635c:	2b00      	cmp	r3, #0
 800635e:	d175      	bne.n	800644c <osSemaphoreNew+0x108>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d072      	beq.n	800644c <osSemaphoreNew+0x108>
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	429a      	cmp	r2, r3
 800636c:	d86e      	bhi.n	800644c <osSemaphoreNew+0x108>
    mem = -1;
 800636e:	f04f 33ff 	mov.w	r3, #4294967295
 8006372:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d015      	beq.n	80063a6 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d006      	beq.n	8006390 <osSemaphoreNew+0x4c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	2b4f      	cmp	r3, #79	@ 0x4f
 8006388:	d902      	bls.n	8006390 <osSemaphoreNew+0x4c>
        mem = 1;
 800638a:	2301      	movs	r3, #1
 800638c:	61bb      	str	r3, [r7, #24]
 800638e:	e00c      	b.n	80063aa <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d108      	bne.n	80063aa <osSemaphoreNew+0x66>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d104      	bne.n	80063aa <osSemaphoreNew+0x66>
          mem = 0;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61bb      	str	r3, [r7, #24]
 80063a4:	e001      	b.n	80063aa <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063b0:	d04c      	beq.n	800644c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d128      	bne.n	800640a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d10a      	bne.n	80063d4 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	2203      	movs	r2, #3
 80063c4:	9200      	str	r2, [sp, #0]
 80063c6:	2200      	movs	r2, #0
 80063c8:	2100      	movs	r1, #0
 80063ca:	2001      	movs	r0, #1
 80063cc:	f000 fa26 	bl	800681c <xQueueGenericCreateStatic>
 80063d0:	61f8      	str	r0, [r7, #28]
 80063d2:	e005      	b.n	80063e0 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80063d4:	2203      	movs	r2, #3
 80063d6:	2100      	movs	r1, #0
 80063d8:	2001      	movs	r0, #1
 80063da:	f000 fa9c 	bl	8006916 <xQueueGenericCreate>
 80063de:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d022      	beq.n	800642c <osSemaphoreNew+0xe8>
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01f      	beq.n	800642c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80063ec:	2300      	movs	r3, #0
 80063ee:	2200      	movs	r2, #0
 80063f0:	2100      	movs	r1, #0
 80063f2:	69f8      	ldr	r0, [r7, #28]
 80063f4:	f000 fc14 	bl	8006c20 <xQueueGenericSend>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d016      	beq.n	800642c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80063fe:	69f8      	ldr	r0, [r7, #28]
 8006400:	f001 f8b2 	bl	8007568 <vQueueDelete>
            hSemaphore = NULL;
 8006404:	2300      	movs	r3, #0
 8006406:	61fb      	str	r3, [r7, #28]
 8006408:	e010      	b.n	800642c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d108      	bne.n	8006422 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	461a      	mov	r2, r3
 8006416:	68b9      	ldr	r1, [r7, #8]
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fb93 	bl	8006b44 <xQueueCreateCountingSemaphoreStatic>
 800641e:	61f8      	str	r0, [r7, #28]
 8006420:	e004      	b.n	800642c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006422:	68b9      	ldr	r1, [r7, #8]
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 fbc6 	bl	8006bb6 <xQueueCreateCountingSemaphore>
 800642a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00c      	beq.n	800644c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	617b      	str	r3, [r7, #20]
 800643e:	e001      	b.n	8006444 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006440:	2300      	movs	r3, #0
 8006442:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006444:	6979      	ldr	r1, [r7, #20]
 8006446:	69f8      	ldr	r0, [r7, #28]
 8006448:	f001 f9da 	bl	8007800 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800644c:	69fb      	ldr	r3, [r7, #28]
}
 800644e:	4618      	mov	r0, r3
 8006450:	3720      	adds	r7, #32
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
	...

08006458 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006466:	2300      	movs	r3, #0
 8006468:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d103      	bne.n	8006478 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006470:	f06f 0303 	mvn.w	r3, #3
 8006474:	617b      	str	r3, [r7, #20]
 8006476:	e039      	b.n	80064ec <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006478:	f3ef 8305 	mrs	r3, IPSR
 800647c:	60fb      	str	r3, [r7, #12]
  return(result);
 800647e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006480:	2b00      	cmp	r3, #0
 8006482:	d022      	beq.n	80064ca <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800648a:	f06f 0303 	mvn.w	r3, #3
 800648e:	617b      	str	r3, [r7, #20]
 8006490:	e02c      	b.n	80064ec <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006492:	2300      	movs	r3, #0
 8006494:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006496:	f107 0308 	add.w	r3, r7, #8
 800649a:	461a      	mov	r2, r3
 800649c:	2100      	movs	r1, #0
 800649e:	6938      	ldr	r0, [r7, #16]
 80064a0:	f000 ffe0 	bl	8007464 <xQueueReceiveFromISR>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d003      	beq.n	80064b2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80064aa:	f06f 0302 	mvn.w	r3, #2
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	e01c      	b.n	80064ec <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d019      	beq.n	80064ec <osSemaphoreAcquire+0x94>
 80064b8:	4b0f      	ldr	r3, [pc, #60]	@ (80064f8 <osSemaphoreAcquire+0xa0>)
 80064ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	f3bf 8f6f 	isb	sy
 80064c8:	e010      	b.n	80064ec <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80064ca:	6839      	ldr	r1, [r7, #0]
 80064cc:	6938      	ldr	r0, [r7, #16]
 80064ce:	f000 feb9 	bl	8007244 <xQueueSemaphoreTake>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d009      	beq.n	80064ec <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80064de:	f06f 0301 	mvn.w	r3, #1
 80064e2:	617b      	str	r3, [r7, #20]
 80064e4:	e002      	b.n	80064ec <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80064e6:	f06f 0302 	mvn.w	r3, #2
 80064ea:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80064ec:	697b      	ldr	r3, [r7, #20]
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	e000ed04 	.word	0xe000ed04

080064fc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006508:	2300      	movs	r3, #0
 800650a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d103      	bne.n	800651a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8006512:	f06f 0303 	mvn.w	r3, #3
 8006516:	617b      	str	r3, [r7, #20]
 8006518:	e02c      	b.n	8006574 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800651a:	f3ef 8305 	mrs	r3, IPSR
 800651e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006520:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006522:	2b00      	cmp	r3, #0
 8006524:	d01a      	beq.n	800655c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800652a:	f107 0308 	add.w	r3, r7, #8
 800652e:	4619      	mov	r1, r3
 8006530:	6938      	ldr	r0, [r7, #16]
 8006532:	f000 fd15 	bl	8006f60 <xQueueGiveFromISR>
 8006536:	4603      	mov	r3, r0
 8006538:	2b01      	cmp	r3, #1
 800653a:	d003      	beq.n	8006544 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800653c:	f06f 0302 	mvn.w	r3, #2
 8006540:	617b      	str	r3, [r7, #20]
 8006542:	e017      	b.n	8006574 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d014      	beq.n	8006574 <osSemaphoreRelease+0x78>
 800654a:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <osSemaphoreRelease+0x84>)
 800654c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	e00b      	b.n	8006574 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800655c:	2300      	movs	r3, #0
 800655e:	2200      	movs	r2, #0
 8006560:	2100      	movs	r1, #0
 8006562:	6938      	ldr	r0, [r7, #16]
 8006564:	f000 fb5c 	bl	8006c20 <xQueueGenericSend>
 8006568:	4603      	mov	r3, r0
 800656a:	2b01      	cmp	r3, #1
 800656c:	d002      	beq.n	8006574 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800656e:	f06f 0302 	mvn.w	r3, #2
 8006572:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006574:	697b      	ldr	r3, [r7, #20]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3718      	adds	r7, #24
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}
 800657e:	bf00      	nop
 8006580:	e000ed04 	.word	0xe000ed04

08006584 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006584:	b480      	push	{r7}
 8006586:	b085      	sub	sp, #20
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	4a06      	ldr	r2, [pc, #24]	@ (80065ac <vApplicationGetIdleTaskMemory+0x28>)
 8006594:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	4a05      	ldr	r2, [pc, #20]	@ (80065b0 <vApplicationGetIdleTaskMemory+0x2c>)
 800659a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2280      	movs	r2, #128	@ 0x80
 80065a0:	601a      	str	r2, [r3, #0]
}
 80065a2:	bf00      	nop
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr
 80065ac:	200003d4 	.word	0x200003d4
 80065b0:	20000430 	.word	0x20000430

080065b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	60f8      	str	r0, [r7, #12]
 80065bc:	60b9      	str	r1, [r7, #8]
 80065be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4a07      	ldr	r2, [pc, #28]	@ (80065e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80065c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	4a06      	ldr	r2, [pc, #24]	@ (80065e4 <vApplicationGetTimerTaskMemory+0x30>)
 80065ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80065d2:	601a      	str	r2, [r3, #0]
}
 80065d4:	bf00      	nop
 80065d6:	3714      	adds	r7, #20
 80065d8:	46bd      	mov	sp, r7
 80065da:	bc80      	pop	{r7}
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	20000630 	.word	0x20000630
 80065e4:	2000068c 	.word	0x2000068c

080065e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80065e8:	b480      	push	{r7}
 80065ea:	b083      	sub	sp, #12
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f103 0208 	add.w	r2, r3, #8
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006600:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f103 0208 	add.w	r2, r3, #8
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f103 0208 	add.w	r2, r3, #8
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	bc80      	pop	{r7}
 8006624:	4770      	bx	lr

08006626 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006626:	b480      	push	{r7}
 8006628:	b083      	sub	sp, #12
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2200      	movs	r2, #0
 8006632:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	bc80      	pop	{r7}
 800663c:	4770      	bx	lr

0800663e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800663e:	b480      	push	{r7}
 8006640:	b085      	sub	sp, #20
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
 8006646:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	689a      	ldr	r2, [r3, #8]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	683a      	ldr	r2, [r7, #0]
 8006662:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	683a      	ldr	r2, [r7, #0]
 8006668:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	687a      	ldr	r2, [r7, #4]
 800666e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	601a      	str	r2, [r3, #0]
}
 800667a:	bf00      	nop
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	bc80      	pop	{r7}
 8006682:	4770      	bx	lr

08006684 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669a:	d103      	bne.n	80066a4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	60fb      	str	r3, [r7, #12]
 80066a2:	e00c      	b.n	80066be <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	3308      	adds	r3, #8
 80066a8:	60fb      	str	r3, [r7, #12]
 80066aa:	e002      	b.n	80066b2 <vListInsert+0x2e>
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	60fb      	str	r3, [r7, #12]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d2f6      	bcs.n	80066ac <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	685a      	ldr	r2, [r3, #4]
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68fa      	ldr	r2, [r7, #12]
 80066d2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	683a      	ldr	r2, [r7, #0]
 80066d8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	1c5a      	adds	r2, r3, #1
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	601a      	str	r2, [r3, #0]
}
 80066ea:	bf00      	nop
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bc80      	pop	{r7}
 80066f2:	4770      	bx	lr

080066f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80066f4:	b480      	push	{r7}
 80066f6:	b085      	sub	sp, #20
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	6892      	ldr	r2, [r2, #8]
 800670a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	689b      	ldr	r3, [r3, #8]
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	6852      	ldr	r2, [r2, #4]
 8006714:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	429a      	cmp	r2, r3
 800671e:	d103      	bne.n	8006728 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	1e5a      	subs	r2, r3, #1
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
}
 800673c:	4618      	mov	r0, r3
 800673e:	3714      	adds	r7, #20
 8006740:	46bd      	mov	sp, r7
 8006742:	bc80      	pop	{r7}
 8006744:	4770      	bx	lr
	...

08006748 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10b      	bne.n	8006774 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800675c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006760:	f383 8811 	msr	BASEPRI, r3
 8006764:	f3bf 8f6f 	isb	sy
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800676e:	bf00      	nop
 8006770:	bf00      	nop
 8006772:	e7fd      	b.n	8006770 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006774:	f002 fd8a 	bl	800928c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006780:	68f9      	ldr	r1, [r7, #12]
 8006782:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006784:	fb01 f303 	mul.w	r3, r1, r3
 8006788:	441a      	add	r2, r3
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681a      	ldr	r2, [r3, #0]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a4:	3b01      	subs	r3, #1
 80067a6:	68f9      	ldr	r1, [r7, #12]
 80067a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80067aa:	fb01 f303 	mul.w	r3, r1, r3
 80067ae:	441a      	add	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	22ff      	movs	r2, #255	@ 0xff
 80067b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	22ff      	movs	r2, #255	@ 0xff
 80067c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d114      	bne.n	80067f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d01a      	beq.n	8006808 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3310      	adds	r3, #16
 80067d6:	4618      	mov	r0, r3
 80067d8:	f001 fd5c 	bl	8008294 <xTaskRemoveFromEventList>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d012      	beq.n	8006808 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80067e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006818 <xQueueGenericReset+0xd0>)
 80067e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067e8:	601a      	str	r2, [r3, #0]
 80067ea:	f3bf 8f4f 	dsb	sy
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	e009      	b.n	8006808 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3310      	adds	r3, #16
 80067f8:	4618      	mov	r0, r3
 80067fa:	f7ff fef5 	bl	80065e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3324      	adds	r3, #36	@ 0x24
 8006802:	4618      	mov	r0, r3
 8006804:	f7ff fef0 	bl	80065e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006808:	f002 fd70 	bl	80092ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800680c:	2301      	movs	r3, #1
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}
 8006816:	bf00      	nop
 8006818:	e000ed04 	.word	0xe000ed04

0800681c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08e      	sub	sp, #56	@ 0x38
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
 8006828:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10b      	bne.n	8006848 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006842:	bf00      	nop
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d10b      	bne.n	8006866 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800684e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006852:	f383 8811 	msr	BASEPRI, r3
 8006856:	f3bf 8f6f 	isb	sy
 800685a:	f3bf 8f4f 	dsb	sy
 800685e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006860:	bf00      	nop
 8006862:	bf00      	nop
 8006864:	e7fd      	b.n	8006862 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d002      	beq.n	8006872 <xQueueGenericCreateStatic+0x56>
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <xQueueGenericCreateStatic+0x5a>
 8006872:	2301      	movs	r3, #1
 8006874:	e000      	b.n	8006878 <xQueueGenericCreateStatic+0x5c>
 8006876:	2300      	movs	r3, #0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10b      	bne.n	8006894 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800687c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006880:	f383 8811 	msr	BASEPRI, r3
 8006884:	f3bf 8f6f 	isb	sy
 8006888:	f3bf 8f4f 	dsb	sy
 800688c:	623b      	str	r3, [r7, #32]
}
 800688e:	bf00      	nop
 8006890:	bf00      	nop
 8006892:	e7fd      	b.n	8006890 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d102      	bne.n	80068a0 <xQueueGenericCreateStatic+0x84>
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <xQueueGenericCreateStatic+0x88>
 80068a0:	2301      	movs	r3, #1
 80068a2:	e000      	b.n	80068a6 <xQueueGenericCreateStatic+0x8a>
 80068a4:	2300      	movs	r3, #0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10b      	bne.n	80068c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	61fb      	str	r3, [r7, #28]
}
 80068bc:	bf00      	nop
 80068be:	bf00      	nop
 80068c0:	e7fd      	b.n	80068be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80068c2:	2350      	movs	r3, #80	@ 0x50
 80068c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2b50      	cmp	r3, #80	@ 0x50
 80068ca:	d00b      	beq.n	80068e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80068cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d0:	f383 8811 	msr	BASEPRI, r3
 80068d4:	f3bf 8f6f 	isb	sy
 80068d8:	f3bf 8f4f 	dsb	sy
 80068dc:	61bb      	str	r3, [r7, #24]
}
 80068de:	bf00      	nop
 80068e0:	bf00      	nop
 80068e2:	e7fd      	b.n	80068e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80068e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80068ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00d      	beq.n	800690c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80068f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80068fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	4613      	mov	r3, r2
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	68b9      	ldr	r1, [r7, #8]
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f840 	bl	800698c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800690c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800690e:	4618      	mov	r0, r3
 8006910:	3730      	adds	r7, #48	@ 0x30
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006916:	b580      	push	{r7, lr}
 8006918:	b08a      	sub	sp, #40	@ 0x28
 800691a:	af02      	add	r7, sp, #8
 800691c:	60f8      	str	r0, [r7, #12]
 800691e:	60b9      	str	r1, [r7, #8]
 8006920:	4613      	mov	r3, r2
 8006922:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10b      	bne.n	8006942 <xQueueGenericCreate+0x2c>
	__asm volatile
 800692a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	613b      	str	r3, [r7, #16]
}
 800693c:	bf00      	nop
 800693e:	bf00      	nop
 8006940:	e7fd      	b.n	800693e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	68ba      	ldr	r2, [r7, #8]
 8006946:	fb02 f303 	mul.w	r3, r2, r3
 800694a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	3350      	adds	r3, #80	@ 0x50
 8006950:	4618      	mov	r0, r3
 8006952:	f002 fd9d 	bl	8009490 <pvPortMalloc>
 8006956:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006958:	69bb      	ldr	r3, [r7, #24]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d011      	beq.n	8006982 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	3350      	adds	r3, #80	@ 0x50
 8006966:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006970:	79fa      	ldrb	r2, [r7, #7]
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	9300      	str	r3, [sp, #0]
 8006976:	4613      	mov	r3, r2
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	68b9      	ldr	r1, [r7, #8]
 800697c:	68f8      	ldr	r0, [r7, #12]
 800697e:	f000 f805 	bl	800698c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006982:	69bb      	ldr	r3, [r7, #24]
	}
 8006984:	4618      	mov	r0, r3
 8006986:	3720      	adds	r7, #32
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
 8006998:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d103      	bne.n	80069a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80069a0:	69bb      	ldr	r3, [r7, #24]
 80069a2:	69ba      	ldr	r2, [r7, #24]
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	e002      	b.n	80069ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80069ba:	2101      	movs	r1, #1
 80069bc:	69b8      	ldr	r0, [r7, #24]
 80069be:	f7ff fec3 	bl	8006748 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	78fa      	ldrb	r2, [r7, #3]
 80069c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80069ca:	bf00      	nop
 80069cc:	3710      	adds	r7, #16
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd80      	pop	{r7, pc}

080069d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80069d2:	b580      	push	{r7, lr}
 80069d4:	b082      	sub	sp, #8
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00e      	beq.n	80069fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80069f2:	2300      	movs	r3, #0
 80069f4:	2200      	movs	r2, #0
 80069f6:	2100      	movs	r1, #0
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 f911 	bl	8006c20 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80069fe:	bf00      	nop
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b086      	sub	sp, #24
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006a10:	2301      	movs	r3, #1
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	2300      	movs	r3, #0
 8006a16:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006a18:	79fb      	ldrb	r3, [r7, #7]
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	6939      	ldr	r1, [r7, #16]
 8006a1e:	6978      	ldr	r0, [r7, #20]
 8006a20:	f7ff ff79 	bl	8006916 <xQueueGenericCreate>
 8006a24:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006a26:	68f8      	ldr	r0, [r7, #12]
 8006a28:	f7ff ffd3 	bl	80069d2 <prvInitialiseMutex>

		return xNewQueue;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
	}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3718      	adds	r7, #24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b088      	sub	sp, #32
 8006a3a:	af02      	add	r7, sp, #8
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	6039      	str	r1, [r7, #0]
 8006a40:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006a42:	2301      	movs	r3, #1
 8006a44:	617b      	str	r3, [r7, #20]
 8006a46:	2300      	movs	r3, #0
 8006a48:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006a4a:	79fb      	ldrb	r3, [r7, #7]
 8006a4c:	9300      	str	r3, [sp, #0]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2200      	movs	r2, #0
 8006a52:	6939      	ldr	r1, [r7, #16]
 8006a54:	6978      	ldr	r0, [r7, #20]
 8006a56:	f7ff fee1 	bl	800681c <xQueueGenericCreateStatic>
 8006a5a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006a5c:	68f8      	ldr	r0, [r7, #12]
 8006a5e:	f7ff ffb8 	bl	80069d2 <prvInitialiseMutex>

		return xNewQueue;
 8006a62:	68fb      	ldr	r3, [r7, #12]
	}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3718      	adds	r7, #24
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006a6c:	b590      	push	{r4, r7, lr}
 8006a6e:	b087      	sub	sp, #28
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10b      	bne.n	8006a96 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8006a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a82:	f383 8811 	msr	BASEPRI, r3
 8006a86:	f3bf 8f6f 	isb	sy
 8006a8a:	f3bf 8f4f 	dsb	sy
 8006a8e:	60fb      	str	r3, [r7, #12]
}
 8006a90:	bf00      	nop
 8006a92:	bf00      	nop
 8006a94:	e7fd      	b.n	8006a92 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	689c      	ldr	r4, [r3, #8]
 8006a9a:	f001 fdbd 	bl	8008618 <xTaskGetCurrentTaskHandle>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	429c      	cmp	r4, r3
 8006aa2:	d111      	bne.n	8006ac8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	1e5a      	subs	r2, r3, #1
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d105      	bne.n	8006ac2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2100      	movs	r1, #0
 8006abc:	6938      	ldr	r0, [r7, #16]
 8006abe:	f000 f8af 	bl	8006c20 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	617b      	str	r3, [r7, #20]
 8006ac6:	e001      	b.n	8006acc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006acc:	697b      	ldr	r3, [r7, #20]
	}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	371c      	adds	r7, #28
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd90      	pop	{r4, r7, pc}

08006ad6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006ad6:	b590      	push	{r4, r7, lr}
 8006ad8:	b087      	sub	sp, #28
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d10b      	bne.n	8006b02 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aee:	f383 8811 	msr	BASEPRI, r3
 8006af2:	f3bf 8f6f 	isb	sy
 8006af6:	f3bf 8f4f 	dsb	sy
 8006afa:	60fb      	str	r3, [r7, #12]
}
 8006afc:	bf00      	nop
 8006afe:	bf00      	nop
 8006b00:	e7fd      	b.n	8006afe <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	689c      	ldr	r4, [r3, #8]
 8006b06:	f001 fd87 	bl	8008618 <xTaskGetCurrentTaskHandle>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	429c      	cmp	r4, r3
 8006b0e:	d107      	bne.n	8006b20 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	1c5a      	adds	r2, r3, #1
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	617b      	str	r3, [r7, #20]
 8006b1e:	e00c      	b.n	8006b3a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006b20:	6839      	ldr	r1, [r7, #0]
 8006b22:	6938      	ldr	r0, [r7, #16]
 8006b24:	f000 fb8e 	bl	8007244 <xQueueSemaphoreTake>
 8006b28:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d004      	beq.n	8006b3a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006b3a:	697b      	ldr	r3, [r7, #20]
	}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	371c      	adds	r7, #28
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd90      	pop	{r4, r7, pc}

08006b44 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b08a      	sub	sp, #40	@ 0x28
 8006b48:	af02      	add	r7, sp, #8
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	60b9      	str	r1, [r7, #8]
 8006b4e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d10b      	bne.n	8006b6e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b5a:	f383 8811 	msr	BASEPRI, r3
 8006b5e:	f3bf 8f6f 	isb	sy
 8006b62:	f3bf 8f4f 	dsb	sy
 8006b66:	61bb      	str	r3, [r7, #24]
}
 8006b68:	bf00      	nop
 8006b6a:	bf00      	nop
 8006b6c:	e7fd      	b.n	8006b6a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b6e:	68ba      	ldr	r2, [r7, #8]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d90b      	bls.n	8006b8e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	617b      	str	r3, [r7, #20]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b8e:	2302      	movs	r3, #2
 8006b90:	9300      	str	r3, [sp, #0]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	2100      	movs	r1, #0
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f7ff fe3f 	bl	800681c <xQueueGenericCreateStatic>
 8006b9e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006ba0:	69fb      	ldr	r3, [r7, #28]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d002      	beq.n	8006bac <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006bac:	69fb      	ldr	r3, [r7, #28]
	}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3720      	adds	r7, #32
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b086      	sub	sp, #24
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
 8006bbe:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10b      	bne.n	8006bde <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	613b      	str	r3, [r7, #16]
}
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	e7fd      	b.n	8006bda <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d90b      	bls.n	8006bfe <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	60fb      	str	r3, [r7, #12]
}
 8006bf8:	bf00      	nop
 8006bfa:	bf00      	nop
 8006bfc:	e7fd      	b.n	8006bfa <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006bfe:	2202      	movs	r2, #2
 8006c00:	2100      	movs	r1, #0
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff fe87 	bl	8006916 <xQueueGenericCreate>
 8006c08:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d002      	beq.n	8006c16 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	683a      	ldr	r2, [r7, #0]
 8006c14:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006c16:	697b      	ldr	r3, [r7, #20]
	}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	3718      	adds	r7, #24
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b08e      	sub	sp, #56	@ 0x38
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
 8006c2c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10b      	bne.n	8006c54 <xQueueGenericSend+0x34>
	__asm volatile
 8006c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c40:	f383 8811 	msr	BASEPRI, r3
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	f3bf 8f4f 	dsb	sy
 8006c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c4e:	bf00      	nop
 8006c50:	bf00      	nop
 8006c52:	e7fd      	b.n	8006c50 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d103      	bne.n	8006c62 <xQueueGenericSend+0x42>
 8006c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <xQueueGenericSend+0x46>
 8006c62:	2301      	movs	r3, #1
 8006c64:	e000      	b.n	8006c68 <xQueueGenericSend+0x48>
 8006c66:	2300      	movs	r3, #0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d10b      	bne.n	8006c84 <xQueueGenericSend+0x64>
	__asm volatile
 8006c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c70:	f383 8811 	msr	BASEPRI, r3
 8006c74:	f3bf 8f6f 	isb	sy
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006c7e:	bf00      	nop
 8006c80:	bf00      	nop
 8006c82:	e7fd      	b.n	8006c80 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d103      	bne.n	8006c92 <xQueueGenericSend+0x72>
 8006c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d101      	bne.n	8006c96 <xQueueGenericSend+0x76>
 8006c92:	2301      	movs	r3, #1
 8006c94:	e000      	b.n	8006c98 <xQueueGenericSend+0x78>
 8006c96:	2300      	movs	r3, #0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d10b      	bne.n	8006cb4 <xQueueGenericSend+0x94>
	__asm volatile
 8006c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ca0:	f383 8811 	msr	BASEPRI, r3
 8006ca4:	f3bf 8f6f 	isb	sy
 8006ca8:	f3bf 8f4f 	dsb	sy
 8006cac:	623b      	str	r3, [r7, #32]
}
 8006cae:	bf00      	nop
 8006cb0:	bf00      	nop
 8006cb2:	e7fd      	b.n	8006cb0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cb4:	f001 fcbe 	bl	8008634 <xTaskGetSchedulerState>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <xQueueGenericSend+0xa4>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d101      	bne.n	8006cc8 <xQueueGenericSend+0xa8>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e000      	b.n	8006cca <xQueueGenericSend+0xaa>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10b      	bne.n	8006ce6 <xQueueGenericSend+0xc6>
	__asm volatile
 8006cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd2:	f383 8811 	msr	BASEPRI, r3
 8006cd6:	f3bf 8f6f 	isb	sy
 8006cda:	f3bf 8f4f 	dsb	sy
 8006cde:	61fb      	str	r3, [r7, #28]
}
 8006ce0:	bf00      	nop
 8006ce2:	bf00      	nop
 8006ce4:	e7fd      	b.n	8006ce2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ce6:	f002 fad1 	bl	800928c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d302      	bcc.n	8006cfc <xQueueGenericSend+0xdc>
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d129      	bne.n	8006d50 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006cfc:	683a      	ldr	r2, [r7, #0]
 8006cfe:	68b9      	ldr	r1, [r7, #8]
 8006d00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006d02:	f000 fc6c 	bl	80075de <prvCopyDataToQueue>
 8006d06:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d010      	beq.n	8006d32 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d12:	3324      	adds	r3, #36	@ 0x24
 8006d14:	4618      	mov	r0, r3
 8006d16:	f001 fabd 	bl	8008294 <xTaskRemoveFromEventList>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d013      	beq.n	8006d48 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006d20:	4b3f      	ldr	r3, [pc, #252]	@ (8006e20 <xQueueGenericSend+0x200>)
 8006d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d26:	601a      	str	r2, [r3, #0]
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	f3bf 8f6f 	isb	sy
 8006d30:	e00a      	b.n	8006d48 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d007      	beq.n	8006d48 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d38:	4b39      	ldr	r3, [pc, #228]	@ (8006e20 <xQueueGenericSend+0x200>)
 8006d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d48:	f002 fad0 	bl	80092ec <vPortExitCritical>
				return pdPASS;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e063      	b.n	8006e18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d103      	bne.n	8006d5e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d56:	f002 fac9 	bl	80092ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	e05c      	b.n	8006e18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d106      	bne.n	8006d72 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d64:	f107 0314 	add.w	r3, r7, #20
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f001 faf7 	bl	800835c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d72:	f002 fabb 	bl	80092ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d76:	f001 f857 	bl	8007e28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d7a:	f002 fa87 	bl	800928c <vPortEnterCritical>
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d84:	b25b      	sxtb	r3, r3
 8006d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d8a:	d103      	bne.n	8006d94 <xQueueGenericSend+0x174>
 8006d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d9a:	b25b      	sxtb	r3, r3
 8006d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da0:	d103      	bne.n	8006daa <xQueueGenericSend+0x18a>
 8006da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006daa:	f002 fa9f 	bl	80092ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006dae:	1d3a      	adds	r2, r7, #4
 8006db0:	f107 0314 	add.w	r3, r7, #20
 8006db4:	4611      	mov	r1, r2
 8006db6:	4618      	mov	r0, r3
 8006db8:	f001 fae6 	bl	8008388 <xTaskCheckForTimeOut>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d124      	bne.n	8006e0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006dc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006dc4:	f000 fd03 	bl	80077ce <prvIsQueueFull>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d018      	beq.n	8006e00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd0:	3310      	adds	r3, #16
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	4611      	mov	r1, r2
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f001 fa0a 	bl	80081f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006ddc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006dde:	f000 fc8e 	bl	80076fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006de2:	f001 f82f 	bl	8007e44 <xTaskResumeAll>
 8006de6:	4603      	mov	r3, r0
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f47f af7c 	bne.w	8006ce6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006dee:	4b0c      	ldr	r3, [pc, #48]	@ (8006e20 <xQueueGenericSend+0x200>)
 8006df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	f3bf 8f4f 	dsb	sy
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	e772      	b.n	8006ce6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006e00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e02:	f000 fc7c 	bl	80076fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006e06:	f001 f81d 	bl	8007e44 <xTaskResumeAll>
 8006e0a:	e76c      	b.n	8006ce6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006e0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006e0e:	f000 fc76 	bl	80076fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006e12:	f001 f817 	bl	8007e44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006e16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006e18:	4618      	mov	r0, r3
 8006e1a:	3738      	adds	r7, #56	@ 0x38
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	e000ed04 	.word	0xe000ed04

08006e24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b090      	sub	sp, #64	@ 0x40
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10b      	bne.n	8006e54 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e4e:	bf00      	nop
 8006e50:	bf00      	nop
 8006e52:	e7fd      	b.n	8006e50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d103      	bne.n	8006e62 <xQueueGenericSendFromISR+0x3e>
 8006e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <xQueueGenericSendFromISR+0x42>
 8006e62:	2301      	movs	r3, #1
 8006e64:	e000      	b.n	8006e68 <xQueueGenericSendFromISR+0x44>
 8006e66:	2300      	movs	r3, #0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d10b      	bne.n	8006e84 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e70:	f383 8811 	msr	BASEPRI, r3
 8006e74:	f3bf 8f6f 	isb	sy
 8006e78:	f3bf 8f4f 	dsb	sy
 8006e7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e7e:	bf00      	nop
 8006e80:	bf00      	nop
 8006e82:	e7fd      	b.n	8006e80 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d103      	bne.n	8006e92 <xQueueGenericSendFromISR+0x6e>
 8006e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e8e:	2b01      	cmp	r3, #1
 8006e90:	d101      	bne.n	8006e96 <xQueueGenericSendFromISR+0x72>
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <xQueueGenericSendFromISR+0x74>
 8006e96:	2300      	movs	r3, #0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10b      	bne.n	8006eb4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	623b      	str	r3, [r7, #32]
}
 8006eae:	bf00      	nop
 8006eb0:	bf00      	nop
 8006eb2:	e7fd      	b.n	8006eb0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006eb4:	f002 faac 	bl	8009410 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006eb8:	f3ef 8211 	mrs	r2, BASEPRI
 8006ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ec0:	f383 8811 	msr	BASEPRI, r3
 8006ec4:	f3bf 8f6f 	isb	sy
 8006ec8:	f3bf 8f4f 	dsb	sy
 8006ecc:	61fa      	str	r2, [r7, #28]
 8006ece:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006ed0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ed2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ed6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d302      	bcc.n	8006ee6 <xQueueGenericSendFromISR+0xc2>
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d12f      	bne.n	8006f46 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ee8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006eec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ef6:	683a      	ldr	r2, [r7, #0]
 8006ef8:	68b9      	ldr	r1, [r7, #8]
 8006efa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006efc:	f000 fb6f 	bl	80075de <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006f00:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f08:	d112      	bne.n	8006f30 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d016      	beq.n	8006f40 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f14:	3324      	adds	r3, #36	@ 0x24
 8006f16:	4618      	mov	r0, r3
 8006f18:	f001 f9bc 	bl	8008294 <xTaskRemoveFromEventList>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00e      	beq.n	8006f40 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00b      	beq.n	8006f40 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	e007      	b.n	8006f40 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006f30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006f34:	3301      	adds	r3, #1
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	b25a      	sxtb	r2, r3
 8006f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006f40:	2301      	movs	r3, #1
 8006f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006f44:	e001      	b.n	8006f4a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006f46:	2300      	movs	r3, #0
 8006f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3740      	adds	r7, #64	@ 0x40
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b08e      	sub	sp, #56	@ 0x38
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d10b      	bne.n	8006f8c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f78:	f383 8811 	msr	BASEPRI, r3
 8006f7c:	f3bf 8f6f 	isb	sy
 8006f80:	f3bf 8f4f 	dsb	sy
 8006f84:	623b      	str	r3, [r7, #32]
}
 8006f86:	bf00      	nop
 8006f88:	bf00      	nop
 8006f8a:	e7fd      	b.n	8006f88 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00b      	beq.n	8006fac <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f98:	f383 8811 	msr	BASEPRI, r3
 8006f9c:	f3bf 8f6f 	isb	sy
 8006fa0:	f3bf 8f4f 	dsb	sy
 8006fa4:	61fb      	str	r3, [r7, #28]
}
 8006fa6:	bf00      	nop
 8006fa8:	bf00      	nop
 8006faa:	e7fd      	b.n	8006fa8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d103      	bne.n	8006fbc <xQueueGiveFromISR+0x5c>
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d101      	bne.n	8006fc0 <xQueueGiveFromISR+0x60>
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e000      	b.n	8006fc2 <xQueueGiveFromISR+0x62>
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d10b      	bne.n	8006fde <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fca:	f383 8811 	msr	BASEPRI, r3
 8006fce:	f3bf 8f6f 	isb	sy
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	61bb      	str	r3, [r7, #24]
}
 8006fd8:	bf00      	nop
 8006fda:	bf00      	nop
 8006fdc:	e7fd      	b.n	8006fda <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fde:	f002 fa17 	bl	8009410 <vPortValidateInterruptPriority>
	__asm volatile
 8006fe2:	f3ef 8211 	mrs	r2, BASEPRI
 8006fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fea:	f383 8811 	msr	BASEPRI, r3
 8006fee:	f3bf 8f6f 	isb	sy
 8006ff2:	f3bf 8f4f 	dsb	sy
 8006ff6:	617a      	str	r2, [r7, #20]
 8006ff8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006ffa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007002:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007008:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800700a:	429a      	cmp	r2, r3
 800700c:	d22b      	bcs.n	8007066 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800700e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007010:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007014:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800701a:	1c5a      	adds	r2, r3, #1
 800701c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007020:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007028:	d112      	bne.n	8007050 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800702e:	2b00      	cmp	r3, #0
 8007030:	d016      	beq.n	8007060 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007034:	3324      	adds	r3, #36	@ 0x24
 8007036:	4618      	mov	r0, r3
 8007038:	f001 f92c 	bl	8008294 <xTaskRemoveFromEventList>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d00e      	beq.n	8007060 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00b      	beq.n	8007060 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	2201      	movs	r2, #1
 800704c:	601a      	str	r2, [r3, #0]
 800704e:	e007      	b.n	8007060 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007050:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007054:	3301      	adds	r3, #1
 8007056:	b2db      	uxtb	r3, r3
 8007058:	b25a      	sxtb	r2, r3
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007060:	2301      	movs	r3, #1
 8007062:	637b      	str	r3, [r7, #52]	@ 0x34
 8007064:	e001      	b.n	800706a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007066:	2300      	movs	r3, #0
 8007068:	637b      	str	r3, [r7, #52]	@ 0x34
 800706a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800706c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	f383 8811 	msr	BASEPRI, r3
}
 8007074:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007076:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007078:	4618      	mov	r0, r3
 800707a:	3738      	adds	r7, #56	@ 0x38
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b08c      	sub	sp, #48	@ 0x30
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800708c:	2300      	movs	r3, #0
 800708e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10b      	bne.n	80070b2 <xQueueReceive+0x32>
	__asm volatile
 800709a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	623b      	str	r3, [r7, #32]
}
 80070ac:	bf00      	nop
 80070ae:	bf00      	nop
 80070b0:	e7fd      	b.n	80070ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d103      	bne.n	80070c0 <xQueueReceive+0x40>
 80070b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <xQueueReceive+0x44>
 80070c0:	2301      	movs	r3, #1
 80070c2:	e000      	b.n	80070c6 <xQueueReceive+0x46>
 80070c4:	2300      	movs	r3, #0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10b      	bne.n	80070e2 <xQueueReceive+0x62>
	__asm volatile
 80070ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ce:	f383 8811 	msr	BASEPRI, r3
 80070d2:	f3bf 8f6f 	isb	sy
 80070d6:	f3bf 8f4f 	dsb	sy
 80070da:	61fb      	str	r3, [r7, #28]
}
 80070dc:	bf00      	nop
 80070de:	bf00      	nop
 80070e0:	e7fd      	b.n	80070de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070e2:	f001 faa7 	bl	8008634 <xTaskGetSchedulerState>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d102      	bne.n	80070f2 <xQueueReceive+0x72>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d101      	bne.n	80070f6 <xQueueReceive+0x76>
 80070f2:	2301      	movs	r3, #1
 80070f4:	e000      	b.n	80070f8 <xQueueReceive+0x78>
 80070f6:	2300      	movs	r3, #0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10b      	bne.n	8007114 <xQueueReceive+0x94>
	__asm volatile
 80070fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	61bb      	str	r3, [r7, #24]
}
 800710e:	bf00      	nop
 8007110:	bf00      	nop
 8007112:	e7fd      	b.n	8007110 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007114:	f002 f8ba 	bl	800928c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800711a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800711e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007120:	2b00      	cmp	r3, #0
 8007122:	d01f      	beq.n	8007164 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007128:	f000 fac3 	bl	80076b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800712c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712e:	1e5a      	subs	r2, r3, #1
 8007130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007132:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d00f      	beq.n	800715c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800713c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713e:	3310      	adds	r3, #16
 8007140:	4618      	mov	r0, r3
 8007142:	f001 f8a7 	bl	8008294 <xTaskRemoveFromEventList>
 8007146:	4603      	mov	r3, r0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d007      	beq.n	800715c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800714c:	4b3c      	ldr	r3, [pc, #240]	@ (8007240 <xQueueReceive+0x1c0>)
 800714e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007152:	601a      	str	r2, [r3, #0]
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800715c:	f002 f8c6 	bl	80092ec <vPortExitCritical>
				return pdPASS;
 8007160:	2301      	movs	r3, #1
 8007162:	e069      	b.n	8007238 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d103      	bne.n	8007172 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800716a:	f002 f8bf 	bl	80092ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800716e:	2300      	movs	r3, #0
 8007170:	e062      	b.n	8007238 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007174:	2b00      	cmp	r3, #0
 8007176:	d106      	bne.n	8007186 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007178:	f107 0310 	add.w	r3, r7, #16
 800717c:	4618      	mov	r0, r3
 800717e:	f001 f8ed 	bl	800835c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007182:	2301      	movs	r3, #1
 8007184:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007186:	f002 f8b1 	bl	80092ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800718a:	f000 fe4d 	bl	8007e28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800718e:	f002 f87d 	bl	800928c <vPortEnterCritical>
 8007192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007194:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007198:	b25b      	sxtb	r3, r3
 800719a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800719e:	d103      	bne.n	80071a8 <xQueueReceive+0x128>
 80071a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071a2:	2200      	movs	r2, #0
 80071a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071ae:	b25b      	sxtb	r3, r3
 80071b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b4:	d103      	bne.n	80071be <xQueueReceive+0x13e>
 80071b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071be:	f002 f895 	bl	80092ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071c2:	1d3a      	adds	r2, r7, #4
 80071c4:	f107 0310 	add.w	r3, r7, #16
 80071c8:	4611      	mov	r1, r2
 80071ca:	4618      	mov	r0, r3
 80071cc:	f001 f8dc 	bl	8008388 <xTaskCheckForTimeOut>
 80071d0:	4603      	mov	r3, r0
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d123      	bne.n	800721e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80071d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071d8:	f000 fae3 	bl	80077a2 <prvIsQueueEmpty>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d017      	beq.n	8007212 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80071e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071e4:	3324      	adds	r3, #36	@ 0x24
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	4611      	mov	r1, r2
 80071ea:	4618      	mov	r0, r3
 80071ec:	f001 f800 	bl	80081f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80071f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80071f2:	f000 fa84 	bl	80076fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80071f6:	f000 fe25 	bl	8007e44 <xTaskResumeAll>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d189      	bne.n	8007114 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007200:	4b0f      	ldr	r3, [pc, #60]	@ (8007240 <xQueueReceive+0x1c0>)
 8007202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007206:	601a      	str	r2, [r3, #0]
 8007208:	f3bf 8f4f 	dsb	sy
 800720c:	f3bf 8f6f 	isb	sy
 8007210:	e780      	b.n	8007114 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007214:	f000 fa73 	bl	80076fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007218:	f000 fe14 	bl	8007e44 <xTaskResumeAll>
 800721c:	e77a      	b.n	8007114 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800721e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007220:	f000 fa6d 	bl	80076fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007224:	f000 fe0e 	bl	8007e44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007228:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800722a:	f000 faba 	bl	80077a2 <prvIsQueueEmpty>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	f43f af6f 	beq.w	8007114 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007236:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007238:	4618      	mov	r0, r3
 800723a:	3730      	adds	r7, #48	@ 0x30
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	e000ed04 	.word	0xe000ed04

08007244 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b08e      	sub	sp, #56	@ 0x38
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800724e:	2300      	movs	r3, #0
 8007250:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007256:	2300      	movs	r3, #0
 8007258:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800725a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800725c:	2b00      	cmp	r3, #0
 800725e:	d10b      	bne.n	8007278 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007264:	f383 8811 	msr	BASEPRI, r3
 8007268:	f3bf 8f6f 	isb	sy
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	623b      	str	r3, [r7, #32]
}
 8007272:	bf00      	nop
 8007274:	bf00      	nop
 8007276:	e7fd      	b.n	8007274 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007278:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007284:	f383 8811 	msr	BASEPRI, r3
 8007288:	f3bf 8f6f 	isb	sy
 800728c:	f3bf 8f4f 	dsb	sy
 8007290:	61fb      	str	r3, [r7, #28]
}
 8007292:	bf00      	nop
 8007294:	bf00      	nop
 8007296:	e7fd      	b.n	8007294 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007298:	f001 f9cc 	bl	8008634 <xTaskGetSchedulerState>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d102      	bne.n	80072a8 <xQueueSemaphoreTake+0x64>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <xQueueSemaphoreTake+0x68>
 80072a8:	2301      	movs	r3, #1
 80072aa:	e000      	b.n	80072ae <xQueueSemaphoreTake+0x6a>
 80072ac:	2300      	movs	r3, #0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10b      	bne.n	80072ca <xQueueSemaphoreTake+0x86>
	__asm volatile
 80072b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b6:	f383 8811 	msr	BASEPRI, r3
 80072ba:	f3bf 8f6f 	isb	sy
 80072be:	f3bf 8f4f 	dsb	sy
 80072c2:	61bb      	str	r3, [r7, #24]
}
 80072c4:	bf00      	nop
 80072c6:	bf00      	nop
 80072c8:	e7fd      	b.n	80072c6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072ca:	f001 ffdf 	bl	800928c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80072ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80072d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d024      	beq.n	8007324 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80072da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072dc:	1e5a      	subs	r2, r3, #1
 80072de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80072e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d104      	bne.n	80072f4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80072ea:	f001 fb1d 	bl	8008928 <pvTaskIncrementMutexHeldCount>
 80072ee:	4602      	mov	r2, r0
 80072f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072f6:	691b      	ldr	r3, [r3, #16]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00f      	beq.n	800731c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072fe:	3310      	adds	r3, #16
 8007300:	4618      	mov	r0, r3
 8007302:	f000 ffc7 	bl	8008294 <xTaskRemoveFromEventList>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d007      	beq.n	800731c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800730c:	4b54      	ldr	r3, [pc, #336]	@ (8007460 <xQueueSemaphoreTake+0x21c>)
 800730e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800731c:	f001 ffe6 	bl	80092ec <vPortExitCritical>
				return pdPASS;
 8007320:	2301      	movs	r3, #1
 8007322:	e098      	b.n	8007456 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d112      	bne.n	8007350 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	2b00      	cmp	r3, #0
 800732e:	d00b      	beq.n	8007348 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	617b      	str	r3, [r7, #20]
}
 8007342:	bf00      	nop
 8007344:	bf00      	nop
 8007346:	e7fd      	b.n	8007344 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007348:	f001 ffd0 	bl	80092ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800734c:	2300      	movs	r3, #0
 800734e:	e082      	b.n	8007456 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007352:	2b00      	cmp	r3, #0
 8007354:	d106      	bne.n	8007364 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007356:	f107 030c 	add.w	r3, r7, #12
 800735a:	4618      	mov	r0, r3
 800735c:	f000 fffe 	bl	800835c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007360:	2301      	movs	r3, #1
 8007362:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007364:	f001 ffc2 	bl	80092ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007368:	f000 fd5e 	bl	8007e28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800736c:	f001 ff8e 	bl	800928c <vPortEnterCritical>
 8007370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007372:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007376:	b25b      	sxtb	r3, r3
 8007378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800737c:	d103      	bne.n	8007386 <xQueueSemaphoreTake+0x142>
 800737e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007388:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800738c:	b25b      	sxtb	r3, r3
 800738e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007392:	d103      	bne.n	800739c <xQueueSemaphoreTake+0x158>
 8007394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007396:	2200      	movs	r2, #0
 8007398:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800739c:	f001 ffa6 	bl	80092ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073a0:	463a      	mov	r2, r7
 80073a2:	f107 030c 	add.w	r3, r7, #12
 80073a6:	4611      	mov	r1, r2
 80073a8:	4618      	mov	r0, r3
 80073aa:	f000 ffed 	bl	8008388 <xTaskCheckForTimeOut>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d132      	bne.n	800741a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80073b6:	f000 f9f4 	bl	80077a2 <prvIsQueueEmpty>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d026      	beq.n	800740e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80073c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d109      	bne.n	80073dc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80073c8:	f001 ff60 	bl	800928c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80073cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ce:	689b      	ldr	r3, [r3, #8]
 80073d0:	4618      	mov	r0, r3
 80073d2:	f001 f94d 	bl	8008670 <xTaskPriorityInherit>
 80073d6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80073d8:	f001 ff88 	bl	80092ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80073dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073de:	3324      	adds	r3, #36	@ 0x24
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	4611      	mov	r1, r2
 80073e4:	4618      	mov	r0, r3
 80073e6:	f000 ff03 	bl	80081f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80073ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80073ec:	f000 f987 	bl	80076fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073f0:	f000 fd28 	bl	8007e44 <xTaskResumeAll>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f47f af67 	bne.w	80072ca <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80073fc:	4b18      	ldr	r3, [pc, #96]	@ (8007460 <xQueueSemaphoreTake+0x21c>)
 80073fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	f3bf 8f4f 	dsb	sy
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	e75d      	b.n	80072ca <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800740e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007410:	f000 f975 	bl	80076fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007414:	f000 fd16 	bl	8007e44 <xTaskResumeAll>
 8007418:	e757      	b.n	80072ca <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800741a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800741c:	f000 f96f 	bl	80076fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007420:	f000 fd10 	bl	8007e44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007424:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007426:	f000 f9bc 	bl	80077a2 <prvIsQueueEmpty>
 800742a:	4603      	mov	r3, r0
 800742c:	2b00      	cmp	r3, #0
 800742e:	f43f af4c 	beq.w	80072ca <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00d      	beq.n	8007454 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007438:	f001 ff28 	bl	800928c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800743c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800743e:	f000 f8b7 	bl	80075b0 <prvGetDisinheritPriorityAfterTimeout>
 8007442:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800744a:	4618      	mov	r0, r3
 800744c:	f001 f9e8 	bl	8008820 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007450:	f001 ff4c 	bl	80092ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007454:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007456:	4618      	mov	r0, r3
 8007458:	3738      	adds	r7, #56	@ 0x38
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}
 800745e:	bf00      	nop
 8007460:	e000ed04 	.word	0xe000ed04

08007464 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b08e      	sub	sp, #56	@ 0x38
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10b      	bne.n	8007492 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800747a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800747e:	f383 8811 	msr	BASEPRI, r3
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	f3bf 8f4f 	dsb	sy
 800748a:	623b      	str	r3, [r7, #32]
}
 800748c:	bf00      	nop
 800748e:	bf00      	nop
 8007490:	e7fd      	b.n	800748e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d103      	bne.n	80074a0 <xQueueReceiveFromISR+0x3c>
 8007498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800749a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <xQueueReceiveFromISR+0x40>
 80074a0:	2301      	movs	r3, #1
 80074a2:	e000      	b.n	80074a6 <xQueueReceiveFromISR+0x42>
 80074a4:	2300      	movs	r3, #0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d10b      	bne.n	80074c2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80074aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ae:	f383 8811 	msr	BASEPRI, r3
 80074b2:	f3bf 8f6f 	isb	sy
 80074b6:	f3bf 8f4f 	dsb	sy
 80074ba:	61fb      	str	r3, [r7, #28]
}
 80074bc:	bf00      	nop
 80074be:	bf00      	nop
 80074c0:	e7fd      	b.n	80074be <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074c2:	f001 ffa5 	bl	8009410 <vPortValidateInterruptPriority>
	__asm volatile
 80074c6:	f3ef 8211 	mrs	r2, BASEPRI
 80074ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ce:	f383 8811 	msr	BASEPRI, r3
 80074d2:	f3bf 8f6f 	isb	sy
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	61ba      	str	r2, [r7, #24]
 80074dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80074de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d02f      	beq.n	800754e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80074ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80074fc:	f000 f8d9 	bl	80076b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007502:	1e5a      	subs	r2, r3, #1
 8007504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007506:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007508:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800750c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007510:	d112      	bne.n	8007538 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d016      	beq.n	8007548 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800751a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800751c:	3310      	adds	r3, #16
 800751e:	4618      	mov	r0, r3
 8007520:	f000 feb8 	bl	8008294 <xTaskRemoveFromEventList>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d00e      	beq.n	8007548 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00b      	beq.n	8007548 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	601a      	str	r2, [r3, #0]
 8007536:	e007      	b.n	8007548 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007538:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800753c:	3301      	adds	r3, #1
 800753e:	b2db      	uxtb	r3, r3
 8007540:	b25a      	sxtb	r2, r3
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007548:	2301      	movs	r3, #1
 800754a:	637b      	str	r3, [r7, #52]	@ 0x34
 800754c:	e001      	b.n	8007552 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800754e:	2300      	movs	r3, #0
 8007550:	637b      	str	r3, [r7, #52]	@ 0x34
 8007552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007554:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	f383 8811 	msr	BASEPRI, r3
}
 800755c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800755e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007560:	4618      	mov	r0, r3
 8007562:	3738      	adds	r7, #56	@ 0x38
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10b      	bne.n	8007592 <vQueueDelete+0x2a>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60bb      	str	r3, [r7, #8]
}
 800758c:	bf00      	nop
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f000 f95c 	bl	8007850 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d102      	bne.n	80075a8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f002 f842 	bl	800962c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80075a8:	bf00      	nop
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d006      	beq.n	80075ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80075ca:	60fb      	str	r3, [r7, #12]
 80075cc:	e001      	b.n	80075d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80075d2:	68fb      	ldr	r3, [r7, #12]
	}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3714      	adds	r7, #20
 80075d8:	46bd      	mov	sp, r7
 80075da:	bc80      	pop	{r7}
 80075dc:	4770      	bx	lr

080075de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80075de:	b580      	push	{r7, lr}
 80075e0:	b086      	sub	sp, #24
 80075e2:	af00      	add	r7, sp, #0
 80075e4:	60f8      	str	r0, [r7, #12]
 80075e6:	60b9      	str	r1, [r7, #8]
 80075e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80075ea:	2300      	movs	r3, #0
 80075ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10d      	bne.n	8007618 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d14d      	bne.n	80076a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	4618      	mov	r0, r3
 800760a:	f001 f899 	bl	8008740 <xTaskPriorityDisinherit>
 800760e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	609a      	str	r2, [r3, #8]
 8007616:	e043      	b.n	80076a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d119      	bne.n	8007652 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6858      	ldr	r0, [r3, #4]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007626:	461a      	mov	r2, r3
 8007628:	68b9      	ldr	r1, [r7, #8]
 800762a:	f003 fb62 	bl	800acf2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007636:	441a      	add	r2, r3
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	429a      	cmp	r2, r3
 8007646:	d32b      	bcc.n	80076a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	605a      	str	r2, [r3, #4]
 8007650:	e026      	b.n	80076a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	68d8      	ldr	r0, [r3, #12]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765a:	461a      	mov	r2, r3
 800765c:	68b9      	ldr	r1, [r7, #8]
 800765e:	f003 fb48 	bl	800acf2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	68da      	ldr	r2, [r3, #12]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766a:	425b      	negs	r3, r3
 800766c:	441a      	add	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	429a      	cmp	r2, r3
 800767c:	d207      	bcs.n	800768e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	689a      	ldr	r2, [r3, #8]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007686:	425b      	negs	r3, r3
 8007688:	441a      	add	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2b02      	cmp	r3, #2
 8007692:	d105      	bne.n	80076a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d002      	beq.n	80076a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	3b01      	subs	r3, #1
 800769e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	1c5a      	adds	r2, r3, #1
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80076a8:	697b      	ldr	r3, [r7, #20]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3718      	adds	r7, #24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b082      	sub	sp, #8
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
 80076ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d018      	beq.n	80076f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	68da      	ldr	r2, [r3, #12]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076cc:	441a      	add	r2, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	68da      	ldr	r2, [r3, #12]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d303      	bcc.n	80076e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	68d9      	ldr	r1, [r3, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ee:	461a      	mov	r2, r3
 80076f0:	6838      	ldr	r0, [r7, #0]
 80076f2:	f003 fafe 	bl	800acf2 <memcpy>
	}
}
 80076f6:	bf00      	nop
 80076f8:	3708      	adds	r7, #8
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007706:	f001 fdc1 	bl	800928c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007710:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007712:	e011      	b.n	8007738 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	d012      	beq.n	8007742 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	3324      	adds	r3, #36	@ 0x24
 8007720:	4618      	mov	r0, r3
 8007722:	f000 fdb7 	bl	8008294 <xTaskRemoveFromEventList>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800772c:	f000 fe90 	bl	8008450 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
 8007732:	3b01      	subs	r3, #1
 8007734:	b2db      	uxtb	r3, r3
 8007736:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800773c:	2b00      	cmp	r3, #0
 800773e:	dce9      	bgt.n	8007714 <prvUnlockQueue+0x16>
 8007740:	e000      	b.n	8007744 <prvUnlockQueue+0x46>
					break;
 8007742:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	22ff      	movs	r2, #255	@ 0xff
 8007748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800774c:	f001 fdce 	bl	80092ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007750:	f001 fd9c 	bl	800928c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800775a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800775c:	e011      	b.n	8007782 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d012      	beq.n	800778c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	3310      	adds	r3, #16
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fd92 	bl	8008294 <xTaskRemoveFromEventList>
 8007770:	4603      	mov	r3, r0
 8007772:	2b00      	cmp	r3, #0
 8007774:	d001      	beq.n	800777a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007776:	f000 fe6b 	bl	8008450 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800777a:	7bbb      	ldrb	r3, [r7, #14]
 800777c:	3b01      	subs	r3, #1
 800777e:	b2db      	uxtb	r3, r3
 8007780:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007782:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007786:	2b00      	cmp	r3, #0
 8007788:	dce9      	bgt.n	800775e <prvUnlockQueue+0x60>
 800778a:	e000      	b.n	800778e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800778c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	22ff      	movs	r2, #255	@ 0xff
 8007792:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007796:	f001 fda9 	bl	80092ec <vPortExitCritical>
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077aa:	f001 fd6f 	bl	800928c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d102      	bne.n	80077bc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80077b6:	2301      	movs	r3, #1
 80077b8:	60fb      	str	r3, [r7, #12]
 80077ba:	e001      	b.n	80077c0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80077bc:	2300      	movs	r3, #0
 80077be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077c0:	f001 fd94 	bl	80092ec <vPortExitCritical>

	return xReturn;
 80077c4:	68fb      	ldr	r3, [r7, #12]
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b084      	sub	sp, #16
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80077d6:	f001 fd59 	bl	800928c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d102      	bne.n	80077ec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80077e6:	2301      	movs	r3, #1
 80077e8:	60fb      	str	r3, [r7, #12]
 80077ea:	e001      	b.n	80077f0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80077ec:	2300      	movs	r3, #0
 80077ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80077f0:	f001 fd7c 	bl	80092ec <vPortExitCritical>

	return xReturn;
 80077f4:	68fb      	ldr	r3, [r7, #12]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800780a:	2300      	movs	r3, #0
 800780c:	60fb      	str	r3, [r7, #12]
 800780e:	e014      	b.n	800783a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007810:	4a0e      	ldr	r2, [pc, #56]	@ (800784c <vQueueAddToRegistry+0x4c>)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10b      	bne.n	8007834 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800781c:	490b      	ldr	r1, [pc, #44]	@ (800784c <vQueueAddToRegistry+0x4c>)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007826:	4a09      	ldr	r2, [pc, #36]	@ (800784c <vQueueAddToRegistry+0x4c>)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	00db      	lsls	r3, r3, #3
 800782c:	4413      	add	r3, r2
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007832:	e006      	b.n	8007842 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	3301      	adds	r3, #1
 8007838:	60fb      	str	r3, [r7, #12]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2b07      	cmp	r3, #7
 800783e:	d9e7      	bls.n	8007810 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007840:	bf00      	nop
 8007842:	bf00      	nop
 8007844:	3714      	adds	r7, #20
 8007846:	46bd      	mov	sp, r7
 8007848:	bc80      	pop	{r7}
 800784a:	4770      	bx	lr
 800784c:	20000a8c 	.word	0x20000a8c

08007850 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007858:	2300      	movs	r3, #0
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	e016      	b.n	800788c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800785e:	4a10      	ldr	r2, [pc, #64]	@ (80078a0 <vQueueUnregisterQueue+0x50>)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	00db      	lsls	r3, r3, #3
 8007864:	4413      	add	r3, r2
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	429a      	cmp	r2, r3
 800786c:	d10b      	bne.n	8007886 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800786e:	4a0c      	ldr	r2, [pc, #48]	@ (80078a0 <vQueueUnregisterQueue+0x50>)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2100      	movs	r1, #0
 8007874:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007878:	4a09      	ldr	r2, [pc, #36]	@ (80078a0 <vQueueUnregisterQueue+0x50>)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	00db      	lsls	r3, r3, #3
 800787e:	4413      	add	r3, r2
 8007880:	2200      	movs	r2, #0
 8007882:	605a      	str	r2, [r3, #4]
				break;
 8007884:	e006      	b.n	8007894 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3301      	adds	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2b07      	cmp	r3, #7
 8007890:	d9e5      	bls.n	800785e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007892:	bf00      	nop
 8007894:	bf00      	nop
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	bc80      	pop	{r7}
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop
 80078a0:	20000a8c 	.word	0x20000a8c

080078a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b086      	sub	sp, #24
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078b4:	f001 fcea 	bl	800928c <vPortEnterCritical>
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078be:	b25b      	sxtb	r3, r3
 80078c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c4:	d103      	bne.n	80078ce <vQueueWaitForMessageRestricted+0x2a>
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078d4:	b25b      	sxtb	r3, r3
 80078d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078da:	d103      	bne.n	80078e4 <vQueueWaitForMessageRestricted+0x40>
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078e4:	f001 fd02 	bl	80092ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d106      	bne.n	80078fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	3324      	adds	r3, #36	@ 0x24
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	68b9      	ldr	r1, [r7, #8]
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 fc9f 	bl	800823c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80078fe:	6978      	ldr	r0, [r7, #20]
 8007900:	f7ff fefd 	bl	80076fe <prvUnlockQueue>
	}
 8007904:	bf00      	nop
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800790c:	b580      	push	{r7, lr}
 800790e:	b08e      	sub	sp, #56	@ 0x38
 8007910:	af04      	add	r7, sp, #16
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
 8007918:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800791a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10b      	bne.n	8007938 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	623b      	str	r3, [r7, #32]
}
 8007932:	bf00      	nop
 8007934:	bf00      	nop
 8007936:	e7fd      	b.n	8007934 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793a:	2b00      	cmp	r3, #0
 800793c:	d10b      	bne.n	8007956 <xTaskCreateStatic+0x4a>
	__asm volatile
 800793e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007942:	f383 8811 	msr	BASEPRI, r3
 8007946:	f3bf 8f6f 	isb	sy
 800794a:	f3bf 8f4f 	dsb	sy
 800794e:	61fb      	str	r3, [r7, #28]
}
 8007950:	bf00      	nop
 8007952:	bf00      	nop
 8007954:	e7fd      	b.n	8007952 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007956:	235c      	movs	r3, #92	@ 0x5c
 8007958:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	2b5c      	cmp	r3, #92	@ 0x5c
 800795e:	d00b      	beq.n	8007978 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007964:	f383 8811 	msr	BASEPRI, r3
 8007968:	f3bf 8f6f 	isb	sy
 800796c:	f3bf 8f4f 	dsb	sy
 8007970:	61bb      	str	r3, [r7, #24]
}
 8007972:	bf00      	nop
 8007974:	bf00      	nop
 8007976:	e7fd      	b.n	8007974 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007978:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800797a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01e      	beq.n	80079be <xTaskCreateStatic+0xb2>
 8007980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007982:	2b00      	cmp	r3, #0
 8007984:	d01b      	beq.n	80079be <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007988:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800798a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800798e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007992:	2202      	movs	r2, #2
 8007994:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007998:	2300      	movs	r3, #0
 800799a:	9303      	str	r3, [sp, #12]
 800799c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799e:	9302      	str	r3, [sp, #8]
 80079a0:	f107 0314 	add.w	r3, r7, #20
 80079a4:	9301      	str	r3, [sp, #4]
 80079a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	68b9      	ldr	r1, [r7, #8]
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f000 f850 	bl	8007a56 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079b8:	f000 f8de 	bl	8007b78 <prvAddNewTaskToReadyList>
 80079bc:	e001      	b.n	80079c2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80079be:	2300      	movs	r3, #0
 80079c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079c2:	697b      	ldr	r3, [r7, #20]
	}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3728      	adds	r7, #40	@ 0x28
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08c      	sub	sp, #48	@ 0x30
 80079d0:	af04      	add	r7, sp, #16
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	603b      	str	r3, [r7, #0]
 80079d8:	4613      	mov	r3, r2
 80079da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80079dc:	88fb      	ldrh	r3, [r7, #6]
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4618      	mov	r0, r3
 80079e2:	f001 fd55 	bl	8009490 <pvPortMalloc>
 80079e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d00e      	beq.n	8007a0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80079ee:	205c      	movs	r0, #92	@ 0x5c
 80079f0:	f001 fd4e 	bl	8009490 <pvPortMalloc>
 80079f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d003      	beq.n	8007a04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80079fc:	69fb      	ldr	r3, [r7, #28]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a02:	e005      	b.n	8007a10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a04:	6978      	ldr	r0, [r7, #20]
 8007a06:	f001 fe11 	bl	800962c <vPortFree>
 8007a0a:	e001      	b.n	8007a10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d017      	beq.n	8007a46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a16:	69fb      	ldr	r3, [r7, #28]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a1e:	88fa      	ldrh	r2, [r7, #6]
 8007a20:	2300      	movs	r3, #0
 8007a22:	9303      	str	r3, [sp, #12]
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	9302      	str	r3, [sp, #8]
 8007a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2a:	9301      	str	r3, [sp, #4]
 8007a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2e:	9300      	str	r3, [sp, #0]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	68b9      	ldr	r1, [r7, #8]
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 f80e 	bl	8007a56 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a3a:	69f8      	ldr	r0, [r7, #28]
 8007a3c:	f000 f89c 	bl	8007b78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a40:	2301      	movs	r3, #1
 8007a42:	61bb      	str	r3, [r7, #24]
 8007a44:	e002      	b.n	8007a4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a46:	f04f 33ff 	mov.w	r3, #4294967295
 8007a4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a4c:	69bb      	ldr	r3, [r7, #24]
	}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3720      	adds	r7, #32
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b088      	sub	sp, #32
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	60f8      	str	r0, [r7, #12]
 8007a5e:	60b9      	str	r1, [r7, #8]
 8007a60:	607a      	str	r2, [r7, #4]
 8007a62:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a66:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	21a5      	movs	r1, #165	@ 0xa5
 8007a70:	f003 f89c 	bl	800abac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007a7e:	3b01      	subs	r3, #1
 8007a80:	009b      	lsls	r3, r3, #2
 8007a82:	4413      	add	r3, r2
 8007a84:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	f023 0307 	bic.w	r3, r3, #7
 8007a8c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	f003 0307 	and.w	r3, r3, #7
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00b      	beq.n	8007ab0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9c:	f383 8811 	msr	BASEPRI, r3
 8007aa0:	f3bf 8f6f 	isb	sy
 8007aa4:	f3bf 8f4f 	dsb	sy
 8007aa8:	617b      	str	r3, [r7, #20]
}
 8007aaa:	bf00      	nop
 8007aac:	bf00      	nop
 8007aae:	e7fd      	b.n	8007aac <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d01f      	beq.n	8007af6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	61fb      	str	r3, [r7, #28]
 8007aba:	e012      	b.n	8007ae2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	7819      	ldrb	r1, [r3, #0]
 8007ac4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	4413      	add	r3, r2
 8007aca:	3334      	adds	r3, #52	@ 0x34
 8007acc:	460a      	mov	r2, r1
 8007ace:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007ad0:	68ba      	ldr	r2, [r7, #8]
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d006      	beq.n	8007aea <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	3301      	adds	r3, #1
 8007ae0:	61fb      	str	r3, [r7, #28]
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	2b0f      	cmp	r3, #15
 8007ae6:	d9e9      	bls.n	8007abc <prvInitialiseNewTask+0x66>
 8007ae8:	e000      	b.n	8007aec <prvInitialiseNewTask+0x96>
			{
				break;
 8007aea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007af4:	e003      	b.n	8007afe <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	2200      	movs	r2, #0
 8007afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b00:	2b37      	cmp	r3, #55	@ 0x37
 8007b02:	d901      	bls.n	8007b08 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b04:	2337      	movs	r3, #55	@ 0x37
 8007b06:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b0c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b12:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	2200      	movs	r2, #0
 8007b18:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	3304      	adds	r3, #4
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7fe fd81 	bl	8006626 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b26:	3318      	adds	r3, #24
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7fe fd7c 	bl	8006626 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b36:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b42:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b46:	2200      	movs	r2, #0
 8007b48:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b52:	683a      	ldr	r2, [r7, #0]
 8007b54:	68f9      	ldr	r1, [r7, #12]
 8007b56:	69b8      	ldr	r0, [r7, #24]
 8007b58:	f001 faa6 	bl	80090a8 <pxPortInitialiseStack>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b60:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d002      	beq.n	8007b6e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b6e:	bf00      	nop
 8007b70:	3720      	adds	r7, #32
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
	...

08007b78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b80:	f001 fb84 	bl	800928c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b84:	4b2d      	ldr	r3, [pc, #180]	@ (8007c3c <prvAddNewTaskToReadyList+0xc4>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	3301      	adds	r3, #1
 8007b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8007c3c <prvAddNewTaskToReadyList+0xc4>)
 8007b8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8007c40 <prvAddNewTaskToReadyList+0xc8>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d109      	bne.n	8007baa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007b96:	4a2a      	ldr	r2, [pc, #168]	@ (8007c40 <prvAddNewTaskToReadyList+0xc8>)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007b9c:	4b27      	ldr	r3, [pc, #156]	@ (8007c3c <prvAddNewTaskToReadyList+0xc4>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d110      	bne.n	8007bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ba4:	f000 fc7a 	bl	800849c <prvInitialiseTaskLists>
 8007ba8:	e00d      	b.n	8007bc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007baa:	4b26      	ldr	r3, [pc, #152]	@ (8007c44 <prvAddNewTaskToReadyList+0xcc>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d109      	bne.n	8007bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bb2:	4b23      	ldr	r3, [pc, #140]	@ (8007c40 <prvAddNewTaskToReadyList+0xc8>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d802      	bhi.n	8007bc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8007c40 <prvAddNewTaskToReadyList+0xc8>)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bc6:	4b20      	ldr	r3, [pc, #128]	@ (8007c48 <prvAddNewTaskToReadyList+0xd0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8007c48 <prvAddNewTaskToReadyList+0xd0>)
 8007bce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8007c48 <prvAddNewTaskToReadyList+0xd0>)
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8007c4c <prvAddNewTaskToReadyList+0xd4>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d903      	bls.n	8007bec <prvAddNewTaskToReadyList+0x74>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be8:	4a18      	ldr	r2, [pc, #96]	@ (8007c4c <prvAddNewTaskToReadyList+0xd4>)
 8007bea:	6013      	str	r3, [r2, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4413      	add	r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	4a15      	ldr	r2, [pc, #84]	@ (8007c50 <prvAddNewTaskToReadyList+0xd8>)
 8007bfa:	441a      	add	r2, r3
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	3304      	adds	r3, #4
 8007c00:	4619      	mov	r1, r3
 8007c02:	4610      	mov	r0, r2
 8007c04:	f7fe fd1b 	bl	800663e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c08:	f001 fb70 	bl	80092ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007c44 <prvAddNewTaskToReadyList+0xcc>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00e      	beq.n	8007c32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c14:	4b0a      	ldr	r3, [pc, #40]	@ (8007c40 <prvAddNewTaskToReadyList+0xc8>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d207      	bcs.n	8007c32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c22:	4b0c      	ldr	r3, [pc, #48]	@ (8007c54 <prvAddNewTaskToReadyList+0xdc>)
 8007c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c32:	bf00      	nop
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	20000fa0 	.word	0x20000fa0
 8007c40:	20000acc 	.word	0x20000acc
 8007c44:	20000fac 	.word	0x20000fac
 8007c48:	20000fbc 	.word	0x20000fbc
 8007c4c:	20000fa8 	.word	0x20000fa8
 8007c50:	20000ad0 	.word	0x20000ad0
 8007c54:	e000ed04 	.word	0xe000ed04

08007c58 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b08a      	sub	sp, #40	@ 0x28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007c62:	2300      	movs	r3, #0
 8007c64:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10b      	bne.n	8007c84 <vTaskDelayUntil+0x2c>
	__asm volatile
 8007c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c70:	f383 8811 	msr	BASEPRI, r3
 8007c74:	f3bf 8f6f 	isb	sy
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	617b      	str	r3, [r7, #20]
}
 8007c7e:	bf00      	nop
 8007c80:	bf00      	nop
 8007c82:	e7fd      	b.n	8007c80 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10b      	bne.n	8007ca2 <vTaskDelayUntil+0x4a>
	__asm volatile
 8007c8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c8e:	f383 8811 	msr	BASEPRI, r3
 8007c92:	f3bf 8f6f 	isb	sy
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	613b      	str	r3, [r7, #16]
}
 8007c9c:	bf00      	nop
 8007c9e:	bf00      	nop
 8007ca0:	e7fd      	b.n	8007c9e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8007ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8007d4c <vTaskDelayUntil+0xf4>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00b      	beq.n	8007cc2 <vTaskDelayUntil+0x6a>
	__asm volatile
 8007caa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cae:	f383 8811 	msr	BASEPRI, r3
 8007cb2:	f3bf 8f6f 	isb	sy
 8007cb6:	f3bf 8f4f 	dsb	sy
 8007cba:	60fb      	str	r3, [r7, #12]
}
 8007cbc:	bf00      	nop
 8007cbe:	bf00      	nop
 8007cc0:	e7fd      	b.n	8007cbe <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8007cc2:	f000 f8b1 	bl	8007e28 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007cc6:	4b22      	ldr	r3, [pc, #136]	@ (8007d50 <vTaskDelayUntil+0xf8>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	683a      	ldr	r2, [r7, #0]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6a3a      	ldr	r2, [r7, #32]
 8007cdc:	429a      	cmp	r2, r3
 8007cde:	d20b      	bcs.n	8007cf8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	69fa      	ldr	r2, [r7, #28]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d211      	bcs.n	8007d0e <vTaskDelayUntil+0xb6>
 8007cea:	69fa      	ldr	r2, [r7, #28]
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d90d      	bls.n	8007d0e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cf6:	e00a      	b.n	8007d0e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69fa      	ldr	r2, [r7, #28]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d303      	bcc.n	8007d0a <vTaskDelayUntil+0xb2>
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	6a3b      	ldr	r3, [r7, #32]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d901      	bls.n	8007d0e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007d0a:	2301      	movs	r3, #1
 8007d0c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	69fa      	ldr	r2, [r7, #28]
 8007d12:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d006      	beq.n	8007d28 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007d1a:	69fa      	ldr	r2, [r7, #28]
 8007d1c:	6a3b      	ldr	r3, [r7, #32]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f000 fe14 	bl	8008950 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007d28:	f000 f88c 	bl	8007e44 <xTaskResumeAll>
 8007d2c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d107      	bne.n	8007d44 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007d34:	4b07      	ldr	r3, [pc, #28]	@ (8007d54 <vTaskDelayUntil+0xfc>)
 8007d36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d3a:	601a      	str	r2, [r3, #0]
 8007d3c:	f3bf 8f4f 	dsb	sy
 8007d40:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d44:	bf00      	nop
 8007d46:	3728      	adds	r7, #40	@ 0x28
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	20000fc8 	.word	0x20000fc8
 8007d50:	20000fa4 	.word	0x20000fa4
 8007d54:	e000ed04 	.word	0xe000ed04

08007d58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b08a      	sub	sp, #40	@ 0x28
 8007d5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d62:	2300      	movs	r3, #0
 8007d64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d66:	463a      	mov	r2, r7
 8007d68:	1d39      	adds	r1, r7, #4
 8007d6a:	f107 0308 	add.w	r3, r7, #8
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fe fc08 	bl	8006584 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68ba      	ldr	r2, [r7, #8]
 8007d7a:	9202      	str	r2, [sp, #8]
 8007d7c:	9301      	str	r3, [sp, #4]
 8007d7e:	2300      	movs	r3, #0
 8007d80:	9300      	str	r3, [sp, #0]
 8007d82:	2300      	movs	r3, #0
 8007d84:	460a      	mov	r2, r1
 8007d86:	4922      	ldr	r1, [pc, #136]	@ (8007e10 <vTaskStartScheduler+0xb8>)
 8007d88:	4822      	ldr	r0, [pc, #136]	@ (8007e14 <vTaskStartScheduler+0xbc>)
 8007d8a:	f7ff fdbf 	bl	800790c <xTaskCreateStatic>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	4a21      	ldr	r2, [pc, #132]	@ (8007e18 <vTaskStartScheduler+0xc0>)
 8007d92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d94:	4b20      	ldr	r3, [pc, #128]	@ (8007e18 <vTaskStartScheduler+0xc0>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d002      	beq.n	8007da2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	e001      	b.n	8007da6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007da2:	2300      	movs	r3, #0
 8007da4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2b01      	cmp	r3, #1
 8007daa:	d102      	bne.n	8007db2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007dac:	f000 fe24 	bl	80089f8 <xTimerCreateTimerTask>
 8007db0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d116      	bne.n	8007de6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dbc:	f383 8811 	msr	BASEPRI, r3
 8007dc0:	f3bf 8f6f 	isb	sy
 8007dc4:	f3bf 8f4f 	dsb	sy
 8007dc8:	613b      	str	r3, [r7, #16]
}
 8007dca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007dcc:	4b13      	ldr	r3, [pc, #76]	@ (8007e1c <vTaskStartScheduler+0xc4>)
 8007dce:	f04f 32ff 	mov.w	r2, #4294967295
 8007dd2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007dd4:	4b12      	ldr	r3, [pc, #72]	@ (8007e20 <vTaskStartScheduler+0xc8>)
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007dda:	4b12      	ldr	r3, [pc, #72]	@ (8007e24 <vTaskStartScheduler+0xcc>)
 8007ddc:	2200      	movs	r2, #0
 8007dde:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007de0:	f001 f9e2 	bl	80091a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007de4:	e00f      	b.n	8007e06 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dec:	d10b      	bne.n	8007e06 <vTaskStartScheduler+0xae>
	__asm volatile
 8007dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df2:	f383 8811 	msr	BASEPRI, r3
 8007df6:	f3bf 8f6f 	isb	sy
 8007dfa:	f3bf 8f4f 	dsb	sy
 8007dfe:	60fb      	str	r3, [r7, #12]
}
 8007e00:	bf00      	nop
 8007e02:	bf00      	nop
 8007e04:	e7fd      	b.n	8007e02 <vTaskStartScheduler+0xaa>
}
 8007e06:	bf00      	nop
 8007e08:	3718      	adds	r7, #24
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop
 8007e10:	0800ebd0 	.word	0x0800ebd0
 8007e14:	08008469 	.word	0x08008469
 8007e18:	20000fc4 	.word	0x20000fc4
 8007e1c:	20000fc0 	.word	0x20000fc0
 8007e20:	20000fac 	.word	0x20000fac
 8007e24:	20000fa4 	.word	0x20000fa4

08007e28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e28:	b480      	push	{r7}
 8007e2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007e2c:	4b04      	ldr	r3, [pc, #16]	@ (8007e40 <vTaskSuspendAll+0x18>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	3301      	adds	r3, #1
 8007e32:	4a03      	ldr	r2, [pc, #12]	@ (8007e40 <vTaskSuspendAll+0x18>)
 8007e34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007e36:	bf00      	nop
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bc80      	pop	{r7}
 8007e3c:	4770      	bx	lr
 8007e3e:	bf00      	nop
 8007e40:	20000fc8 	.word	0x20000fc8

08007e44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e52:	4b42      	ldr	r3, [pc, #264]	@ (8007f5c <xTaskResumeAll+0x118>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d10b      	bne.n	8007e72 <xTaskResumeAll+0x2e>
	__asm volatile
 8007e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e5e:	f383 8811 	msr	BASEPRI, r3
 8007e62:	f3bf 8f6f 	isb	sy
 8007e66:	f3bf 8f4f 	dsb	sy
 8007e6a:	603b      	str	r3, [r7, #0]
}
 8007e6c:	bf00      	nop
 8007e6e:	bf00      	nop
 8007e70:	e7fd      	b.n	8007e6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e72:	f001 fa0b 	bl	800928c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e76:	4b39      	ldr	r3, [pc, #228]	@ (8007f5c <xTaskResumeAll+0x118>)
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	4a37      	ldr	r2, [pc, #220]	@ (8007f5c <xTaskResumeAll+0x118>)
 8007e7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e80:	4b36      	ldr	r3, [pc, #216]	@ (8007f5c <xTaskResumeAll+0x118>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d162      	bne.n	8007f4e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e88:	4b35      	ldr	r3, [pc, #212]	@ (8007f60 <xTaskResumeAll+0x11c>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d05e      	beq.n	8007f4e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e90:	e02f      	b.n	8007ef2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e92:	4b34      	ldr	r3, [pc, #208]	@ (8007f64 <xTaskResumeAll+0x120>)
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3318      	adds	r3, #24
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7fe fc28 	bl	80066f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7fe fc23 	bl	80066f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eb2:	4b2d      	ldr	r3, [pc, #180]	@ (8007f68 <xTaskResumeAll+0x124>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d903      	bls.n	8007ec2 <xTaskResumeAll+0x7e>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8007f68 <xTaskResumeAll+0x124>)
 8007ec0:	6013      	str	r3, [r2, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ec6:	4613      	mov	r3, r2
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	4a27      	ldr	r2, [pc, #156]	@ (8007f6c <xTaskResumeAll+0x128>)
 8007ed0:	441a      	add	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	4619      	mov	r1, r3
 8007ed8:	4610      	mov	r0, r2
 8007eda:	f7fe fbb0 	bl	800663e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ee2:	4b23      	ldr	r3, [pc, #140]	@ (8007f70 <xTaskResumeAll+0x12c>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d302      	bcc.n	8007ef2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007eec:	4b21      	ldr	r3, [pc, #132]	@ (8007f74 <xTaskResumeAll+0x130>)
 8007eee:	2201      	movs	r2, #1
 8007ef0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8007f64 <xTaskResumeAll+0x120>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1cb      	bne.n	8007e92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f00:	f000 fb6a 	bl	80085d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007f04:	4b1c      	ldr	r3, [pc, #112]	@ (8007f78 <xTaskResumeAll+0x134>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d010      	beq.n	8007f32 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f10:	f000 f856 	bl	8007fc0 <xTaskIncrementTick>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d002      	beq.n	8007f20 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007f1a:	4b16      	ldr	r3, [pc, #88]	@ (8007f74 <xTaskResumeAll+0x130>)
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	3b01      	subs	r3, #1
 8007f24:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d1f1      	bne.n	8007f10 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007f2c:	4b12      	ldr	r3, [pc, #72]	@ (8007f78 <xTaskResumeAll+0x134>)
 8007f2e:	2200      	movs	r2, #0
 8007f30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007f32:	4b10      	ldr	r3, [pc, #64]	@ (8007f74 <xTaskResumeAll+0x130>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d009      	beq.n	8007f4e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8007f7c <xTaskResumeAll+0x138>)
 8007f40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f44:	601a      	str	r2, [r3, #0]
 8007f46:	f3bf 8f4f 	dsb	sy
 8007f4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f4e:	f001 f9cd 	bl	80092ec <vPortExitCritical>

	return xAlreadyYielded;
 8007f52:	68bb      	ldr	r3, [r7, #8]
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	20000fc8 	.word	0x20000fc8
 8007f60:	20000fa0 	.word	0x20000fa0
 8007f64:	20000f60 	.word	0x20000f60
 8007f68:	20000fa8 	.word	0x20000fa8
 8007f6c:	20000ad0 	.word	0x20000ad0
 8007f70:	20000acc 	.word	0x20000acc
 8007f74:	20000fb4 	.word	0x20000fb4
 8007f78:	20000fb0 	.word	0x20000fb0
 8007f7c:	e000ed04 	.word	0xe000ed04

08007f80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f86:	4b04      	ldr	r3, [pc, #16]	@ (8007f98 <xTaskGetTickCount+0x18>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f8c:	687b      	ldr	r3, [r7, #4]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr
 8007f98:	20000fa4 	.word	0x20000fa4

08007f9c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b082      	sub	sp, #8
 8007fa0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007fa2:	f001 fa35 	bl	8009410 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007faa:	4b04      	ldr	r3, [pc, #16]	@ (8007fbc <xTaskGetTickCountFromISR+0x20>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fb0:	683b      	ldr	r3, [r7, #0]
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3708      	adds	r7, #8
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	20000fa4 	.word	0x20000fa4

08007fc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007fca:	4b4f      	ldr	r3, [pc, #316]	@ (8008108 <xTaskIncrementTick+0x148>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f040 8090 	bne.w	80080f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007fd4:	4b4d      	ldr	r3, [pc, #308]	@ (800810c <xTaskIncrementTick+0x14c>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800810c <xTaskIncrementTick+0x14c>)
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d121      	bne.n	800802c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007fe8:	4b49      	ldr	r3, [pc, #292]	@ (8008110 <xTaskIncrementTick+0x150>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00b      	beq.n	800800a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff6:	f383 8811 	msr	BASEPRI, r3
 8007ffa:	f3bf 8f6f 	isb	sy
 8007ffe:	f3bf 8f4f 	dsb	sy
 8008002:	603b      	str	r3, [r7, #0]
}
 8008004:	bf00      	nop
 8008006:	bf00      	nop
 8008008:	e7fd      	b.n	8008006 <xTaskIncrementTick+0x46>
 800800a:	4b41      	ldr	r3, [pc, #260]	@ (8008110 <xTaskIncrementTick+0x150>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	4b40      	ldr	r3, [pc, #256]	@ (8008114 <xTaskIncrementTick+0x154>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a3e      	ldr	r2, [pc, #248]	@ (8008110 <xTaskIncrementTick+0x150>)
 8008016:	6013      	str	r3, [r2, #0]
 8008018:	4a3e      	ldr	r2, [pc, #248]	@ (8008114 <xTaskIncrementTick+0x154>)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	4b3e      	ldr	r3, [pc, #248]	@ (8008118 <xTaskIncrementTick+0x158>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3301      	adds	r3, #1
 8008024:	4a3c      	ldr	r2, [pc, #240]	@ (8008118 <xTaskIncrementTick+0x158>)
 8008026:	6013      	str	r3, [r2, #0]
 8008028:	f000 fad6 	bl	80085d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800802c:	4b3b      	ldr	r3, [pc, #236]	@ (800811c <xTaskIncrementTick+0x15c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	429a      	cmp	r2, r3
 8008034:	d349      	bcc.n	80080ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008036:	4b36      	ldr	r3, [pc, #216]	@ (8008110 <xTaskIncrementTick+0x150>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d104      	bne.n	800804a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008040:	4b36      	ldr	r3, [pc, #216]	@ (800811c <xTaskIncrementTick+0x15c>)
 8008042:	f04f 32ff 	mov.w	r2, #4294967295
 8008046:	601a      	str	r2, [r3, #0]
					break;
 8008048:	e03f      	b.n	80080ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800804a:	4b31      	ldr	r3, [pc, #196]	@ (8008110 <xTaskIncrementTick+0x150>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800805a:	693a      	ldr	r2, [r7, #16]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	429a      	cmp	r2, r3
 8008060:	d203      	bcs.n	800806a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008062:	4a2e      	ldr	r2, [pc, #184]	@ (800811c <xTaskIncrementTick+0x15c>)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008068:	e02f      	b.n	80080ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	3304      	adds	r3, #4
 800806e:	4618      	mov	r0, r3
 8008070:	f7fe fb40 	bl	80066f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008078:	2b00      	cmp	r3, #0
 800807a:	d004      	beq.n	8008086 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	3318      	adds	r3, #24
 8008080:	4618      	mov	r0, r3
 8008082:	f7fe fb37 	bl	80066f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800808a:	4b25      	ldr	r3, [pc, #148]	@ (8008120 <xTaskIncrementTick+0x160>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	429a      	cmp	r2, r3
 8008090:	d903      	bls.n	800809a <xTaskIncrementTick+0xda>
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008096:	4a22      	ldr	r2, [pc, #136]	@ (8008120 <xTaskIncrementTick+0x160>)
 8008098:	6013      	str	r3, [r2, #0]
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800809e:	4613      	mov	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	4413      	add	r3, r2
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4a1f      	ldr	r2, [pc, #124]	@ (8008124 <xTaskIncrementTick+0x164>)
 80080a8:	441a      	add	r2, r3
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	3304      	adds	r3, #4
 80080ae:	4619      	mov	r1, r3
 80080b0:	4610      	mov	r0, r2
 80080b2:	f7fe fac4 	bl	800663e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008128 <xTaskIncrementTick+0x168>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c0:	429a      	cmp	r2, r3
 80080c2:	d3b8      	bcc.n	8008036 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80080c4:	2301      	movs	r3, #1
 80080c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080c8:	e7b5      	b.n	8008036 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80080ca:	4b17      	ldr	r3, [pc, #92]	@ (8008128 <xTaskIncrementTick+0x168>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080d0:	4914      	ldr	r1, [pc, #80]	@ (8008124 <xTaskIncrementTick+0x164>)
 80080d2:	4613      	mov	r3, r2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	4413      	add	r3, r2
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	440b      	add	r3, r1
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2b01      	cmp	r3, #1
 80080e0:	d901      	bls.n	80080e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80080e2:	2301      	movs	r3, #1
 80080e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80080e6:	4b11      	ldr	r3, [pc, #68]	@ (800812c <xTaskIncrementTick+0x16c>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d007      	beq.n	80080fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80080ee:	2301      	movs	r3, #1
 80080f0:	617b      	str	r3, [r7, #20]
 80080f2:	e004      	b.n	80080fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80080f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008130 <xTaskIncrementTick+0x170>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	3301      	adds	r3, #1
 80080fa:	4a0d      	ldr	r2, [pc, #52]	@ (8008130 <xTaskIncrementTick+0x170>)
 80080fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80080fe:	697b      	ldr	r3, [r7, #20]
}
 8008100:	4618      	mov	r0, r3
 8008102:	3718      	adds	r7, #24
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	20000fc8 	.word	0x20000fc8
 800810c:	20000fa4 	.word	0x20000fa4
 8008110:	20000f58 	.word	0x20000f58
 8008114:	20000f5c 	.word	0x20000f5c
 8008118:	20000fb8 	.word	0x20000fb8
 800811c:	20000fc0 	.word	0x20000fc0
 8008120:	20000fa8 	.word	0x20000fa8
 8008124:	20000ad0 	.word	0x20000ad0
 8008128:	20000acc 	.word	0x20000acc
 800812c:	20000fb4 	.word	0x20000fb4
 8008130:	20000fb0 	.word	0x20000fb0

08008134 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008134:	b480      	push	{r7}
 8008136:	b085      	sub	sp, #20
 8008138:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800813a:	4b28      	ldr	r3, [pc, #160]	@ (80081dc <vTaskSwitchContext+0xa8>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d003      	beq.n	800814a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008142:	4b27      	ldr	r3, [pc, #156]	@ (80081e0 <vTaskSwitchContext+0xac>)
 8008144:	2201      	movs	r2, #1
 8008146:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008148:	e042      	b.n	80081d0 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800814a:	4b25      	ldr	r3, [pc, #148]	@ (80081e0 <vTaskSwitchContext+0xac>)
 800814c:	2200      	movs	r2, #0
 800814e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008150:	4b24      	ldr	r3, [pc, #144]	@ (80081e4 <vTaskSwitchContext+0xb0>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	60fb      	str	r3, [r7, #12]
 8008156:	e011      	b.n	800817c <vTaskSwitchContext+0x48>
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10b      	bne.n	8008176 <vTaskSwitchContext+0x42>
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	607b      	str	r3, [r7, #4]
}
 8008170:	bf00      	nop
 8008172:	bf00      	nop
 8008174:	e7fd      	b.n	8008172 <vTaskSwitchContext+0x3e>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3b01      	subs	r3, #1
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	491a      	ldr	r1, [pc, #104]	@ (80081e8 <vTaskSwitchContext+0xb4>)
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	4613      	mov	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4413      	add	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	440b      	add	r3, r1
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d0e3      	beq.n	8008158 <vTaskSwitchContext+0x24>
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	4613      	mov	r3, r2
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	4413      	add	r3, r2
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4a13      	ldr	r2, [pc, #76]	@ (80081e8 <vTaskSwitchContext+0xb4>)
 800819c:	4413      	add	r3, r2
 800819e:	60bb      	str	r3, [r7, #8]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	685b      	ldr	r3, [r3, #4]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	605a      	str	r2, [r3, #4]
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	3308      	adds	r3, #8
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d104      	bne.n	80081c0 <vTaskSwitchContext+0x8c>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	685a      	ldr	r2, [r3, #4]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	605a      	str	r2, [r3, #4]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	4a09      	ldr	r2, [pc, #36]	@ (80081ec <vTaskSwitchContext+0xb8>)
 80081c8:	6013      	str	r3, [r2, #0]
 80081ca:	4a06      	ldr	r2, [pc, #24]	@ (80081e4 <vTaskSwitchContext+0xb0>)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6013      	str	r3, [r2, #0]
}
 80081d0:	bf00      	nop
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bc80      	pop	{r7}
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	20000fc8 	.word	0x20000fc8
 80081e0:	20000fb4 	.word	0x20000fb4
 80081e4:	20000fa8 	.word	0x20000fa8
 80081e8:	20000ad0 	.word	0x20000ad0
 80081ec:	20000acc 	.word	0x20000acc

080081f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
 80081f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d10b      	bne.n	8008218 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	60fb      	str	r3, [r7, #12]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008218:	4b07      	ldr	r3, [pc, #28]	@ (8008238 <vTaskPlaceOnEventList+0x48>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3318      	adds	r3, #24
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f7fe fa2f 	bl	8006684 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008226:	2101      	movs	r1, #1
 8008228:	6838      	ldr	r0, [r7, #0]
 800822a:	f000 fb91 	bl	8008950 <prvAddCurrentTaskToDelayedList>
}
 800822e:	bf00      	nop
 8008230:	3710      	adds	r7, #16
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	20000acc 	.word	0x20000acc

0800823c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800823c:	b580      	push	{r7, lr}
 800823e:	b086      	sub	sp, #24
 8008240:	af00      	add	r7, sp, #0
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10b      	bne.n	8008266 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800824e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008252:	f383 8811 	msr	BASEPRI, r3
 8008256:	f3bf 8f6f 	isb	sy
 800825a:	f3bf 8f4f 	dsb	sy
 800825e:	617b      	str	r3, [r7, #20]
}
 8008260:	bf00      	nop
 8008262:	bf00      	nop
 8008264:	e7fd      	b.n	8008262 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008266:	4b0a      	ldr	r3, [pc, #40]	@ (8008290 <vTaskPlaceOnEventListRestricted+0x54>)
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	3318      	adds	r3, #24
 800826c:	4619      	mov	r1, r3
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f7fe f9e5 	bl	800663e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d002      	beq.n	8008280 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800827a:	f04f 33ff 	mov.w	r3, #4294967295
 800827e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	68b8      	ldr	r0, [r7, #8]
 8008284:	f000 fb64 	bl	8008950 <prvAddCurrentTaskToDelayedList>
	}
 8008288:	bf00      	nop
 800828a:	3718      	adds	r7, #24
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}
 8008290:	20000acc 	.word	0x20000acc

08008294 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10b      	bne.n	80082c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80082aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ae:	f383 8811 	msr	BASEPRI, r3
 80082b2:	f3bf 8f6f 	isb	sy
 80082b6:	f3bf 8f4f 	dsb	sy
 80082ba:	60fb      	str	r3, [r7, #12]
}
 80082bc:	bf00      	nop
 80082be:	bf00      	nop
 80082c0:	e7fd      	b.n	80082be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	3318      	adds	r3, #24
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7fe fa14 	bl	80066f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008344 <xTaskRemoveFromEventList+0xb0>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d11d      	bne.n	8008310 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	3304      	adds	r3, #4
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe fa0b 	bl	80066f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082e2:	4b19      	ldr	r3, [pc, #100]	@ (8008348 <xTaskRemoveFromEventList+0xb4>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	429a      	cmp	r2, r3
 80082e8:	d903      	bls.n	80082f2 <xTaskRemoveFromEventList+0x5e>
 80082ea:	693b      	ldr	r3, [r7, #16]
 80082ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ee:	4a16      	ldr	r2, [pc, #88]	@ (8008348 <xTaskRemoveFromEventList+0xb4>)
 80082f0:	6013      	str	r3, [r2, #0]
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f6:	4613      	mov	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	4413      	add	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4a13      	ldr	r2, [pc, #76]	@ (800834c <xTaskRemoveFromEventList+0xb8>)
 8008300:	441a      	add	r2, r3
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	3304      	adds	r3, #4
 8008306:	4619      	mov	r1, r3
 8008308:	4610      	mov	r0, r2
 800830a:	f7fe f998 	bl	800663e <vListInsertEnd>
 800830e:	e005      	b.n	800831c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	3318      	adds	r3, #24
 8008314:	4619      	mov	r1, r3
 8008316:	480e      	ldr	r0, [pc, #56]	@ (8008350 <xTaskRemoveFromEventList+0xbc>)
 8008318:	f7fe f991 	bl	800663e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008320:	4b0c      	ldr	r3, [pc, #48]	@ (8008354 <xTaskRemoveFromEventList+0xc0>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008326:	429a      	cmp	r2, r3
 8008328:	d905      	bls.n	8008336 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800832a:	2301      	movs	r3, #1
 800832c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800832e:	4b0a      	ldr	r3, [pc, #40]	@ (8008358 <xTaskRemoveFromEventList+0xc4>)
 8008330:	2201      	movs	r2, #1
 8008332:	601a      	str	r2, [r3, #0]
 8008334:	e001      	b.n	800833a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008336:	2300      	movs	r3, #0
 8008338:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800833a:	697b      	ldr	r3, [r7, #20]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3718      	adds	r7, #24
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	20000fc8 	.word	0x20000fc8
 8008348:	20000fa8 	.word	0x20000fa8
 800834c:	20000ad0 	.word	0x20000ad0
 8008350:	20000f60 	.word	0x20000f60
 8008354:	20000acc 	.word	0x20000acc
 8008358:	20000fb4 	.word	0x20000fb4

0800835c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008364:	4b06      	ldr	r3, [pc, #24]	@ (8008380 <vTaskInternalSetTimeOutState+0x24>)
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800836c:	4b05      	ldr	r3, [pc, #20]	@ (8008384 <vTaskInternalSetTimeOutState+0x28>)
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	605a      	str	r2, [r3, #4]
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	bc80      	pop	{r7}
 800837c:	4770      	bx	lr
 800837e:	bf00      	nop
 8008380:	20000fb8 	.word	0x20000fb8
 8008384:	20000fa4 	.word	0x20000fa4

08008388 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b088      	sub	sp, #32
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10b      	bne.n	80083b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	613b      	str	r3, [r7, #16]
}
 80083aa:	bf00      	nop
 80083ac:	bf00      	nop
 80083ae:	e7fd      	b.n	80083ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10b      	bne.n	80083ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	60fb      	str	r3, [r7, #12]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80083ce:	f000 ff5d 	bl	800928c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008448 <xTaskCheckForTimeOut+0xc0>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	69ba      	ldr	r2, [r7, #24]
 80083de:	1ad3      	subs	r3, r2, r3
 80083e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ea:	d102      	bne.n	80083f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80083ec:	2300      	movs	r3, #0
 80083ee:	61fb      	str	r3, [r7, #28]
 80083f0:	e023      	b.n	800843a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	4b15      	ldr	r3, [pc, #84]	@ (800844c <xTaskCheckForTimeOut+0xc4>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	429a      	cmp	r2, r3
 80083fc:	d007      	beq.n	800840e <xTaskCheckForTimeOut+0x86>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	69ba      	ldr	r2, [r7, #24]
 8008404:	429a      	cmp	r2, r3
 8008406:	d302      	bcc.n	800840e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008408:	2301      	movs	r3, #1
 800840a:	61fb      	str	r3, [r7, #28]
 800840c:	e015      	b.n	800843a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	429a      	cmp	r2, r3
 8008416:	d20b      	bcs.n	8008430 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	1ad2      	subs	r2, r2, r3
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f7ff ff99 	bl	800835c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800842a:	2300      	movs	r3, #0
 800842c:	61fb      	str	r3, [r7, #28]
 800842e:	e004      	b.n	800843a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	2200      	movs	r2, #0
 8008434:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008436:	2301      	movs	r3, #1
 8008438:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800843a:	f000 ff57 	bl	80092ec <vPortExitCritical>

	return xReturn;
 800843e:	69fb      	ldr	r3, [r7, #28]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3720      	adds	r7, #32
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	20000fa4 	.word	0x20000fa4
 800844c:	20000fb8 	.word	0x20000fb8

08008450 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008450:	b480      	push	{r7}
 8008452:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008454:	4b03      	ldr	r3, [pc, #12]	@ (8008464 <vTaskMissedYield+0x14>)
 8008456:	2201      	movs	r2, #1
 8008458:	601a      	str	r2, [r3, #0]
}
 800845a:	bf00      	nop
 800845c:	46bd      	mov	sp, r7
 800845e:	bc80      	pop	{r7}
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	20000fb4 	.word	0x20000fb4

08008468 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b082      	sub	sp, #8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008470:	f000 f854 	bl	800851c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008474:	4b07      	ldr	r3, [pc, #28]	@ (8008494 <prvIdleTask+0x2c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d907      	bls.n	800848c <prvIdleTask+0x24>
			{
				taskYIELD();
 800847c:	4b06      	ldr	r3, [pc, #24]	@ (8008498 <prvIdleTask+0x30>)
 800847e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008482:	601a      	str	r2, [r3, #0]
 8008484:	f3bf 8f4f 	dsb	sy
 8008488:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800848c:	f7f8 fe00 	bl	8001090 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8008490:	e7ee      	b.n	8008470 <prvIdleTask+0x8>
 8008492:	bf00      	nop
 8008494:	20000ad0 	.word	0x20000ad0
 8008498:	e000ed04 	.word	0xe000ed04

0800849c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084a2:	2300      	movs	r3, #0
 80084a4:	607b      	str	r3, [r7, #4]
 80084a6:	e00c      	b.n	80084c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	4613      	mov	r3, r2
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	4413      	add	r3, r2
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	4a12      	ldr	r2, [pc, #72]	@ (80084fc <prvInitialiseTaskLists+0x60>)
 80084b4:	4413      	add	r3, r2
 80084b6:	4618      	mov	r0, r3
 80084b8:	f7fe f896 	bl	80065e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	3301      	adds	r3, #1
 80084c0:	607b      	str	r3, [r7, #4]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b37      	cmp	r3, #55	@ 0x37
 80084c6:	d9ef      	bls.n	80084a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084c8:	480d      	ldr	r0, [pc, #52]	@ (8008500 <prvInitialiseTaskLists+0x64>)
 80084ca:	f7fe f88d 	bl	80065e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084ce:	480d      	ldr	r0, [pc, #52]	@ (8008504 <prvInitialiseTaskLists+0x68>)
 80084d0:	f7fe f88a 	bl	80065e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084d4:	480c      	ldr	r0, [pc, #48]	@ (8008508 <prvInitialiseTaskLists+0x6c>)
 80084d6:	f7fe f887 	bl	80065e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084da:	480c      	ldr	r0, [pc, #48]	@ (800850c <prvInitialiseTaskLists+0x70>)
 80084dc:	f7fe f884 	bl	80065e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084e0:	480b      	ldr	r0, [pc, #44]	@ (8008510 <prvInitialiseTaskLists+0x74>)
 80084e2:	f7fe f881 	bl	80065e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008514 <prvInitialiseTaskLists+0x78>)
 80084e8:	4a05      	ldr	r2, [pc, #20]	@ (8008500 <prvInitialiseTaskLists+0x64>)
 80084ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80084ec:	4b0a      	ldr	r3, [pc, #40]	@ (8008518 <prvInitialiseTaskLists+0x7c>)
 80084ee:	4a05      	ldr	r2, [pc, #20]	@ (8008504 <prvInitialiseTaskLists+0x68>)
 80084f0:	601a      	str	r2, [r3, #0]
}
 80084f2:	bf00      	nop
 80084f4:	3708      	adds	r7, #8
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}
 80084fa:	bf00      	nop
 80084fc:	20000ad0 	.word	0x20000ad0
 8008500:	20000f30 	.word	0x20000f30
 8008504:	20000f44 	.word	0x20000f44
 8008508:	20000f60 	.word	0x20000f60
 800850c:	20000f74 	.word	0x20000f74
 8008510:	20000f8c 	.word	0x20000f8c
 8008514:	20000f58 	.word	0x20000f58
 8008518:	20000f5c 	.word	0x20000f5c

0800851c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008522:	e019      	b.n	8008558 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008524:	f000 feb2 	bl	800928c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008528:	4b10      	ldr	r3, [pc, #64]	@ (800856c <prvCheckTasksWaitingTermination+0x50>)
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	3304      	adds	r3, #4
 8008534:	4618      	mov	r0, r3
 8008536:	f7fe f8dd 	bl	80066f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800853a:	4b0d      	ldr	r3, [pc, #52]	@ (8008570 <prvCheckTasksWaitingTermination+0x54>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3b01      	subs	r3, #1
 8008540:	4a0b      	ldr	r2, [pc, #44]	@ (8008570 <prvCheckTasksWaitingTermination+0x54>)
 8008542:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008544:	4b0b      	ldr	r3, [pc, #44]	@ (8008574 <prvCheckTasksWaitingTermination+0x58>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3b01      	subs	r3, #1
 800854a:	4a0a      	ldr	r2, [pc, #40]	@ (8008574 <prvCheckTasksWaitingTermination+0x58>)
 800854c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800854e:	f000 fecd 	bl	80092ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 f810 	bl	8008578 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008558:	4b06      	ldr	r3, [pc, #24]	@ (8008574 <prvCheckTasksWaitingTermination+0x58>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1e1      	bne.n	8008524 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	20000f74 	.word	0x20000f74
 8008570:	20000fa0 	.word	0x20000fa0
 8008574:	20000f88 	.word	0x20000f88

08008578 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008586:	2b00      	cmp	r3, #0
 8008588:	d108      	bne.n	800859c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800858e:	4618      	mov	r0, r3
 8008590:	f001 f84c 	bl	800962c <vPortFree>
				vPortFree( pxTCB );
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f001 f849 	bl	800962c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800859a:	e019      	b.n	80085d0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	d103      	bne.n	80085ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f001 f840 	bl	800962c <vPortFree>
	}
 80085ac:	e010      	b.n	80085d0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d00b      	beq.n	80085d0 <prvDeleteTCB+0x58>
	__asm volatile
 80085b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	60fb      	str	r3, [r7, #12]
}
 80085ca:	bf00      	nop
 80085cc:	bf00      	nop
 80085ce:	e7fd      	b.n	80085cc <prvDeleteTCB+0x54>
	}
 80085d0:	bf00      	nop
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085de:	4b0c      	ldr	r3, [pc, #48]	@ (8008610 <prvResetNextTaskUnblockTime+0x38>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d104      	bne.n	80085f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80085e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008614 <prvResetNextTaskUnblockTime+0x3c>)
 80085ea:	f04f 32ff 	mov.w	r2, #4294967295
 80085ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80085f0:	e008      	b.n	8008604 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085f2:	4b07      	ldr	r3, [pc, #28]	@ (8008610 <prvResetNextTaskUnblockTime+0x38>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	685b      	ldr	r3, [r3, #4]
 8008600:	4a04      	ldr	r2, [pc, #16]	@ (8008614 <prvResetNextTaskUnblockTime+0x3c>)
 8008602:	6013      	str	r3, [r2, #0]
}
 8008604:	bf00      	nop
 8008606:	370c      	adds	r7, #12
 8008608:	46bd      	mov	sp, r7
 800860a:	bc80      	pop	{r7}
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop
 8008610:	20000f58 	.word	0x20000f58
 8008614:	20000fc0 	.word	0x20000fc0

08008618 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800861e:	4b04      	ldr	r3, [pc, #16]	@ (8008630 <xTaskGetCurrentTaskHandle+0x18>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008624:	687b      	ldr	r3, [r7, #4]
	}
 8008626:	4618      	mov	r0, r3
 8008628:	370c      	adds	r7, #12
 800862a:	46bd      	mov	sp, r7
 800862c:	bc80      	pop	{r7}
 800862e:	4770      	bx	lr
 8008630:	20000acc 	.word	0x20000acc

08008634 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800863a:	4b0b      	ldr	r3, [pc, #44]	@ (8008668 <xTaskGetSchedulerState+0x34>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d102      	bne.n	8008648 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008642:	2301      	movs	r3, #1
 8008644:	607b      	str	r3, [r7, #4]
 8008646:	e008      	b.n	800865a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008648:	4b08      	ldr	r3, [pc, #32]	@ (800866c <xTaskGetSchedulerState+0x38>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d102      	bne.n	8008656 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008650:	2302      	movs	r3, #2
 8008652:	607b      	str	r3, [r7, #4]
 8008654:	e001      	b.n	800865a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008656:	2300      	movs	r3, #0
 8008658:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800865a:	687b      	ldr	r3, [r7, #4]
	}
 800865c:	4618      	mov	r0, r3
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	bc80      	pop	{r7}
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	20000fac 	.word	0x20000fac
 800866c:	20000fc8 	.word	0x20000fc8

08008670 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800867c:	2300      	movs	r3, #0
 800867e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d051      	beq.n	800872a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800868a:	4b2a      	ldr	r3, [pc, #168]	@ (8008734 <xTaskPriorityInherit+0xc4>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008690:	429a      	cmp	r2, r3
 8008692:	d241      	bcs.n	8008718 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	699b      	ldr	r3, [r3, #24]
 8008698:	2b00      	cmp	r3, #0
 800869a:	db06      	blt.n	80086aa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800869c:	4b25      	ldr	r3, [pc, #148]	@ (8008734 <xTaskPriorityInherit+0xc4>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086a2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	6959      	ldr	r1, [r3, #20]
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b2:	4613      	mov	r3, r2
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	4413      	add	r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008738 <xTaskPriorityInherit+0xc8>)
 80086bc:	4413      	add	r3, r2
 80086be:	4299      	cmp	r1, r3
 80086c0:	d122      	bne.n	8008708 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	3304      	adds	r3, #4
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7fe f814 	bl	80066f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086cc:	4b19      	ldr	r3, [pc, #100]	@ (8008734 <xTaskPriorityInherit+0xc4>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086da:	4b18      	ldr	r3, [pc, #96]	@ (800873c <xTaskPriorityInherit+0xcc>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	429a      	cmp	r2, r3
 80086e0:	d903      	bls.n	80086ea <xTaskPriorityInherit+0x7a>
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086e6:	4a15      	ldr	r2, [pc, #84]	@ (800873c <xTaskPriorityInherit+0xcc>)
 80086e8:	6013      	str	r3, [r2, #0]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ee:	4613      	mov	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	4a10      	ldr	r2, [pc, #64]	@ (8008738 <xTaskPriorityInherit+0xc8>)
 80086f8:	441a      	add	r2, r3
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	3304      	adds	r3, #4
 80086fe:	4619      	mov	r1, r3
 8008700:	4610      	mov	r0, r2
 8008702:	f7fd ff9c 	bl	800663e <vListInsertEnd>
 8008706:	e004      	b.n	8008712 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008708:	4b0a      	ldr	r3, [pc, #40]	@ (8008734 <xTaskPriorityInherit+0xc4>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008712:	2301      	movs	r3, #1
 8008714:	60fb      	str	r3, [r7, #12]
 8008716:	e008      	b.n	800872a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800871c:	4b05      	ldr	r3, [pc, #20]	@ (8008734 <xTaskPriorityInherit+0xc4>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008722:	429a      	cmp	r2, r3
 8008724:	d201      	bcs.n	800872a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008726:	2301      	movs	r3, #1
 8008728:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800872a:	68fb      	ldr	r3, [r7, #12]
	}
 800872c:	4618      	mov	r0, r3
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	20000acc 	.word	0x20000acc
 8008738:	20000ad0 	.word	0x20000ad0
 800873c:	20000fa8 	.word	0x20000fa8

08008740 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008740:	b580      	push	{r7, lr}
 8008742:	b086      	sub	sp, #24
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800874c:	2300      	movs	r3, #0
 800874e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d058      	beq.n	8008808 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008756:	4b2f      	ldr	r3, [pc, #188]	@ (8008814 <xTaskPriorityDisinherit+0xd4>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	429a      	cmp	r2, r3
 800875e:	d00b      	beq.n	8008778 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	60fb      	str	r3, [r7, #12]
}
 8008772:	bf00      	nop
 8008774:	bf00      	nop
 8008776:	e7fd      	b.n	8008774 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800877c:	2b00      	cmp	r3, #0
 800877e:	d10b      	bne.n	8008798 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008784:	f383 8811 	msr	BASEPRI, r3
 8008788:	f3bf 8f6f 	isb	sy
 800878c:	f3bf 8f4f 	dsb	sy
 8008790:	60bb      	str	r3, [r7, #8]
}
 8008792:	bf00      	nop
 8008794:	bf00      	nop
 8008796:	e7fd      	b.n	8008794 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800879c:	1e5a      	subs	r2, r3, #1
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d02c      	beq.n	8008808 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d128      	bne.n	8008808 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	3304      	adds	r3, #4
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7fd ff9a 	bl	80066f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087cc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087d8:	4b0f      	ldr	r3, [pc, #60]	@ (8008818 <xTaskPriorityDisinherit+0xd8>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	429a      	cmp	r2, r3
 80087de:	d903      	bls.n	80087e8 <xTaskPriorityDisinherit+0xa8>
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087e4:	4a0c      	ldr	r2, [pc, #48]	@ (8008818 <xTaskPriorityDisinherit+0xd8>)
 80087e6:	6013      	str	r3, [r2, #0]
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ec:	4613      	mov	r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4a09      	ldr	r2, [pc, #36]	@ (800881c <xTaskPriorityDisinherit+0xdc>)
 80087f6:	441a      	add	r2, r3
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	3304      	adds	r3, #4
 80087fc:	4619      	mov	r1, r3
 80087fe:	4610      	mov	r0, r2
 8008800:	f7fd ff1d 	bl	800663e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008804:	2301      	movs	r3, #1
 8008806:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008808:	697b      	ldr	r3, [r7, #20]
	}
 800880a:	4618      	mov	r0, r3
 800880c:	3718      	adds	r7, #24
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	20000acc 	.word	0x20000acc
 8008818:	20000fa8 	.word	0x20000fa8
 800881c:	20000ad0 	.word	0x20000ad0

08008820 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008820:	b580      	push	{r7, lr}
 8008822:	b088      	sub	sp, #32
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800882e:	2301      	movs	r3, #1
 8008830:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d06c      	beq.n	8008912 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800883c:	2b00      	cmp	r3, #0
 800883e:	d10b      	bne.n	8008858 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008844:	f383 8811 	msr	BASEPRI, r3
 8008848:	f3bf 8f6f 	isb	sy
 800884c:	f3bf 8f4f 	dsb	sy
 8008850:	60fb      	str	r3, [r7, #12]
}
 8008852:	bf00      	nop
 8008854:	bf00      	nop
 8008856:	e7fd      	b.n	8008854 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008858:	69bb      	ldr	r3, [r7, #24]
 800885a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800885c:	683a      	ldr	r2, [r7, #0]
 800885e:	429a      	cmp	r2, r3
 8008860:	d902      	bls.n	8008868 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	61fb      	str	r3, [r7, #28]
 8008866:	e002      	b.n	800886e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800886c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008872:	69fa      	ldr	r2, [r7, #28]
 8008874:	429a      	cmp	r2, r3
 8008876:	d04c      	beq.n	8008912 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008878:	69bb      	ldr	r3, [r7, #24]
 800887a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800887c:	697a      	ldr	r2, [r7, #20]
 800887e:	429a      	cmp	r2, r3
 8008880:	d147      	bne.n	8008912 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008882:	4b26      	ldr	r3, [pc, #152]	@ (800891c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	69ba      	ldr	r2, [r7, #24]
 8008888:	429a      	cmp	r2, r3
 800888a:	d10b      	bne.n	80088a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	60bb      	str	r3, [r7, #8]
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	e7fd      	b.n	80088a0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	69fa      	ldr	r2, [r7, #28]
 80088ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	db04      	blt.n	80088c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088b8:	69fb      	ldr	r3, [r7, #28]
 80088ba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	6959      	ldr	r1, [r3, #20]
 80088c6:	693a      	ldr	r2, [r7, #16]
 80088c8:	4613      	mov	r3, r2
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	4413      	add	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4a13      	ldr	r2, [pc, #76]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80088d2:	4413      	add	r3, r2
 80088d4:	4299      	cmp	r1, r3
 80088d6:	d11c      	bne.n	8008912 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088d8:	69bb      	ldr	r3, [r7, #24]
 80088da:	3304      	adds	r3, #4
 80088dc:	4618      	mov	r0, r3
 80088de:	f7fd ff09 	bl	80066f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088e6:	4b0f      	ldr	r3, [pc, #60]	@ (8008924 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d903      	bls.n	80088f6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088f2:	4a0c      	ldr	r2, [pc, #48]	@ (8008924 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80088f4:	6013      	str	r3, [r2, #0]
 80088f6:	69bb      	ldr	r3, [r7, #24]
 80088f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fa:	4613      	mov	r3, r2
 80088fc:	009b      	lsls	r3, r3, #2
 80088fe:	4413      	add	r3, r2
 8008900:	009b      	lsls	r3, r3, #2
 8008902:	4a07      	ldr	r2, [pc, #28]	@ (8008920 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008904:	441a      	add	r2, r3
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	3304      	adds	r3, #4
 800890a:	4619      	mov	r1, r3
 800890c:	4610      	mov	r0, r2
 800890e:	f7fd fe96 	bl	800663e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008912:	bf00      	nop
 8008914:	3720      	adds	r7, #32
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop
 800891c:	20000acc 	.word	0x20000acc
 8008920:	20000ad0 	.word	0x20000ad0
 8008924:	20000fa8 	.word	0x20000fa8

08008928 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800892c:	4b07      	ldr	r3, [pc, #28]	@ (800894c <pvTaskIncrementMutexHeldCount+0x24>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d004      	beq.n	800893e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008934:	4b05      	ldr	r3, [pc, #20]	@ (800894c <pvTaskIncrementMutexHeldCount+0x24>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800893a:	3201      	adds	r2, #1
 800893c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800893e:	4b03      	ldr	r3, [pc, #12]	@ (800894c <pvTaskIncrementMutexHeldCount+0x24>)
 8008940:	681b      	ldr	r3, [r3, #0]
	}
 8008942:	4618      	mov	r0, r3
 8008944:	46bd      	mov	sp, r7
 8008946:	bc80      	pop	{r7}
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	20000acc 	.word	0x20000acc

08008950 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800895a:	4b21      	ldr	r3, [pc, #132]	@ (80089e0 <prvAddCurrentTaskToDelayedList+0x90>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008960:	4b20      	ldr	r3, [pc, #128]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	3304      	adds	r3, #4
 8008966:	4618      	mov	r0, r3
 8008968:	f7fd fec4 	bl	80066f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008972:	d10a      	bne.n	800898a <prvAddCurrentTaskToDelayedList+0x3a>
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d007      	beq.n	800898a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800897a:	4b1a      	ldr	r3, [pc, #104]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x94>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3304      	adds	r3, #4
 8008980:	4619      	mov	r1, r3
 8008982:	4819      	ldr	r0, [pc, #100]	@ (80089e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8008984:	f7fd fe5b 	bl	800663e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008988:	e026      	b.n	80089d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800898a:	68fa      	ldr	r2, [r7, #12]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4413      	add	r3, r2
 8008990:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008992:	4b14      	ldr	r3, [pc, #80]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800899a:	68ba      	ldr	r2, [r7, #8]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	429a      	cmp	r2, r3
 80089a0:	d209      	bcs.n	80089b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089a2:	4b12      	ldr	r3, [pc, #72]	@ (80089ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	4b0f      	ldr	r3, [pc, #60]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	3304      	adds	r3, #4
 80089ac:	4619      	mov	r1, r3
 80089ae:	4610      	mov	r0, r2
 80089b0:	f7fd fe68 	bl	8006684 <vListInsert>
}
 80089b4:	e010      	b.n	80089d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089b6:	4b0e      	ldr	r3, [pc, #56]	@ (80089f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80089b8:	681a      	ldr	r2, [r3, #0]
 80089ba:	4b0a      	ldr	r3, [pc, #40]	@ (80089e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	3304      	adds	r3, #4
 80089c0:	4619      	mov	r1, r3
 80089c2:	4610      	mov	r0, r2
 80089c4:	f7fd fe5e 	bl	8006684 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089c8:	4b0a      	ldr	r3, [pc, #40]	@ (80089f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d202      	bcs.n	80089d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80089d2:	4a08      	ldr	r2, [pc, #32]	@ (80089f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	6013      	str	r3, [r2, #0]
}
 80089d8:	bf00      	nop
 80089da:	3710      	adds	r7, #16
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}
 80089e0:	20000fa4 	.word	0x20000fa4
 80089e4:	20000acc 	.word	0x20000acc
 80089e8:	20000f8c 	.word	0x20000f8c
 80089ec:	20000f5c 	.word	0x20000f5c
 80089f0:	20000f58 	.word	0x20000f58
 80089f4:	20000fc0 	.word	0x20000fc0

080089f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b08a      	sub	sp, #40	@ 0x28
 80089fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80089fe:	2300      	movs	r3, #0
 8008a00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008a02:	f000 fb11 	bl	8009028 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008a06:	4b1d      	ldr	r3, [pc, #116]	@ (8008a7c <xTimerCreateTimerTask+0x84>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d021      	beq.n	8008a52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008a0e:	2300      	movs	r3, #0
 8008a10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008a16:	1d3a      	adds	r2, r7, #4
 8008a18:	f107 0108 	add.w	r1, r7, #8
 8008a1c:	f107 030c 	add.w	r3, r7, #12
 8008a20:	4618      	mov	r0, r3
 8008a22:	f7fd fdc7 	bl	80065b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008a26:	6879      	ldr	r1, [r7, #4]
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	9202      	str	r2, [sp, #8]
 8008a2e:	9301      	str	r3, [sp, #4]
 8008a30:	2302      	movs	r3, #2
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	2300      	movs	r3, #0
 8008a36:	460a      	mov	r2, r1
 8008a38:	4911      	ldr	r1, [pc, #68]	@ (8008a80 <xTimerCreateTimerTask+0x88>)
 8008a3a:	4812      	ldr	r0, [pc, #72]	@ (8008a84 <xTimerCreateTimerTask+0x8c>)
 8008a3c:	f7fe ff66 	bl	800790c <xTaskCreateStatic>
 8008a40:	4603      	mov	r3, r0
 8008a42:	4a11      	ldr	r2, [pc, #68]	@ (8008a88 <xTimerCreateTimerTask+0x90>)
 8008a44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008a46:	4b10      	ldr	r3, [pc, #64]	@ (8008a88 <xTimerCreateTimerTask+0x90>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d001      	beq.n	8008a52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d10b      	bne.n	8008a70 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	613b      	str	r3, [r7, #16]
}
 8008a6a:	bf00      	nop
 8008a6c:	bf00      	nop
 8008a6e:	e7fd      	b.n	8008a6c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008a70:	697b      	ldr	r3, [r7, #20]
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3718      	adds	r7, #24
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	20000ffc 	.word	0x20000ffc
 8008a80:	0800ebd8 	.word	0x0800ebd8
 8008a84:	08008bc5 	.word	0x08008bc5
 8008a88:	20001000 	.word	0x20001000

08008a8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08a      	sub	sp, #40	@ 0x28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	607a      	str	r2, [r7, #4]
 8008a98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d10b      	bne.n	8008abc <xTimerGenericCommand+0x30>
	__asm volatile
 8008aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa8:	f383 8811 	msr	BASEPRI, r3
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	f3bf 8f4f 	dsb	sy
 8008ab4:	623b      	str	r3, [r7, #32]
}
 8008ab6:	bf00      	nop
 8008ab8:	bf00      	nop
 8008aba:	e7fd      	b.n	8008ab8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008abc:	4b19      	ldr	r3, [pc, #100]	@ (8008b24 <xTimerGenericCommand+0x98>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d02a      	beq.n	8008b1a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	2b05      	cmp	r3, #5
 8008ad4:	dc18      	bgt.n	8008b08 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ad6:	f7ff fdad 	bl	8008634 <xTaskGetSchedulerState>
 8008ada:	4603      	mov	r3, r0
 8008adc:	2b02      	cmp	r3, #2
 8008ade:	d109      	bne.n	8008af4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ae0:	4b10      	ldr	r3, [pc, #64]	@ (8008b24 <xTimerGenericCommand+0x98>)
 8008ae2:	6818      	ldr	r0, [r3, #0]
 8008ae4:	f107 0110 	add.w	r1, r7, #16
 8008ae8:	2300      	movs	r3, #0
 8008aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aec:	f7fe f898 	bl	8006c20 <xQueueGenericSend>
 8008af0:	6278      	str	r0, [r7, #36]	@ 0x24
 8008af2:	e012      	b.n	8008b1a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008af4:	4b0b      	ldr	r3, [pc, #44]	@ (8008b24 <xTimerGenericCommand+0x98>)
 8008af6:	6818      	ldr	r0, [r3, #0]
 8008af8:	f107 0110 	add.w	r1, r7, #16
 8008afc:	2300      	movs	r3, #0
 8008afe:	2200      	movs	r2, #0
 8008b00:	f7fe f88e 	bl	8006c20 <xQueueGenericSend>
 8008b04:	6278      	str	r0, [r7, #36]	@ 0x24
 8008b06:	e008      	b.n	8008b1a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008b08:	4b06      	ldr	r3, [pc, #24]	@ (8008b24 <xTimerGenericCommand+0x98>)
 8008b0a:	6818      	ldr	r0, [r3, #0]
 8008b0c:	f107 0110 	add.w	r1, r7, #16
 8008b10:	2300      	movs	r3, #0
 8008b12:	683a      	ldr	r2, [r7, #0]
 8008b14:	f7fe f986 	bl	8006e24 <xQueueGenericSendFromISR>
 8008b18:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3728      	adds	r7, #40	@ 0x28
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}
 8008b24:	20000ffc 	.word	0x20000ffc

08008b28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b088      	sub	sp, #32
 8008b2c:	af02      	add	r7, sp, #8
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b32:	4b23      	ldr	r3, [pc, #140]	@ (8008bc0 <prvProcessExpiredTimer+0x98>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	3304      	adds	r3, #4
 8008b40:	4618      	mov	r0, r3
 8008b42:	f7fd fdd7 	bl	80066f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b4c:	f003 0304 	and.w	r3, r3, #4
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d023      	beq.n	8008b9c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	699a      	ldr	r2, [r3, #24]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	18d1      	adds	r1, r2, r3
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	6978      	ldr	r0, [r7, #20]
 8008b62:	f000 f8d3 	bl	8008d0c <prvInsertTimerInActiveList>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d020      	beq.n	8008bae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	2300      	movs	r3, #0
 8008b72:	687a      	ldr	r2, [r7, #4]
 8008b74:	2100      	movs	r1, #0
 8008b76:	6978      	ldr	r0, [r7, #20]
 8008b78:	f7ff ff88 	bl	8008a8c <xTimerGenericCommand>
 8008b7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d114      	bne.n	8008bae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b88:	f383 8811 	msr	BASEPRI, r3
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f3bf 8f4f 	dsb	sy
 8008b94:	60fb      	str	r3, [r7, #12]
}
 8008b96:	bf00      	nop
 8008b98:	bf00      	nop
 8008b9a:	e7fd      	b.n	8008b98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b9c:	697b      	ldr	r3, [r7, #20]
 8008b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ba2:	f023 0301 	bic.w	r3, r3, #1
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	697b      	ldr	r3, [r7, #20]
 8008baa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	6a1b      	ldr	r3, [r3, #32]
 8008bb2:	6978      	ldr	r0, [r7, #20]
 8008bb4:	4798      	blx	r3
}
 8008bb6:	bf00      	nop
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20000ff4 	.word	0x20000ff4

08008bc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b084      	sub	sp, #16
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008bcc:	f107 0308 	add.w	r3, r7, #8
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f000 f859 	bl	8008c88 <prvGetNextExpireTime>
 8008bd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	4619      	mov	r1, r3
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f000 f805 	bl	8008bec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008be2:	f000 f8d5 	bl	8008d90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008be6:	bf00      	nop
 8008be8:	e7f0      	b.n	8008bcc <prvTimerTask+0x8>
	...

08008bec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008bf6:	f7ff f917 	bl	8007e28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008bfa:	f107 0308 	add.w	r3, r7, #8
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f000 f864 	bl	8008ccc <prvSampleTimeNow>
 8008c04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d130      	bne.n	8008c6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d10a      	bne.n	8008c28 <prvProcessTimerOrBlockTask+0x3c>
 8008c12:	687a      	ldr	r2, [r7, #4]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d806      	bhi.n	8008c28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008c1a:	f7ff f913 	bl	8007e44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008c1e:	68f9      	ldr	r1, [r7, #12]
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7ff ff81 	bl	8008b28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008c26:	e024      	b.n	8008c72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d008      	beq.n	8008c40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008c2e:	4b13      	ldr	r3, [pc, #76]	@ (8008c7c <prvProcessTimerOrBlockTask+0x90>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d101      	bne.n	8008c3c <prvProcessTimerOrBlockTask+0x50>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e000      	b.n	8008c3e <prvProcessTimerOrBlockTask+0x52>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008c40:	4b0f      	ldr	r3, [pc, #60]	@ (8008c80 <prvProcessTimerOrBlockTask+0x94>)
 8008c42:	6818      	ldr	r0, [r3, #0]
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	1ad3      	subs	r3, r2, r3
 8008c4a:	683a      	ldr	r2, [r7, #0]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	f7fe fe29 	bl	80078a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008c52:	f7ff f8f7 	bl	8007e44 <xTaskResumeAll>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10a      	bne.n	8008c72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008c5c:	4b09      	ldr	r3, [pc, #36]	@ (8008c84 <prvProcessTimerOrBlockTask+0x98>)
 8008c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c62:	601a      	str	r2, [r3, #0]
 8008c64:	f3bf 8f4f 	dsb	sy
 8008c68:	f3bf 8f6f 	isb	sy
}
 8008c6c:	e001      	b.n	8008c72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008c6e:	f7ff f8e9 	bl	8007e44 <xTaskResumeAll>
}
 8008c72:	bf00      	nop
 8008c74:	3710      	adds	r7, #16
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000ff8 	.word	0x20000ff8
 8008c80:	20000ffc 	.word	0x20000ffc
 8008c84:	e000ed04 	.word	0xe000ed04

08008c88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b085      	sub	sp, #20
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008c90:	4b0d      	ldr	r3, [pc, #52]	@ (8008cc8 <prvGetNextExpireTime+0x40>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d101      	bne.n	8008c9e <prvGetNextExpireTime+0x16>
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	e000      	b.n	8008ca0 <prvGetNextExpireTime+0x18>
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d105      	bne.n	8008cb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cac:	4b06      	ldr	r3, [pc, #24]	@ (8008cc8 <prvGetNextExpireTime+0x40>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68db      	ldr	r3, [r3, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	60fb      	str	r3, [r7, #12]
 8008cb6:	e001      	b.n	8008cbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3714      	adds	r7, #20
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bc80      	pop	{r7}
 8008cc6:	4770      	bx	lr
 8008cc8:	20000ff4 	.word	0x20000ff4

08008ccc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008cd4:	f7ff f954 	bl	8007f80 <xTaskGetTickCount>
 8008cd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008cda:	4b0b      	ldr	r3, [pc, #44]	@ (8008d08 <prvSampleTimeNow+0x3c>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	68fa      	ldr	r2, [r7, #12]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d205      	bcs.n	8008cf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008ce4:	f000 f93a 	bl	8008f5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	601a      	str	r2, [r3, #0]
 8008cee:	e002      	b.n	8008cf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008cf6:	4a04      	ldr	r2, [pc, #16]	@ (8008d08 <prvSampleTimeNow+0x3c>)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
}
 8008cfe:	4618      	mov	r0, r3
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}
 8008d06:	bf00      	nop
 8008d08:	20001004 	.word	0x20001004

08008d0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b086      	sub	sp, #24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
 8008d18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	68ba      	ldr	r2, [r7, #8]
 8008d22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008d2a:	68ba      	ldr	r2, [r7, #8]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	429a      	cmp	r2, r3
 8008d30:	d812      	bhi.n	8008d58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	1ad2      	subs	r2, r2, r3
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	699b      	ldr	r3, [r3, #24]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d302      	bcc.n	8008d46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008d40:	2301      	movs	r3, #1
 8008d42:	617b      	str	r3, [r7, #20]
 8008d44:	e01b      	b.n	8008d7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008d46:	4b10      	ldr	r3, [pc, #64]	@ (8008d88 <prvInsertTimerInActiveList+0x7c>)
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3304      	adds	r3, #4
 8008d4e:	4619      	mov	r1, r3
 8008d50:	4610      	mov	r0, r2
 8008d52:	f7fd fc97 	bl	8006684 <vListInsert>
 8008d56:	e012      	b.n	8008d7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d206      	bcs.n	8008d6e <prvInsertTimerInActiveList+0x62>
 8008d60:	68ba      	ldr	r2, [r7, #8]
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d302      	bcc.n	8008d6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008d68:	2301      	movs	r3, #1
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	e007      	b.n	8008d7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d6e:	4b07      	ldr	r3, [pc, #28]	@ (8008d8c <prvInsertTimerInActiveList+0x80>)
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3304      	adds	r3, #4
 8008d76:	4619      	mov	r1, r3
 8008d78:	4610      	mov	r0, r2
 8008d7a:	f7fd fc83 	bl	8006684 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008d7e:	697b      	ldr	r3, [r7, #20]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3718      	adds	r7, #24
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	20000ff8 	.word	0x20000ff8
 8008d8c:	20000ff4 	.word	0x20000ff4

08008d90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b08e      	sub	sp, #56	@ 0x38
 8008d94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d96:	e0ce      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	da19      	bge.n	8008dd2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008d9e:	1d3b      	adds	r3, r7, #4
 8008da0:	3304      	adds	r3, #4
 8008da2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d10b      	bne.n	8008dc2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dae:	f383 8811 	msr	BASEPRI, r3
 8008db2:	f3bf 8f6f 	isb	sy
 8008db6:	f3bf 8f4f 	dsb	sy
 8008dba:	61fb      	str	r3, [r7, #28]
}
 8008dbc:	bf00      	nop
 8008dbe:	bf00      	nop
 8008dc0:	e7fd      	b.n	8008dbe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dc8:	6850      	ldr	r0, [r2, #4]
 8008dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008dcc:	6892      	ldr	r2, [r2, #8]
 8008dce:	4611      	mov	r1, r2
 8008dd0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f2c0 80ae 	blt.w	8008f36 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de0:	695b      	ldr	r3, [r3, #20]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d004      	beq.n	8008df0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008de8:	3304      	adds	r3, #4
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7fd fc82 	bl	80066f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008df0:	463b      	mov	r3, r7
 8008df2:	4618      	mov	r0, r3
 8008df4:	f7ff ff6a 	bl	8008ccc <prvSampleTimeNow>
 8008df8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2b09      	cmp	r3, #9
 8008dfe:	f200 8097 	bhi.w	8008f30 <prvProcessReceivedCommands+0x1a0>
 8008e02:	a201      	add	r2, pc, #4	@ (adr r2, 8008e08 <prvProcessReceivedCommands+0x78>)
 8008e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e08:	08008e31 	.word	0x08008e31
 8008e0c:	08008e31 	.word	0x08008e31
 8008e10:	08008e31 	.word	0x08008e31
 8008e14:	08008ea7 	.word	0x08008ea7
 8008e18:	08008ebb 	.word	0x08008ebb
 8008e1c:	08008f07 	.word	0x08008f07
 8008e20:	08008e31 	.word	0x08008e31
 8008e24:	08008e31 	.word	0x08008e31
 8008e28:	08008ea7 	.word	0x08008ea7
 8008e2c:	08008ebb 	.word	0x08008ebb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e36:	f043 0301 	orr.w	r3, r3, #1
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008e42:	68ba      	ldr	r2, [r7, #8]
 8008e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	18d1      	adds	r1, r2, r3
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e50:	f7ff ff5c 	bl	8008d0c <prvInsertTimerInActiveList>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d06c      	beq.n	8008f34 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5c:	6a1b      	ldr	r3, [r3, #32]
 8008e5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e68:	f003 0304 	and.w	r3, r3, #4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d061      	beq.n	8008f34 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008e70:	68ba      	ldr	r2, [r7, #8]
 8008e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e74:	699b      	ldr	r3, [r3, #24]
 8008e76:	441a      	add	r2, r3
 8008e78:	2300      	movs	r3, #0
 8008e7a:	9300      	str	r3, [sp, #0]
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	2100      	movs	r1, #0
 8008e80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e82:	f7ff fe03 	bl	8008a8c <xTimerGenericCommand>
 8008e86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008e88:	6a3b      	ldr	r3, [r7, #32]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d152      	bne.n	8008f34 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	61bb      	str	r3, [r7, #24]
}
 8008ea0:	bf00      	nop
 8008ea2:	bf00      	nop
 8008ea4:	e7fd      	b.n	8008ea2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008eac:	f023 0301 	bic.w	r3, r3, #1
 8008eb0:	b2da      	uxtb	r2, r3
 8008eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008eb8:	e03d      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ebc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ec0:	f043 0301 	orr.w	r3, r3, #1
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ec8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed4:	699b      	ldr	r3, [r3, #24]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10b      	bne.n	8008ef2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ede:	f383 8811 	msr	BASEPRI, r3
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	617b      	str	r3, [r7, #20]
}
 8008eec:	bf00      	nop
 8008eee:	bf00      	nop
 8008ef0:	e7fd      	b.n	8008eee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef4:	699a      	ldr	r2, [r3, #24]
 8008ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef8:	18d1      	adds	r1, r2, r3
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008efe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f00:	f7ff ff04 	bl	8008d0c <prvInsertTimerInActiveList>
					break;
 8008f04:	e017      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f0c:	f003 0302 	and.w	r3, r3, #2
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d103      	bne.n	8008f1c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008f14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008f16:	f000 fb89 	bl	800962c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008f1a:	e00c      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f22:	f023 0301 	bic.w	r3, r3, #1
 8008f26:	b2da      	uxtb	r2, r3
 8008f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008f2e:	e002      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008f30:	bf00      	nop
 8008f32:	e000      	b.n	8008f36 <prvProcessReceivedCommands+0x1a6>
					break;
 8008f34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f36:	4b08      	ldr	r3, [pc, #32]	@ (8008f58 <prvProcessReceivedCommands+0x1c8>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	1d39      	adds	r1, r7, #4
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7fe f89e 	bl	8007080 <xQueueReceive>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f47f af26 	bne.w	8008d98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008f4c:	bf00      	nop
 8008f4e:	bf00      	nop
 8008f50:	3730      	adds	r7, #48	@ 0x30
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	20000ffc 	.word	0x20000ffc

08008f5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b088      	sub	sp, #32
 8008f60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f62:	e049      	b.n	8008ff8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f64:	4b2e      	ldr	r3, [pc, #184]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68db      	ldr	r3, [r3, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f6e:	4b2c      	ldr	r3, [pc, #176]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68db      	ldr	r3, [r3, #12]
 8008f74:	68db      	ldr	r3, [r3, #12]
 8008f76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	3304      	adds	r3, #4
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7fd fbb9 	bl	80066f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	6a1b      	ldr	r3, [r3, #32]
 8008f86:	68f8      	ldr	r0, [r7, #12]
 8008f88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008f90:	f003 0304 	and.w	r3, r3, #4
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d02f      	beq.n	8008ff8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	693a      	ldr	r2, [r7, #16]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008fa2:	68ba      	ldr	r2, [r7, #8]
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	429a      	cmp	r2, r3
 8008fa8:	d90e      	bls.n	8008fc8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	68fa      	ldr	r2, [r7, #12]
 8008fb4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 8008fb8:	681a      	ldr	r2, [r3, #0]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	3304      	adds	r3, #4
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	4610      	mov	r0, r2
 8008fc2:	f7fd fb5f 	bl	8006684 <vListInsert>
 8008fc6:	e017      	b.n	8008ff8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	2300      	movs	r3, #0
 8008fce:	693a      	ldr	r2, [r7, #16]
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f7ff fd5a 	bl	8008a8c <xTimerGenericCommand>
 8008fd8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d10b      	bne.n	8008ff8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe4:	f383 8811 	msr	BASEPRI, r3
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	f3bf 8f4f 	dsb	sy
 8008ff0:	603b      	str	r3, [r7, #0]
}
 8008ff2:	bf00      	nop
 8008ff4:	bf00      	nop
 8008ff6:	e7fd      	b.n	8008ff4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ff8:	4b09      	ldr	r3, [pc, #36]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1b0      	bne.n	8008f64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009002:	4b07      	ldr	r3, [pc, #28]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009008:	4b06      	ldr	r3, [pc, #24]	@ (8009024 <prvSwitchTimerLists+0xc8>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a04      	ldr	r2, [pc, #16]	@ (8009020 <prvSwitchTimerLists+0xc4>)
 800900e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009010:	4a04      	ldr	r2, [pc, #16]	@ (8009024 <prvSwitchTimerLists+0xc8>)
 8009012:	697b      	ldr	r3, [r7, #20]
 8009014:	6013      	str	r3, [r2, #0]
}
 8009016:	bf00      	nop
 8009018:	3718      	adds	r7, #24
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	20000ff4 	.word	0x20000ff4
 8009024:	20000ff8 	.word	0x20000ff8

08009028 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800902e:	f000 f92d 	bl	800928c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009032:	4b15      	ldr	r3, [pc, #84]	@ (8009088 <prvCheckForValidListAndQueue+0x60>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d120      	bne.n	800907c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800903a:	4814      	ldr	r0, [pc, #80]	@ (800908c <prvCheckForValidListAndQueue+0x64>)
 800903c:	f7fd fad4 	bl	80065e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009040:	4813      	ldr	r0, [pc, #76]	@ (8009090 <prvCheckForValidListAndQueue+0x68>)
 8009042:	f7fd fad1 	bl	80065e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009046:	4b13      	ldr	r3, [pc, #76]	@ (8009094 <prvCheckForValidListAndQueue+0x6c>)
 8009048:	4a10      	ldr	r2, [pc, #64]	@ (800908c <prvCheckForValidListAndQueue+0x64>)
 800904a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800904c:	4b12      	ldr	r3, [pc, #72]	@ (8009098 <prvCheckForValidListAndQueue+0x70>)
 800904e:	4a10      	ldr	r2, [pc, #64]	@ (8009090 <prvCheckForValidListAndQueue+0x68>)
 8009050:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009052:	2300      	movs	r3, #0
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	4b11      	ldr	r3, [pc, #68]	@ (800909c <prvCheckForValidListAndQueue+0x74>)
 8009058:	4a11      	ldr	r2, [pc, #68]	@ (80090a0 <prvCheckForValidListAndQueue+0x78>)
 800905a:	2110      	movs	r1, #16
 800905c:	200a      	movs	r0, #10
 800905e:	f7fd fbdd 	bl	800681c <xQueueGenericCreateStatic>
 8009062:	4603      	mov	r3, r0
 8009064:	4a08      	ldr	r2, [pc, #32]	@ (8009088 <prvCheckForValidListAndQueue+0x60>)
 8009066:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009068:	4b07      	ldr	r3, [pc, #28]	@ (8009088 <prvCheckForValidListAndQueue+0x60>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d005      	beq.n	800907c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009070:	4b05      	ldr	r3, [pc, #20]	@ (8009088 <prvCheckForValidListAndQueue+0x60>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	490b      	ldr	r1, [pc, #44]	@ (80090a4 <prvCheckForValidListAndQueue+0x7c>)
 8009076:	4618      	mov	r0, r3
 8009078:	f7fe fbc2 	bl	8007800 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800907c:	f000 f936 	bl	80092ec <vPortExitCritical>
}
 8009080:	bf00      	nop
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20000ffc 	.word	0x20000ffc
 800908c:	20000fcc 	.word	0x20000fcc
 8009090:	20000fe0 	.word	0x20000fe0
 8009094:	20000ff4 	.word	0x20000ff4
 8009098:	20000ff8 	.word	0x20000ff8
 800909c:	200010a8 	.word	0x200010a8
 80090a0:	20001008 	.word	0x20001008
 80090a4:	0800ebe0 	.word	0x0800ebe0

080090a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80090a8:	b480      	push	{r7}
 80090aa:	b085      	sub	sp, #20
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	3b04      	subs	r3, #4
 80090b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80090c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	3b04      	subs	r3, #4
 80090c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	f023 0201 	bic.w	r2, r3, #1
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	3b04      	subs	r3, #4
 80090d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80090d8:	4a08      	ldr	r2, [pc, #32]	@ (80090fc <pxPortInitialiseStack+0x54>)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	3b14      	subs	r3, #20
 80090e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80090e4:	687a      	ldr	r2, [r7, #4]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	3b20      	subs	r3, #32
 80090ee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80090f0:	68fb      	ldr	r3, [r7, #12]
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bc80      	pop	{r7}
 80090fa:	4770      	bx	lr
 80090fc:	08009101 	.word	0x08009101

08009100 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009100:	b480      	push	{r7}
 8009102:	b085      	sub	sp, #20
 8009104:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009106:	2300      	movs	r3, #0
 8009108:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800910a:	4b12      	ldr	r3, [pc, #72]	@ (8009154 <prvTaskExitError+0x54>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009112:	d00b      	beq.n	800912c <prvTaskExitError+0x2c>
	__asm volatile
 8009114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009118:	f383 8811 	msr	BASEPRI, r3
 800911c:	f3bf 8f6f 	isb	sy
 8009120:	f3bf 8f4f 	dsb	sy
 8009124:	60fb      	str	r3, [r7, #12]
}
 8009126:	bf00      	nop
 8009128:	bf00      	nop
 800912a:	e7fd      	b.n	8009128 <prvTaskExitError+0x28>
	__asm volatile
 800912c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009130:	f383 8811 	msr	BASEPRI, r3
 8009134:	f3bf 8f6f 	isb	sy
 8009138:	f3bf 8f4f 	dsb	sy
 800913c:	60bb      	str	r3, [r7, #8]
}
 800913e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009140:	bf00      	nop
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d0fc      	beq.n	8009142 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009148:	bf00      	nop
 800914a:	bf00      	nop
 800914c:	3714      	adds	r7, #20
 800914e:	46bd      	mov	sp, r7
 8009150:	bc80      	pop	{r7}
 8009152:	4770      	bx	lr
 8009154:	20000014 	.word	0x20000014
	...

08009160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009160:	4b07      	ldr	r3, [pc, #28]	@ (8009180 <pxCurrentTCBConst2>)
 8009162:	6819      	ldr	r1, [r3, #0]
 8009164:	6808      	ldr	r0, [r1, #0]
 8009166:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800916a:	f380 8809 	msr	PSP, r0
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f04f 0000 	mov.w	r0, #0
 8009176:	f380 8811 	msr	BASEPRI, r0
 800917a:	f04e 0e0d 	orr.w	lr, lr, #13
 800917e:	4770      	bx	lr

08009180 <pxCurrentTCBConst2>:
 8009180:	20000acc 	.word	0x20000acc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop

08009188 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009188:	4806      	ldr	r0, [pc, #24]	@ (80091a4 <prvPortStartFirstTask+0x1c>)
 800918a:	6800      	ldr	r0, [r0, #0]
 800918c:	6800      	ldr	r0, [r0, #0]
 800918e:	f380 8808 	msr	MSP, r0
 8009192:	b662      	cpsie	i
 8009194:	b661      	cpsie	f
 8009196:	f3bf 8f4f 	dsb	sy
 800919a:	f3bf 8f6f 	isb	sy
 800919e:	df00      	svc	0
 80091a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80091a2:	bf00      	nop
 80091a4:	e000ed08 	.word	0xe000ed08

080091a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091ae:	4b32      	ldr	r3, [pc, #200]	@ (8009278 <xPortStartScheduler+0xd0>)
 80091b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	22ff      	movs	r2, #255	@ 0xff
 80091be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091c8:	78fb      	ldrb	r3, [r7, #3]
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	4b2a      	ldr	r3, [pc, #168]	@ (800927c <xPortStartScheduler+0xd4>)
 80091d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091d6:	4b2a      	ldr	r3, [pc, #168]	@ (8009280 <xPortStartScheduler+0xd8>)
 80091d8:	2207      	movs	r2, #7
 80091da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091dc:	e009      	b.n	80091f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80091de:	4b28      	ldr	r3, [pc, #160]	@ (8009280 <xPortStartScheduler+0xd8>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	3b01      	subs	r3, #1
 80091e4:	4a26      	ldr	r2, [pc, #152]	@ (8009280 <xPortStartScheduler+0xd8>)
 80091e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80091e8:	78fb      	ldrb	r3, [r7, #3]
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	005b      	lsls	r3, r3, #1
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091f2:	78fb      	ldrb	r3, [r7, #3]
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091fa:	2b80      	cmp	r3, #128	@ 0x80
 80091fc:	d0ef      	beq.n	80091de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80091fe:	4b20      	ldr	r3, [pc, #128]	@ (8009280 <xPortStartScheduler+0xd8>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f1c3 0307 	rsb	r3, r3, #7
 8009206:	2b04      	cmp	r3, #4
 8009208:	d00b      	beq.n	8009222 <xPortStartScheduler+0x7a>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	60bb      	str	r3, [r7, #8]
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009222:	4b17      	ldr	r3, [pc, #92]	@ (8009280 <xPortStartScheduler+0xd8>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	021b      	lsls	r3, r3, #8
 8009228:	4a15      	ldr	r2, [pc, #84]	@ (8009280 <xPortStartScheduler+0xd8>)
 800922a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800922c:	4b14      	ldr	r3, [pc, #80]	@ (8009280 <xPortStartScheduler+0xd8>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009234:	4a12      	ldr	r2, [pc, #72]	@ (8009280 <xPortStartScheduler+0xd8>)
 8009236:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	b2da      	uxtb	r2, r3
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009240:	4b10      	ldr	r3, [pc, #64]	@ (8009284 <xPortStartScheduler+0xdc>)
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a0f      	ldr	r2, [pc, #60]	@ (8009284 <xPortStartScheduler+0xdc>)
 8009246:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800924a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800924c:	4b0d      	ldr	r3, [pc, #52]	@ (8009284 <xPortStartScheduler+0xdc>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a0c      	ldr	r2, [pc, #48]	@ (8009284 <xPortStartScheduler+0xdc>)
 8009252:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009256:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009258:	f000 f8b8 	bl	80093cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800925c:	4b0a      	ldr	r3, [pc, #40]	@ (8009288 <xPortStartScheduler+0xe0>)
 800925e:	2200      	movs	r2, #0
 8009260:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009262:	f7ff ff91 	bl	8009188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009266:	f7fe ff65 	bl	8008134 <vTaskSwitchContext>
	prvTaskExitError();
 800926a:	f7ff ff49 	bl	8009100 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}
 8009278:	e000e400 	.word	0xe000e400
 800927c:	200010f8 	.word	0x200010f8
 8009280:	200010fc 	.word	0x200010fc
 8009284:	e000ed20 	.word	0xe000ed20
 8009288:	20000014 	.word	0x20000014

0800928c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
	__asm volatile
 8009292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009296:	f383 8811 	msr	BASEPRI, r3
 800929a:	f3bf 8f6f 	isb	sy
 800929e:	f3bf 8f4f 	dsb	sy
 80092a2:	607b      	str	r3, [r7, #4]
}
 80092a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092a6:	4b0f      	ldr	r3, [pc, #60]	@ (80092e4 <vPortEnterCritical+0x58>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	3301      	adds	r3, #1
 80092ac:	4a0d      	ldr	r2, [pc, #52]	@ (80092e4 <vPortEnterCritical+0x58>)
 80092ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092b0:	4b0c      	ldr	r3, [pc, #48]	@ (80092e4 <vPortEnterCritical+0x58>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	2b01      	cmp	r3, #1
 80092b6:	d110      	bne.n	80092da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092b8:	4b0b      	ldr	r3, [pc, #44]	@ (80092e8 <vPortEnterCritical+0x5c>)
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00b      	beq.n	80092da <vPortEnterCritical+0x4e>
	__asm volatile
 80092c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c6:	f383 8811 	msr	BASEPRI, r3
 80092ca:	f3bf 8f6f 	isb	sy
 80092ce:	f3bf 8f4f 	dsb	sy
 80092d2:	603b      	str	r3, [r7, #0]
}
 80092d4:	bf00      	nop
 80092d6:	bf00      	nop
 80092d8:	e7fd      	b.n	80092d6 <vPortEnterCritical+0x4a>
	}
}
 80092da:	bf00      	nop
 80092dc:	370c      	adds	r7, #12
 80092de:	46bd      	mov	sp, r7
 80092e0:	bc80      	pop	{r7}
 80092e2:	4770      	bx	lr
 80092e4:	20000014 	.word	0x20000014
 80092e8:	e000ed04 	.word	0xe000ed04

080092ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80092f2:	4b12      	ldr	r3, [pc, #72]	@ (800933c <vPortExitCritical+0x50>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10b      	bne.n	8009312 <vPortExitCritical+0x26>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	607b      	str	r3, [r7, #4]
}
 800930c:	bf00      	nop
 800930e:	bf00      	nop
 8009310:	e7fd      	b.n	800930e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009312:	4b0a      	ldr	r3, [pc, #40]	@ (800933c <vPortExitCritical+0x50>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3b01      	subs	r3, #1
 8009318:	4a08      	ldr	r2, [pc, #32]	@ (800933c <vPortExitCritical+0x50>)
 800931a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800931c:	4b07      	ldr	r3, [pc, #28]	@ (800933c <vPortExitCritical+0x50>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d105      	bne.n	8009330 <vPortExitCritical+0x44>
 8009324:	2300      	movs	r3, #0
 8009326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	f383 8811 	msr	BASEPRI, r3
}
 800932e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	bc80      	pop	{r7}
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	20000014 	.word	0x20000014

08009340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009340:	f3ef 8009 	mrs	r0, PSP
 8009344:	f3bf 8f6f 	isb	sy
 8009348:	4b0d      	ldr	r3, [pc, #52]	@ (8009380 <pxCurrentTCBConst>)
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009350:	6010      	str	r0, [r2, #0]
 8009352:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009356:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800935a:	f380 8811 	msr	BASEPRI, r0
 800935e:	f7fe fee9 	bl	8008134 <vTaskSwitchContext>
 8009362:	f04f 0000 	mov.w	r0, #0
 8009366:	f380 8811 	msr	BASEPRI, r0
 800936a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800936e:	6819      	ldr	r1, [r3, #0]
 8009370:	6808      	ldr	r0, [r1, #0]
 8009372:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009376:	f380 8809 	msr	PSP, r0
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	4770      	bx	lr

08009380 <pxCurrentTCBConst>:
 8009380:	20000acc 	.word	0x20000acc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop

08009388 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b082      	sub	sp, #8
 800938c:	af00      	add	r7, sp, #0
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009392:	f383 8811 	msr	BASEPRI, r3
 8009396:	f3bf 8f6f 	isb	sy
 800939a:	f3bf 8f4f 	dsb	sy
 800939e:	607b      	str	r3, [r7, #4]
}
 80093a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093a2:	f7fe fe0d 	bl	8007fc0 <xTaskIncrementTick>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d003      	beq.n	80093b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093ac:	4b06      	ldr	r3, [pc, #24]	@ (80093c8 <xPortSysTickHandler+0x40>)
 80093ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093b2:	601a      	str	r2, [r3, #0]
 80093b4:	2300      	movs	r3, #0
 80093b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f383 8811 	msr	BASEPRI, r3
}
 80093be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093c0:	bf00      	nop
 80093c2:	3708      	adds	r7, #8
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	e000ed04 	.word	0xe000ed04

080093cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093cc:	b480      	push	{r7}
 80093ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093d0:	4b0a      	ldr	r3, [pc, #40]	@ (80093fc <vPortSetupTimerInterrupt+0x30>)
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009400 <vPortSetupTimerInterrupt+0x34>)
 80093d8:	2200      	movs	r2, #0
 80093da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093dc:	4b09      	ldr	r3, [pc, #36]	@ (8009404 <vPortSetupTimerInterrupt+0x38>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	4a09      	ldr	r2, [pc, #36]	@ (8009408 <vPortSetupTimerInterrupt+0x3c>)
 80093e2:	fba2 2303 	umull	r2, r3, r2, r3
 80093e6:	099b      	lsrs	r3, r3, #6
 80093e8:	4a08      	ldr	r2, [pc, #32]	@ (800940c <vPortSetupTimerInterrupt+0x40>)
 80093ea:	3b01      	subs	r3, #1
 80093ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093ee:	4b03      	ldr	r3, [pc, #12]	@ (80093fc <vPortSetupTimerInterrupt+0x30>)
 80093f0:	2207      	movs	r2, #7
 80093f2:	601a      	str	r2, [r3, #0]
}
 80093f4:	bf00      	nop
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bc80      	pop	{r7}
 80093fa:	4770      	bx	lr
 80093fc:	e000e010 	.word	0xe000e010
 8009400:	e000e018 	.word	0xe000e018
 8009404:	20000008 	.word	0x20000008
 8009408:	10624dd3 	.word	0x10624dd3
 800940c:	e000e014 	.word	0xe000e014

08009410 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009416:	f3ef 8305 	mrs	r3, IPSR
 800941a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b0f      	cmp	r3, #15
 8009420:	d915      	bls.n	800944e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009422:	4a17      	ldr	r2, [pc, #92]	@ (8009480 <vPortValidateInterruptPriority+0x70>)
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	4413      	add	r3, r2
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800942c:	4b15      	ldr	r3, [pc, #84]	@ (8009484 <vPortValidateInterruptPriority+0x74>)
 800942e:	781b      	ldrb	r3, [r3, #0]
 8009430:	7afa      	ldrb	r2, [r7, #11]
 8009432:	429a      	cmp	r2, r3
 8009434:	d20b      	bcs.n	800944e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	607b      	str	r3, [r7, #4]
}
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	e7fd      	b.n	800944a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800944e:	4b0e      	ldr	r3, [pc, #56]	@ (8009488 <vPortValidateInterruptPriority+0x78>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009456:	4b0d      	ldr	r3, [pc, #52]	@ (800948c <vPortValidateInterruptPriority+0x7c>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d90b      	bls.n	8009476 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800945e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	603b      	str	r3, [r7, #0]
}
 8009470:	bf00      	nop
 8009472:	bf00      	nop
 8009474:	e7fd      	b.n	8009472 <vPortValidateInterruptPriority+0x62>
	}
 8009476:	bf00      	nop
 8009478:	3714      	adds	r7, #20
 800947a:	46bd      	mov	sp, r7
 800947c:	bc80      	pop	{r7}
 800947e:	4770      	bx	lr
 8009480:	e000e3f0 	.word	0xe000e3f0
 8009484:	200010f8 	.word	0x200010f8
 8009488:	e000ed0c 	.word	0xe000ed0c
 800948c:	200010fc 	.word	0x200010fc

08009490 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b08a      	sub	sp, #40	@ 0x28
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009498:	2300      	movs	r3, #0
 800949a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800949c:	f7fe fcc4 	bl	8007e28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094a0:	4b5c      	ldr	r3, [pc, #368]	@ (8009614 <pvPortMalloc+0x184>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d101      	bne.n	80094ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094a8:	f000 f924 	bl	80096f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094ac:	4b5a      	ldr	r3, [pc, #360]	@ (8009618 <pvPortMalloc+0x188>)
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4013      	ands	r3, r2
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f040 8095 	bne.w	80095e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d01e      	beq.n	80094fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80094c0:	2208      	movs	r2, #8
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	4413      	add	r3, r2
 80094c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f003 0307 	and.w	r3, r3, #7
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d015      	beq.n	80094fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f023 0307 	bic.w	r3, r3, #7
 80094d8:	3308      	adds	r3, #8
 80094da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f003 0307 	and.w	r3, r3, #7
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d00b      	beq.n	80094fe <pvPortMalloc+0x6e>
	__asm volatile
 80094e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ea:	f383 8811 	msr	BASEPRI, r3
 80094ee:	f3bf 8f6f 	isb	sy
 80094f2:	f3bf 8f4f 	dsb	sy
 80094f6:	617b      	str	r3, [r7, #20]
}
 80094f8:	bf00      	nop
 80094fa:	bf00      	nop
 80094fc:	e7fd      	b.n	80094fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d06f      	beq.n	80095e4 <pvPortMalloc+0x154>
 8009504:	4b45      	ldr	r3, [pc, #276]	@ (800961c <pvPortMalloc+0x18c>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	429a      	cmp	r2, r3
 800950c:	d86a      	bhi.n	80095e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800950e:	4b44      	ldr	r3, [pc, #272]	@ (8009620 <pvPortMalloc+0x190>)
 8009510:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009512:	4b43      	ldr	r3, [pc, #268]	@ (8009620 <pvPortMalloc+0x190>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009518:	e004      	b.n	8009524 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800951e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	687a      	ldr	r2, [r7, #4]
 800952a:	429a      	cmp	r2, r3
 800952c:	d903      	bls.n	8009536 <pvPortMalloc+0xa6>
 800952e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1f1      	bne.n	800951a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009536:	4b37      	ldr	r3, [pc, #220]	@ (8009614 <pvPortMalloc+0x184>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800953c:	429a      	cmp	r2, r3
 800953e:	d051      	beq.n	80095e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009540:	6a3b      	ldr	r3, [r7, #32]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	2208      	movs	r2, #8
 8009546:	4413      	add	r3, r2
 8009548:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800954a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	1ad2      	subs	r2, r2, r3
 800955a:	2308      	movs	r3, #8
 800955c:	005b      	lsls	r3, r3, #1
 800955e:	429a      	cmp	r2, r3
 8009560:	d920      	bls.n	80095a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	4413      	add	r3, r2
 8009568:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	f003 0307 	and.w	r3, r3, #7
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00b      	beq.n	800958c <pvPortMalloc+0xfc>
	__asm volatile
 8009574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	613b      	str	r3, [r7, #16]
}
 8009586:	bf00      	nop
 8009588:	bf00      	nop
 800958a:	e7fd      	b.n	8009588 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800958c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958e:	685a      	ldr	r2, [r3, #4]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	1ad2      	subs	r2, r2, r3
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959a:	687a      	ldr	r2, [r7, #4]
 800959c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800959e:	69b8      	ldr	r0, [r7, #24]
 80095a0:	f000 f90a 	bl	80097b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095a4:	4b1d      	ldr	r3, [pc, #116]	@ (800961c <pvPortMalloc+0x18c>)
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	1ad3      	subs	r3, r2, r3
 80095ae:	4a1b      	ldr	r2, [pc, #108]	@ (800961c <pvPortMalloc+0x18c>)
 80095b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095b2:	4b1a      	ldr	r3, [pc, #104]	@ (800961c <pvPortMalloc+0x18c>)
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	4b1b      	ldr	r3, [pc, #108]	@ (8009624 <pvPortMalloc+0x194>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d203      	bcs.n	80095c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095be:	4b17      	ldr	r3, [pc, #92]	@ (800961c <pvPortMalloc+0x18c>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a18      	ldr	r2, [pc, #96]	@ (8009624 <pvPortMalloc+0x194>)
 80095c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c8:	685a      	ldr	r2, [r3, #4]
 80095ca:	4b13      	ldr	r3, [pc, #76]	@ (8009618 <pvPortMalloc+0x188>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	431a      	orrs	r2, r3
 80095d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	2200      	movs	r2, #0
 80095d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80095da:	4b13      	ldr	r3, [pc, #76]	@ (8009628 <pvPortMalloc+0x198>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	3301      	adds	r3, #1
 80095e0:	4a11      	ldr	r2, [pc, #68]	@ (8009628 <pvPortMalloc+0x198>)
 80095e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80095e4:	f7fe fc2e 	bl	8007e44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80095e8:	69fb      	ldr	r3, [r7, #28]
 80095ea:	f003 0307 	and.w	r3, r3, #7
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d00b      	beq.n	800960a <pvPortMalloc+0x17a>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f6:	f383 8811 	msr	BASEPRI, r3
 80095fa:	f3bf 8f6f 	isb	sy
 80095fe:	f3bf 8f4f 	dsb	sy
 8009602:	60fb      	str	r3, [r7, #12]
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop
 8009608:	e7fd      	b.n	8009606 <pvPortMalloc+0x176>
	return pvReturn;
 800960a:	69fb      	ldr	r3, [r7, #28]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3728      	adds	r7, #40	@ 0x28
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}
 8009614:	20003908 	.word	0x20003908
 8009618:	2000391c 	.word	0x2000391c
 800961c:	2000390c 	.word	0x2000390c
 8009620:	20003900 	.word	0x20003900
 8009624:	20003910 	.word	0x20003910
 8009628:	20003914 	.word	0x20003914

0800962c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d04f      	beq.n	80096de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800963e:	2308      	movs	r3, #8
 8009640:	425b      	negs	r3, r3
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	4413      	add	r3, r2
 8009646:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800964c:	693b      	ldr	r3, [r7, #16]
 800964e:	685a      	ldr	r2, [r3, #4]
 8009650:	4b25      	ldr	r3, [pc, #148]	@ (80096e8 <vPortFree+0xbc>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4013      	ands	r3, r2
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10b      	bne.n	8009672 <vPortFree+0x46>
	__asm volatile
 800965a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800965e:	f383 8811 	msr	BASEPRI, r3
 8009662:	f3bf 8f6f 	isb	sy
 8009666:	f3bf 8f4f 	dsb	sy
 800966a:	60fb      	str	r3, [r7, #12]
}
 800966c:	bf00      	nop
 800966e:	bf00      	nop
 8009670:	e7fd      	b.n	800966e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00b      	beq.n	8009692 <vPortFree+0x66>
	__asm volatile
 800967a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967e:	f383 8811 	msr	BASEPRI, r3
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	f3bf 8f4f 	dsb	sy
 800968a:	60bb      	str	r3, [r7, #8]
}
 800968c:	bf00      	nop
 800968e:	bf00      	nop
 8009690:	e7fd      	b.n	800968e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	685a      	ldr	r2, [r3, #4]
 8009696:	4b14      	ldr	r3, [pc, #80]	@ (80096e8 <vPortFree+0xbc>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4013      	ands	r3, r2
 800969c:	2b00      	cmp	r3, #0
 800969e:	d01e      	beq.n	80096de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d11a      	bne.n	80096de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	685a      	ldr	r2, [r3, #4]
 80096ac:	4b0e      	ldr	r3, [pc, #56]	@ (80096e8 <vPortFree+0xbc>)
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	43db      	mvns	r3, r3
 80096b2:	401a      	ands	r2, r3
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096b8:	f7fe fbb6 	bl	8007e28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096bc:	693b      	ldr	r3, [r7, #16]
 80096be:	685a      	ldr	r2, [r3, #4]
 80096c0:	4b0a      	ldr	r3, [pc, #40]	@ (80096ec <vPortFree+0xc0>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4413      	add	r3, r2
 80096c6:	4a09      	ldr	r2, [pc, #36]	@ (80096ec <vPortFree+0xc0>)
 80096c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096ca:	6938      	ldr	r0, [r7, #16]
 80096cc:	f000 f874 	bl	80097b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096d0:	4b07      	ldr	r3, [pc, #28]	@ (80096f0 <vPortFree+0xc4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	3301      	adds	r3, #1
 80096d6:	4a06      	ldr	r2, [pc, #24]	@ (80096f0 <vPortFree+0xc4>)
 80096d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80096da:	f7fe fbb3 	bl	8007e44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096de:	bf00      	nop
 80096e0:	3718      	adds	r7, #24
 80096e2:	46bd      	mov	sp, r7
 80096e4:	bd80      	pop	{r7, pc}
 80096e6:	bf00      	nop
 80096e8:	2000391c 	.word	0x2000391c
 80096ec:	2000390c 	.word	0x2000390c
 80096f0:	20003918 	.word	0x20003918

080096f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80096f4:	b480      	push	{r7}
 80096f6:	b085      	sub	sp, #20
 80096f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80096fa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80096fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009700:	4b27      	ldr	r3, [pc, #156]	@ (80097a0 <prvHeapInit+0xac>)
 8009702:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f003 0307 	and.w	r3, r3, #7
 800970a:	2b00      	cmp	r3, #0
 800970c:	d00c      	beq.n	8009728 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	3307      	adds	r3, #7
 8009712:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f023 0307 	bic.w	r3, r3, #7
 800971a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800971c:	68ba      	ldr	r2, [r7, #8]
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	1ad3      	subs	r3, r2, r3
 8009722:	4a1f      	ldr	r2, [pc, #124]	@ (80097a0 <prvHeapInit+0xac>)
 8009724:	4413      	add	r3, r2
 8009726:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800972c:	4a1d      	ldr	r2, [pc, #116]	@ (80097a4 <prvHeapInit+0xb0>)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009732:	4b1c      	ldr	r3, [pc, #112]	@ (80097a4 <prvHeapInit+0xb0>)
 8009734:	2200      	movs	r2, #0
 8009736:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	68ba      	ldr	r2, [r7, #8]
 800973c:	4413      	add	r3, r2
 800973e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009740:	2208      	movs	r2, #8
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	1a9b      	subs	r3, r3, r2
 8009746:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f023 0307 	bic.w	r3, r3, #7
 800974e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	4a15      	ldr	r2, [pc, #84]	@ (80097a8 <prvHeapInit+0xb4>)
 8009754:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009756:	4b14      	ldr	r3, [pc, #80]	@ (80097a8 <prvHeapInit+0xb4>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2200      	movs	r2, #0
 800975c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800975e:	4b12      	ldr	r3, [pc, #72]	@ (80097a8 <prvHeapInit+0xb4>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2200      	movs	r2, #0
 8009764:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	68fa      	ldr	r2, [r7, #12]
 800976e:	1ad2      	subs	r2, r2, r3
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009774:	4b0c      	ldr	r3, [pc, #48]	@ (80097a8 <prvHeapInit+0xb4>)
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	4a0a      	ldr	r2, [pc, #40]	@ (80097ac <prvHeapInit+0xb8>)
 8009782:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	4a09      	ldr	r2, [pc, #36]	@ (80097b0 <prvHeapInit+0xbc>)
 800978a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800978c:	4b09      	ldr	r3, [pc, #36]	@ (80097b4 <prvHeapInit+0xc0>)
 800978e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009792:	601a      	str	r2, [r3, #0]
}
 8009794:	bf00      	nop
 8009796:	3714      	adds	r7, #20
 8009798:	46bd      	mov	sp, r7
 800979a:	bc80      	pop	{r7}
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop
 80097a0:	20001100 	.word	0x20001100
 80097a4:	20003900 	.word	0x20003900
 80097a8:	20003908 	.word	0x20003908
 80097ac:	20003910 	.word	0x20003910
 80097b0:	2000390c 	.word	0x2000390c
 80097b4:	2000391c 	.word	0x2000391c

080097b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097b8:	b480      	push	{r7}
 80097ba:	b085      	sub	sp, #20
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097c0:	4b27      	ldr	r3, [pc, #156]	@ (8009860 <prvInsertBlockIntoFreeList+0xa8>)
 80097c2:	60fb      	str	r3, [r7, #12]
 80097c4:	e002      	b.n	80097cc <prvInsertBlockIntoFreeList+0x14>
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	60fb      	str	r3, [r7, #12]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d8f7      	bhi.n	80097c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	4413      	add	r3, r2
 80097e2:	687a      	ldr	r2, [r7, #4]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d108      	bne.n	80097fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	685a      	ldr	r2, [r3, #4]
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	441a      	add	r2, r3
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	441a      	add	r2, r3
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	429a      	cmp	r2, r3
 800980c:	d118      	bne.n	8009840 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681a      	ldr	r2, [r3, #0]
 8009812:	4b14      	ldr	r3, [pc, #80]	@ (8009864 <prvInsertBlockIntoFreeList+0xac>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	429a      	cmp	r2, r3
 8009818:	d00d      	beq.n	8009836 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	685a      	ldr	r2, [r3, #4]
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	441a      	add	r2, r3
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	e008      	b.n	8009848 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009836:	4b0b      	ldr	r3, [pc, #44]	@ (8009864 <prvInsertBlockIntoFreeList+0xac>)
 8009838:	681a      	ldr	r2, [r3, #0]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	e003      	b.n	8009848 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	429a      	cmp	r2, r3
 800984e:	d002      	beq.n	8009856 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009856:	bf00      	nop
 8009858:	3714      	adds	r7, #20
 800985a:	46bd      	mov	sp, r7
 800985c:	bc80      	pop	{r7}
 800985e:	4770      	bx	lr
 8009860:	20003900 	.word	0x20003900
 8009864:	20003908 	.word	0x20003908

08009868 <__assert_func>:
 8009868:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800986a:	4614      	mov	r4, r2
 800986c:	461a      	mov	r2, r3
 800986e:	4b09      	ldr	r3, [pc, #36]	@ (8009894 <__assert_func+0x2c>)
 8009870:	4605      	mov	r5, r0
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68d8      	ldr	r0, [r3, #12]
 8009876:	b14c      	cbz	r4, 800988c <__assert_func+0x24>
 8009878:	4b07      	ldr	r3, [pc, #28]	@ (8009898 <__assert_func+0x30>)
 800987a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800987e:	9100      	str	r1, [sp, #0]
 8009880:	462b      	mov	r3, r5
 8009882:	4906      	ldr	r1, [pc, #24]	@ (800989c <__assert_func+0x34>)
 8009884:	f000 ff16 	bl	800a6b4 <fiprintf>
 8009888:	f001 fa46 	bl	800ad18 <abort>
 800988c:	4b04      	ldr	r3, [pc, #16]	@ (80098a0 <__assert_func+0x38>)
 800988e:	461c      	mov	r4, r3
 8009890:	e7f3      	b.n	800987a <__assert_func+0x12>
 8009892:	bf00      	nop
 8009894:	20000024 	.word	0x20000024
 8009898:	0800ecf2 	.word	0x0800ecf2
 800989c:	0800ecff 	.word	0x0800ecff
 80098a0:	0800ed2d 	.word	0x0800ed2d

080098a4 <__cvt>:
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098aa:	461d      	mov	r5, r3
 80098ac:	bfbb      	ittet	lt
 80098ae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80098b2:	461d      	movlt	r5, r3
 80098b4:	2300      	movge	r3, #0
 80098b6:	232d      	movlt	r3, #45	@ 0x2d
 80098b8:	b088      	sub	sp, #32
 80098ba:	4614      	mov	r4, r2
 80098bc:	bfb8      	it	lt
 80098be:	4614      	movlt	r4, r2
 80098c0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80098c2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80098c4:	7013      	strb	r3, [r2, #0]
 80098c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80098cc:	f023 0820 	bic.w	r8, r3, #32
 80098d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80098d4:	d005      	beq.n	80098e2 <__cvt+0x3e>
 80098d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80098da:	d100      	bne.n	80098de <__cvt+0x3a>
 80098dc:	3601      	adds	r6, #1
 80098de:	2302      	movs	r3, #2
 80098e0:	e000      	b.n	80098e4 <__cvt+0x40>
 80098e2:	2303      	movs	r3, #3
 80098e4:	aa07      	add	r2, sp, #28
 80098e6:	9204      	str	r2, [sp, #16]
 80098e8:	aa06      	add	r2, sp, #24
 80098ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80098ee:	e9cd 3600 	strd	r3, r6, [sp]
 80098f2:	4622      	mov	r2, r4
 80098f4:	462b      	mov	r3, r5
 80098f6:	f001 fa9f 	bl	800ae38 <_dtoa_r>
 80098fa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80098fe:	4607      	mov	r7, r0
 8009900:	d119      	bne.n	8009936 <__cvt+0x92>
 8009902:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009904:	07db      	lsls	r3, r3, #31
 8009906:	d50e      	bpl.n	8009926 <__cvt+0x82>
 8009908:	eb00 0906 	add.w	r9, r0, r6
 800990c:	2200      	movs	r2, #0
 800990e:	2300      	movs	r3, #0
 8009910:	4620      	mov	r0, r4
 8009912:	4629      	mov	r1, r5
 8009914:	f7f7 f848 	bl	80009a8 <__aeabi_dcmpeq>
 8009918:	b108      	cbz	r0, 800991e <__cvt+0x7a>
 800991a:	f8cd 901c 	str.w	r9, [sp, #28]
 800991e:	2230      	movs	r2, #48	@ 0x30
 8009920:	9b07      	ldr	r3, [sp, #28]
 8009922:	454b      	cmp	r3, r9
 8009924:	d31e      	bcc.n	8009964 <__cvt+0xc0>
 8009926:	4638      	mov	r0, r7
 8009928:	9b07      	ldr	r3, [sp, #28]
 800992a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800992c:	1bdb      	subs	r3, r3, r7
 800992e:	6013      	str	r3, [r2, #0]
 8009930:	b008      	add	sp, #32
 8009932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009936:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800993a:	eb00 0906 	add.w	r9, r0, r6
 800993e:	d1e5      	bne.n	800990c <__cvt+0x68>
 8009940:	7803      	ldrb	r3, [r0, #0]
 8009942:	2b30      	cmp	r3, #48	@ 0x30
 8009944:	d10a      	bne.n	800995c <__cvt+0xb8>
 8009946:	2200      	movs	r2, #0
 8009948:	2300      	movs	r3, #0
 800994a:	4620      	mov	r0, r4
 800994c:	4629      	mov	r1, r5
 800994e:	f7f7 f82b 	bl	80009a8 <__aeabi_dcmpeq>
 8009952:	b918      	cbnz	r0, 800995c <__cvt+0xb8>
 8009954:	f1c6 0601 	rsb	r6, r6, #1
 8009958:	f8ca 6000 	str.w	r6, [sl]
 800995c:	f8da 3000 	ldr.w	r3, [sl]
 8009960:	4499      	add	r9, r3
 8009962:	e7d3      	b.n	800990c <__cvt+0x68>
 8009964:	1c59      	adds	r1, r3, #1
 8009966:	9107      	str	r1, [sp, #28]
 8009968:	701a      	strb	r2, [r3, #0]
 800996a:	e7d9      	b.n	8009920 <__cvt+0x7c>

0800996c <__exponent>:
 800996c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800996e:	2900      	cmp	r1, #0
 8009970:	bfb6      	itet	lt
 8009972:	232d      	movlt	r3, #45	@ 0x2d
 8009974:	232b      	movge	r3, #43	@ 0x2b
 8009976:	4249      	neglt	r1, r1
 8009978:	2909      	cmp	r1, #9
 800997a:	7002      	strb	r2, [r0, #0]
 800997c:	7043      	strb	r3, [r0, #1]
 800997e:	dd29      	ble.n	80099d4 <__exponent+0x68>
 8009980:	f10d 0307 	add.w	r3, sp, #7
 8009984:	461d      	mov	r5, r3
 8009986:	270a      	movs	r7, #10
 8009988:	fbb1 f6f7 	udiv	r6, r1, r7
 800998c:	461a      	mov	r2, r3
 800998e:	fb07 1416 	mls	r4, r7, r6, r1
 8009992:	3430      	adds	r4, #48	@ 0x30
 8009994:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009998:	460c      	mov	r4, r1
 800999a:	2c63      	cmp	r4, #99	@ 0x63
 800999c:	4631      	mov	r1, r6
 800999e:	f103 33ff 	add.w	r3, r3, #4294967295
 80099a2:	dcf1      	bgt.n	8009988 <__exponent+0x1c>
 80099a4:	3130      	adds	r1, #48	@ 0x30
 80099a6:	1e94      	subs	r4, r2, #2
 80099a8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099ac:	4623      	mov	r3, r4
 80099ae:	1c41      	adds	r1, r0, #1
 80099b0:	42ab      	cmp	r3, r5
 80099b2:	d30a      	bcc.n	80099ca <__exponent+0x5e>
 80099b4:	f10d 0309 	add.w	r3, sp, #9
 80099b8:	1a9b      	subs	r3, r3, r2
 80099ba:	42ac      	cmp	r4, r5
 80099bc:	bf88      	it	hi
 80099be:	2300      	movhi	r3, #0
 80099c0:	3302      	adds	r3, #2
 80099c2:	4403      	add	r3, r0
 80099c4:	1a18      	subs	r0, r3, r0
 80099c6:	b003      	add	sp, #12
 80099c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099ca:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099ce:	f801 6f01 	strb.w	r6, [r1, #1]!
 80099d2:	e7ed      	b.n	80099b0 <__exponent+0x44>
 80099d4:	2330      	movs	r3, #48	@ 0x30
 80099d6:	3130      	adds	r1, #48	@ 0x30
 80099d8:	7083      	strb	r3, [r0, #2]
 80099da:	70c1      	strb	r1, [r0, #3]
 80099dc:	1d03      	adds	r3, r0, #4
 80099de:	e7f1      	b.n	80099c4 <__exponent+0x58>

080099e0 <_printf_float>:
 80099e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099e4:	b091      	sub	sp, #68	@ 0x44
 80099e6:	460c      	mov	r4, r1
 80099e8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80099ec:	4616      	mov	r6, r2
 80099ee:	461f      	mov	r7, r3
 80099f0:	4605      	mov	r5, r0
 80099f2:	f001 f8f9 	bl	800abe8 <_localeconv_r>
 80099f6:	6803      	ldr	r3, [r0, #0]
 80099f8:	4618      	mov	r0, r3
 80099fa:	9308      	str	r3, [sp, #32]
 80099fc:	f7f6 fba8 	bl	8000150 <strlen>
 8009a00:	2300      	movs	r3, #0
 8009a02:	930e      	str	r3, [sp, #56]	@ 0x38
 8009a04:	f8d8 3000 	ldr.w	r3, [r8]
 8009a08:	9009      	str	r0, [sp, #36]	@ 0x24
 8009a0a:	3307      	adds	r3, #7
 8009a0c:	f023 0307 	bic.w	r3, r3, #7
 8009a10:	f103 0208 	add.w	r2, r3, #8
 8009a14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a18:	f8d4 b000 	ldr.w	fp, [r4]
 8009a1c:	f8c8 2000 	str.w	r2, [r8]
 8009a20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a2a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a3a:	4b9c      	ldr	r3, [pc, #624]	@ (8009cac <_printf_float+0x2cc>)
 8009a3c:	f7f6 ffe6 	bl	8000a0c <__aeabi_dcmpun>
 8009a40:	bb70      	cbnz	r0, 8009aa0 <_printf_float+0xc0>
 8009a42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a46:	f04f 32ff 	mov.w	r2, #4294967295
 8009a4a:	4b98      	ldr	r3, [pc, #608]	@ (8009cac <_printf_float+0x2cc>)
 8009a4c:	f7f6 ffc0 	bl	80009d0 <__aeabi_dcmple>
 8009a50:	bb30      	cbnz	r0, 8009aa0 <_printf_float+0xc0>
 8009a52:	2200      	movs	r2, #0
 8009a54:	2300      	movs	r3, #0
 8009a56:	4640      	mov	r0, r8
 8009a58:	4649      	mov	r1, r9
 8009a5a:	f7f6 ffaf 	bl	80009bc <__aeabi_dcmplt>
 8009a5e:	b110      	cbz	r0, 8009a66 <_printf_float+0x86>
 8009a60:	232d      	movs	r3, #45	@ 0x2d
 8009a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a66:	4a92      	ldr	r2, [pc, #584]	@ (8009cb0 <_printf_float+0x2d0>)
 8009a68:	4b92      	ldr	r3, [pc, #584]	@ (8009cb4 <_printf_float+0x2d4>)
 8009a6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a6e:	bf8c      	ite	hi
 8009a70:	4690      	movhi	r8, r2
 8009a72:	4698      	movls	r8, r3
 8009a74:	2303      	movs	r3, #3
 8009a76:	f04f 0900 	mov.w	r9, #0
 8009a7a:	6123      	str	r3, [r4, #16]
 8009a7c:	f02b 0304 	bic.w	r3, fp, #4
 8009a80:	6023      	str	r3, [r4, #0]
 8009a82:	4633      	mov	r3, r6
 8009a84:	4621      	mov	r1, r4
 8009a86:	4628      	mov	r0, r5
 8009a88:	9700      	str	r7, [sp, #0]
 8009a8a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009a8c:	f000 f9d4 	bl	8009e38 <_printf_common>
 8009a90:	3001      	adds	r0, #1
 8009a92:	f040 8090 	bne.w	8009bb6 <_printf_float+0x1d6>
 8009a96:	f04f 30ff 	mov.w	r0, #4294967295
 8009a9a:	b011      	add	sp, #68	@ 0x44
 8009a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aa0:	4642      	mov	r2, r8
 8009aa2:	464b      	mov	r3, r9
 8009aa4:	4640      	mov	r0, r8
 8009aa6:	4649      	mov	r1, r9
 8009aa8:	f7f6 ffb0 	bl	8000a0c <__aeabi_dcmpun>
 8009aac:	b148      	cbz	r0, 8009ac2 <_printf_float+0xe2>
 8009aae:	464b      	mov	r3, r9
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	bfb8      	it	lt
 8009ab4:	232d      	movlt	r3, #45	@ 0x2d
 8009ab6:	4a80      	ldr	r2, [pc, #512]	@ (8009cb8 <_printf_float+0x2d8>)
 8009ab8:	bfb8      	it	lt
 8009aba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009abe:	4b7f      	ldr	r3, [pc, #508]	@ (8009cbc <_printf_float+0x2dc>)
 8009ac0:	e7d3      	b.n	8009a6a <_printf_float+0x8a>
 8009ac2:	6863      	ldr	r3, [r4, #4]
 8009ac4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8009ac8:	1c5a      	adds	r2, r3, #1
 8009aca:	d13f      	bne.n	8009b4c <_printf_float+0x16c>
 8009acc:	2306      	movs	r3, #6
 8009ace:	6063      	str	r3, [r4, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8009ad6:	6023      	str	r3, [r4, #0]
 8009ad8:	9206      	str	r2, [sp, #24]
 8009ada:	aa0e      	add	r2, sp, #56	@ 0x38
 8009adc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8009ae0:	aa0d      	add	r2, sp, #52	@ 0x34
 8009ae2:	9203      	str	r2, [sp, #12]
 8009ae4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009ae8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009aec:	6863      	ldr	r3, [r4, #4]
 8009aee:	4642      	mov	r2, r8
 8009af0:	9300      	str	r3, [sp, #0]
 8009af2:	4628      	mov	r0, r5
 8009af4:	464b      	mov	r3, r9
 8009af6:	910a      	str	r1, [sp, #40]	@ 0x28
 8009af8:	f7ff fed4 	bl	80098a4 <__cvt>
 8009afc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009afe:	4680      	mov	r8, r0
 8009b00:	2947      	cmp	r1, #71	@ 0x47
 8009b02:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009b04:	d128      	bne.n	8009b58 <_printf_float+0x178>
 8009b06:	1cc8      	adds	r0, r1, #3
 8009b08:	db02      	blt.n	8009b10 <_printf_float+0x130>
 8009b0a:	6863      	ldr	r3, [r4, #4]
 8009b0c:	4299      	cmp	r1, r3
 8009b0e:	dd40      	ble.n	8009b92 <_printf_float+0x1b2>
 8009b10:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b14:	fa5f fa8a 	uxtb.w	sl, sl
 8009b18:	4652      	mov	r2, sl
 8009b1a:	3901      	subs	r1, #1
 8009b1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b20:	910d      	str	r1, [sp, #52]	@ 0x34
 8009b22:	f7ff ff23 	bl	800996c <__exponent>
 8009b26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b28:	4681      	mov	r9, r0
 8009b2a:	1813      	adds	r3, r2, r0
 8009b2c:	2a01      	cmp	r2, #1
 8009b2e:	6123      	str	r3, [r4, #16]
 8009b30:	dc02      	bgt.n	8009b38 <_printf_float+0x158>
 8009b32:	6822      	ldr	r2, [r4, #0]
 8009b34:	07d2      	lsls	r2, r2, #31
 8009b36:	d501      	bpl.n	8009b3c <_printf_float+0x15c>
 8009b38:	3301      	adds	r3, #1
 8009b3a:	6123      	str	r3, [r4, #16]
 8009b3c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d09e      	beq.n	8009a82 <_printf_float+0xa2>
 8009b44:	232d      	movs	r3, #45	@ 0x2d
 8009b46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b4a:	e79a      	b.n	8009a82 <_printf_float+0xa2>
 8009b4c:	2947      	cmp	r1, #71	@ 0x47
 8009b4e:	d1bf      	bne.n	8009ad0 <_printf_float+0xf0>
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1bd      	bne.n	8009ad0 <_printf_float+0xf0>
 8009b54:	2301      	movs	r3, #1
 8009b56:	e7ba      	b.n	8009ace <_printf_float+0xee>
 8009b58:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b5c:	d9dc      	bls.n	8009b18 <_printf_float+0x138>
 8009b5e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b62:	d118      	bne.n	8009b96 <_printf_float+0x1b6>
 8009b64:	2900      	cmp	r1, #0
 8009b66:	6863      	ldr	r3, [r4, #4]
 8009b68:	dd0b      	ble.n	8009b82 <_printf_float+0x1a2>
 8009b6a:	6121      	str	r1, [r4, #16]
 8009b6c:	b913      	cbnz	r3, 8009b74 <_printf_float+0x194>
 8009b6e:	6822      	ldr	r2, [r4, #0]
 8009b70:	07d0      	lsls	r0, r2, #31
 8009b72:	d502      	bpl.n	8009b7a <_printf_float+0x19a>
 8009b74:	3301      	adds	r3, #1
 8009b76:	440b      	add	r3, r1
 8009b78:	6123      	str	r3, [r4, #16]
 8009b7a:	f04f 0900 	mov.w	r9, #0
 8009b7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009b80:	e7dc      	b.n	8009b3c <_printf_float+0x15c>
 8009b82:	b913      	cbnz	r3, 8009b8a <_printf_float+0x1aa>
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	07d2      	lsls	r2, r2, #31
 8009b88:	d501      	bpl.n	8009b8e <_printf_float+0x1ae>
 8009b8a:	3302      	adds	r3, #2
 8009b8c:	e7f4      	b.n	8009b78 <_printf_float+0x198>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e7f2      	b.n	8009b78 <_printf_float+0x198>
 8009b92:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009b96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b98:	4299      	cmp	r1, r3
 8009b9a:	db05      	blt.n	8009ba8 <_printf_float+0x1c8>
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	6121      	str	r1, [r4, #16]
 8009ba0:	07d8      	lsls	r0, r3, #31
 8009ba2:	d5ea      	bpl.n	8009b7a <_printf_float+0x19a>
 8009ba4:	1c4b      	adds	r3, r1, #1
 8009ba6:	e7e7      	b.n	8009b78 <_printf_float+0x198>
 8009ba8:	2900      	cmp	r1, #0
 8009baa:	bfcc      	ite	gt
 8009bac:	2201      	movgt	r2, #1
 8009bae:	f1c1 0202 	rsble	r2, r1, #2
 8009bb2:	4413      	add	r3, r2
 8009bb4:	e7e0      	b.n	8009b78 <_printf_float+0x198>
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	055a      	lsls	r2, r3, #21
 8009bba:	d407      	bmi.n	8009bcc <_printf_float+0x1ec>
 8009bbc:	6923      	ldr	r3, [r4, #16]
 8009bbe:	4642      	mov	r2, r8
 8009bc0:	4631      	mov	r1, r6
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	47b8      	blx	r7
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	d12b      	bne.n	8009c22 <_printf_float+0x242>
 8009bca:	e764      	b.n	8009a96 <_printf_float+0xb6>
 8009bcc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bd0:	f240 80dc 	bls.w	8009d8c <_printf_float+0x3ac>
 8009bd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bd8:	2200      	movs	r2, #0
 8009bda:	2300      	movs	r3, #0
 8009bdc:	f7f6 fee4 	bl	80009a8 <__aeabi_dcmpeq>
 8009be0:	2800      	cmp	r0, #0
 8009be2:	d033      	beq.n	8009c4c <_printf_float+0x26c>
 8009be4:	2301      	movs	r3, #1
 8009be6:	4631      	mov	r1, r6
 8009be8:	4628      	mov	r0, r5
 8009bea:	4a35      	ldr	r2, [pc, #212]	@ (8009cc0 <_printf_float+0x2e0>)
 8009bec:	47b8      	blx	r7
 8009bee:	3001      	adds	r0, #1
 8009bf0:	f43f af51 	beq.w	8009a96 <_printf_float+0xb6>
 8009bf4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009bf8:	4543      	cmp	r3, r8
 8009bfa:	db02      	blt.n	8009c02 <_printf_float+0x222>
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	07d8      	lsls	r0, r3, #31
 8009c00:	d50f      	bpl.n	8009c22 <_printf_float+0x242>
 8009c02:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c06:	4631      	mov	r1, r6
 8009c08:	4628      	mov	r0, r5
 8009c0a:	47b8      	blx	r7
 8009c0c:	3001      	adds	r0, #1
 8009c0e:	f43f af42 	beq.w	8009a96 <_printf_float+0xb6>
 8009c12:	f04f 0900 	mov.w	r9, #0
 8009c16:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c1a:	f104 0a1a 	add.w	sl, r4, #26
 8009c1e:	45c8      	cmp	r8, r9
 8009c20:	dc09      	bgt.n	8009c36 <_printf_float+0x256>
 8009c22:	6823      	ldr	r3, [r4, #0]
 8009c24:	079b      	lsls	r3, r3, #30
 8009c26:	f100 8102 	bmi.w	8009e2e <_printf_float+0x44e>
 8009c2a:	68e0      	ldr	r0, [r4, #12]
 8009c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c2e:	4298      	cmp	r0, r3
 8009c30:	bfb8      	it	lt
 8009c32:	4618      	movlt	r0, r3
 8009c34:	e731      	b.n	8009a9a <_printf_float+0xba>
 8009c36:	2301      	movs	r3, #1
 8009c38:	4652      	mov	r2, sl
 8009c3a:	4631      	mov	r1, r6
 8009c3c:	4628      	mov	r0, r5
 8009c3e:	47b8      	blx	r7
 8009c40:	3001      	adds	r0, #1
 8009c42:	f43f af28 	beq.w	8009a96 <_printf_float+0xb6>
 8009c46:	f109 0901 	add.w	r9, r9, #1
 8009c4a:	e7e8      	b.n	8009c1e <_printf_float+0x23e>
 8009c4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	dc38      	bgt.n	8009cc4 <_printf_float+0x2e4>
 8009c52:	2301      	movs	r3, #1
 8009c54:	4631      	mov	r1, r6
 8009c56:	4628      	mov	r0, r5
 8009c58:	4a19      	ldr	r2, [pc, #100]	@ (8009cc0 <_printf_float+0x2e0>)
 8009c5a:	47b8      	blx	r7
 8009c5c:	3001      	adds	r0, #1
 8009c5e:	f43f af1a 	beq.w	8009a96 <_printf_float+0xb6>
 8009c62:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009c66:	ea59 0303 	orrs.w	r3, r9, r3
 8009c6a:	d102      	bne.n	8009c72 <_printf_float+0x292>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	07d9      	lsls	r1, r3, #31
 8009c70:	d5d7      	bpl.n	8009c22 <_printf_float+0x242>
 8009c72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c76:	4631      	mov	r1, r6
 8009c78:	4628      	mov	r0, r5
 8009c7a:	47b8      	blx	r7
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	f43f af0a 	beq.w	8009a96 <_printf_float+0xb6>
 8009c82:	f04f 0a00 	mov.w	sl, #0
 8009c86:	f104 0b1a 	add.w	fp, r4, #26
 8009c8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c8c:	425b      	negs	r3, r3
 8009c8e:	4553      	cmp	r3, sl
 8009c90:	dc01      	bgt.n	8009c96 <_printf_float+0x2b6>
 8009c92:	464b      	mov	r3, r9
 8009c94:	e793      	b.n	8009bbe <_printf_float+0x1de>
 8009c96:	2301      	movs	r3, #1
 8009c98:	465a      	mov	r2, fp
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	47b8      	blx	r7
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	f43f aef8 	beq.w	8009a96 <_printf_float+0xb6>
 8009ca6:	f10a 0a01 	add.w	sl, sl, #1
 8009caa:	e7ee      	b.n	8009c8a <_printf_float+0x2aa>
 8009cac:	7fefffff 	.word	0x7fefffff
 8009cb0:	0800ed32 	.word	0x0800ed32
 8009cb4:	0800ed2e 	.word	0x0800ed2e
 8009cb8:	0800ed3a 	.word	0x0800ed3a
 8009cbc:	0800ed36 	.word	0x0800ed36
 8009cc0:	0800ee74 	.word	0x0800ee74
 8009cc4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cc6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009cca:	4553      	cmp	r3, sl
 8009ccc:	bfa8      	it	ge
 8009cce:	4653      	movge	r3, sl
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	4699      	mov	r9, r3
 8009cd4:	dc36      	bgt.n	8009d44 <_printf_float+0x364>
 8009cd6:	f04f 0b00 	mov.w	fp, #0
 8009cda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009cde:	f104 021a 	add.w	r2, r4, #26
 8009ce2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ce4:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ce6:	eba3 0309 	sub.w	r3, r3, r9
 8009cea:	455b      	cmp	r3, fp
 8009cec:	dc31      	bgt.n	8009d52 <_printf_float+0x372>
 8009cee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cf0:	459a      	cmp	sl, r3
 8009cf2:	dc3a      	bgt.n	8009d6a <_printf_float+0x38a>
 8009cf4:	6823      	ldr	r3, [r4, #0]
 8009cf6:	07da      	lsls	r2, r3, #31
 8009cf8:	d437      	bmi.n	8009d6a <_printf_float+0x38a>
 8009cfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cfc:	ebaa 0903 	sub.w	r9, sl, r3
 8009d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d02:	ebaa 0303 	sub.w	r3, sl, r3
 8009d06:	4599      	cmp	r9, r3
 8009d08:	bfa8      	it	ge
 8009d0a:	4699      	movge	r9, r3
 8009d0c:	f1b9 0f00 	cmp.w	r9, #0
 8009d10:	dc33      	bgt.n	8009d7a <_printf_float+0x39a>
 8009d12:	f04f 0800 	mov.w	r8, #0
 8009d16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d1a:	f104 0b1a 	add.w	fp, r4, #26
 8009d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d20:	ebaa 0303 	sub.w	r3, sl, r3
 8009d24:	eba3 0309 	sub.w	r3, r3, r9
 8009d28:	4543      	cmp	r3, r8
 8009d2a:	f77f af7a 	ble.w	8009c22 <_printf_float+0x242>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	465a      	mov	r2, fp
 8009d32:	4631      	mov	r1, r6
 8009d34:	4628      	mov	r0, r5
 8009d36:	47b8      	blx	r7
 8009d38:	3001      	adds	r0, #1
 8009d3a:	f43f aeac 	beq.w	8009a96 <_printf_float+0xb6>
 8009d3e:	f108 0801 	add.w	r8, r8, #1
 8009d42:	e7ec      	b.n	8009d1e <_printf_float+0x33e>
 8009d44:	4642      	mov	r2, r8
 8009d46:	4631      	mov	r1, r6
 8009d48:	4628      	mov	r0, r5
 8009d4a:	47b8      	blx	r7
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	d1c2      	bne.n	8009cd6 <_printf_float+0x2f6>
 8009d50:	e6a1      	b.n	8009a96 <_printf_float+0xb6>
 8009d52:	2301      	movs	r3, #1
 8009d54:	4631      	mov	r1, r6
 8009d56:	4628      	mov	r0, r5
 8009d58:	920a      	str	r2, [sp, #40]	@ 0x28
 8009d5a:	47b8      	blx	r7
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	f43f ae9a 	beq.w	8009a96 <_printf_float+0xb6>
 8009d62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d64:	f10b 0b01 	add.w	fp, fp, #1
 8009d68:	e7bb      	b.n	8009ce2 <_printf_float+0x302>
 8009d6a:	4631      	mov	r1, r6
 8009d6c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b8      	blx	r7
 8009d74:	3001      	adds	r0, #1
 8009d76:	d1c0      	bne.n	8009cfa <_printf_float+0x31a>
 8009d78:	e68d      	b.n	8009a96 <_printf_float+0xb6>
 8009d7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d7c:	464b      	mov	r3, r9
 8009d7e:	4631      	mov	r1, r6
 8009d80:	4628      	mov	r0, r5
 8009d82:	4442      	add	r2, r8
 8009d84:	47b8      	blx	r7
 8009d86:	3001      	adds	r0, #1
 8009d88:	d1c3      	bne.n	8009d12 <_printf_float+0x332>
 8009d8a:	e684      	b.n	8009a96 <_printf_float+0xb6>
 8009d8c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009d90:	f1ba 0f01 	cmp.w	sl, #1
 8009d94:	dc01      	bgt.n	8009d9a <_printf_float+0x3ba>
 8009d96:	07db      	lsls	r3, r3, #31
 8009d98:	d536      	bpl.n	8009e08 <_printf_float+0x428>
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	4642      	mov	r2, r8
 8009d9e:	4631      	mov	r1, r6
 8009da0:	4628      	mov	r0, r5
 8009da2:	47b8      	blx	r7
 8009da4:	3001      	adds	r0, #1
 8009da6:	f43f ae76 	beq.w	8009a96 <_printf_float+0xb6>
 8009daa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009dae:	4631      	mov	r1, r6
 8009db0:	4628      	mov	r0, r5
 8009db2:	47b8      	blx	r7
 8009db4:	3001      	adds	r0, #1
 8009db6:	f43f ae6e 	beq.w	8009a96 <_printf_float+0xb6>
 8009dba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009dc6:	f7f6 fdef 	bl	80009a8 <__aeabi_dcmpeq>
 8009dca:	b9c0      	cbnz	r0, 8009dfe <_printf_float+0x41e>
 8009dcc:	4653      	mov	r3, sl
 8009dce:	f108 0201 	add.w	r2, r8, #1
 8009dd2:	4631      	mov	r1, r6
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	47b8      	blx	r7
 8009dd8:	3001      	adds	r0, #1
 8009dda:	d10c      	bne.n	8009df6 <_printf_float+0x416>
 8009ddc:	e65b      	b.n	8009a96 <_printf_float+0xb6>
 8009dde:	2301      	movs	r3, #1
 8009de0:	465a      	mov	r2, fp
 8009de2:	4631      	mov	r1, r6
 8009de4:	4628      	mov	r0, r5
 8009de6:	47b8      	blx	r7
 8009de8:	3001      	adds	r0, #1
 8009dea:	f43f ae54 	beq.w	8009a96 <_printf_float+0xb6>
 8009dee:	f108 0801 	add.w	r8, r8, #1
 8009df2:	45d0      	cmp	r8, sl
 8009df4:	dbf3      	blt.n	8009dde <_printf_float+0x3fe>
 8009df6:	464b      	mov	r3, r9
 8009df8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009dfc:	e6e0      	b.n	8009bc0 <_printf_float+0x1e0>
 8009dfe:	f04f 0800 	mov.w	r8, #0
 8009e02:	f104 0b1a 	add.w	fp, r4, #26
 8009e06:	e7f4      	b.n	8009df2 <_printf_float+0x412>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	4642      	mov	r2, r8
 8009e0c:	e7e1      	b.n	8009dd2 <_printf_float+0x3f2>
 8009e0e:	2301      	movs	r3, #1
 8009e10:	464a      	mov	r2, r9
 8009e12:	4631      	mov	r1, r6
 8009e14:	4628      	mov	r0, r5
 8009e16:	47b8      	blx	r7
 8009e18:	3001      	adds	r0, #1
 8009e1a:	f43f ae3c 	beq.w	8009a96 <_printf_float+0xb6>
 8009e1e:	f108 0801 	add.w	r8, r8, #1
 8009e22:	68e3      	ldr	r3, [r4, #12]
 8009e24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009e26:	1a5b      	subs	r3, r3, r1
 8009e28:	4543      	cmp	r3, r8
 8009e2a:	dcf0      	bgt.n	8009e0e <_printf_float+0x42e>
 8009e2c:	e6fd      	b.n	8009c2a <_printf_float+0x24a>
 8009e2e:	f04f 0800 	mov.w	r8, #0
 8009e32:	f104 0919 	add.w	r9, r4, #25
 8009e36:	e7f4      	b.n	8009e22 <_printf_float+0x442>

08009e38 <_printf_common>:
 8009e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e3c:	4616      	mov	r6, r2
 8009e3e:	4698      	mov	r8, r3
 8009e40:	688a      	ldr	r2, [r1, #8]
 8009e42:	690b      	ldr	r3, [r1, #16]
 8009e44:	4607      	mov	r7, r0
 8009e46:	4293      	cmp	r3, r2
 8009e48:	bfb8      	it	lt
 8009e4a:	4613      	movlt	r3, r2
 8009e4c:	6033      	str	r3, [r6, #0]
 8009e4e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e52:	460c      	mov	r4, r1
 8009e54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e58:	b10a      	cbz	r2, 8009e5e <_printf_common+0x26>
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	6033      	str	r3, [r6, #0]
 8009e5e:	6823      	ldr	r3, [r4, #0]
 8009e60:	0699      	lsls	r1, r3, #26
 8009e62:	bf42      	ittt	mi
 8009e64:	6833      	ldrmi	r3, [r6, #0]
 8009e66:	3302      	addmi	r3, #2
 8009e68:	6033      	strmi	r3, [r6, #0]
 8009e6a:	6825      	ldr	r5, [r4, #0]
 8009e6c:	f015 0506 	ands.w	r5, r5, #6
 8009e70:	d106      	bne.n	8009e80 <_printf_common+0x48>
 8009e72:	f104 0a19 	add.w	sl, r4, #25
 8009e76:	68e3      	ldr	r3, [r4, #12]
 8009e78:	6832      	ldr	r2, [r6, #0]
 8009e7a:	1a9b      	subs	r3, r3, r2
 8009e7c:	42ab      	cmp	r3, r5
 8009e7e:	dc2b      	bgt.n	8009ed8 <_printf_common+0xa0>
 8009e80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e84:	6822      	ldr	r2, [r4, #0]
 8009e86:	3b00      	subs	r3, #0
 8009e88:	bf18      	it	ne
 8009e8a:	2301      	movne	r3, #1
 8009e8c:	0692      	lsls	r2, r2, #26
 8009e8e:	d430      	bmi.n	8009ef2 <_printf_common+0xba>
 8009e90:	4641      	mov	r1, r8
 8009e92:	4638      	mov	r0, r7
 8009e94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e98:	47c8      	blx	r9
 8009e9a:	3001      	adds	r0, #1
 8009e9c:	d023      	beq.n	8009ee6 <_printf_common+0xae>
 8009e9e:	6823      	ldr	r3, [r4, #0]
 8009ea0:	6922      	ldr	r2, [r4, #16]
 8009ea2:	f003 0306 	and.w	r3, r3, #6
 8009ea6:	2b04      	cmp	r3, #4
 8009ea8:	bf14      	ite	ne
 8009eaa:	2500      	movne	r5, #0
 8009eac:	6833      	ldreq	r3, [r6, #0]
 8009eae:	f04f 0600 	mov.w	r6, #0
 8009eb2:	bf08      	it	eq
 8009eb4:	68e5      	ldreq	r5, [r4, #12]
 8009eb6:	f104 041a 	add.w	r4, r4, #26
 8009eba:	bf08      	it	eq
 8009ebc:	1aed      	subeq	r5, r5, r3
 8009ebe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009ec2:	bf08      	it	eq
 8009ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	bfc4      	itt	gt
 8009ecc:	1a9b      	subgt	r3, r3, r2
 8009ece:	18ed      	addgt	r5, r5, r3
 8009ed0:	42b5      	cmp	r5, r6
 8009ed2:	d11a      	bne.n	8009f0a <_printf_common+0xd2>
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	e008      	b.n	8009eea <_printf_common+0xb2>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	4652      	mov	r2, sl
 8009edc:	4641      	mov	r1, r8
 8009ede:	4638      	mov	r0, r7
 8009ee0:	47c8      	blx	r9
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	d103      	bne.n	8009eee <_printf_common+0xb6>
 8009ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eee:	3501      	adds	r5, #1
 8009ef0:	e7c1      	b.n	8009e76 <_printf_common+0x3e>
 8009ef2:	2030      	movs	r0, #48	@ 0x30
 8009ef4:	18e1      	adds	r1, r4, r3
 8009ef6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009efa:	1c5a      	adds	r2, r3, #1
 8009efc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f00:	4422      	add	r2, r4
 8009f02:	3302      	adds	r3, #2
 8009f04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f08:	e7c2      	b.n	8009e90 <_printf_common+0x58>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	4622      	mov	r2, r4
 8009f0e:	4641      	mov	r1, r8
 8009f10:	4638      	mov	r0, r7
 8009f12:	47c8      	blx	r9
 8009f14:	3001      	adds	r0, #1
 8009f16:	d0e6      	beq.n	8009ee6 <_printf_common+0xae>
 8009f18:	3601      	adds	r6, #1
 8009f1a:	e7d9      	b.n	8009ed0 <_printf_common+0x98>

08009f1c <_printf_i>:
 8009f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f20:	7e0f      	ldrb	r7, [r1, #24]
 8009f22:	4691      	mov	r9, r2
 8009f24:	2f78      	cmp	r7, #120	@ 0x78
 8009f26:	4680      	mov	r8, r0
 8009f28:	460c      	mov	r4, r1
 8009f2a:	469a      	mov	sl, r3
 8009f2c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f32:	d807      	bhi.n	8009f44 <_printf_i+0x28>
 8009f34:	2f62      	cmp	r7, #98	@ 0x62
 8009f36:	d80a      	bhi.n	8009f4e <_printf_i+0x32>
 8009f38:	2f00      	cmp	r7, #0
 8009f3a:	f000 80d1 	beq.w	800a0e0 <_printf_i+0x1c4>
 8009f3e:	2f58      	cmp	r7, #88	@ 0x58
 8009f40:	f000 80b8 	beq.w	800a0b4 <_printf_i+0x198>
 8009f44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f4c:	e03a      	b.n	8009fc4 <_printf_i+0xa8>
 8009f4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f52:	2b15      	cmp	r3, #21
 8009f54:	d8f6      	bhi.n	8009f44 <_printf_i+0x28>
 8009f56:	a101      	add	r1, pc, #4	@ (adr r1, 8009f5c <_printf_i+0x40>)
 8009f58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f5c:	08009fb5 	.word	0x08009fb5
 8009f60:	08009fc9 	.word	0x08009fc9
 8009f64:	08009f45 	.word	0x08009f45
 8009f68:	08009f45 	.word	0x08009f45
 8009f6c:	08009f45 	.word	0x08009f45
 8009f70:	08009f45 	.word	0x08009f45
 8009f74:	08009fc9 	.word	0x08009fc9
 8009f78:	08009f45 	.word	0x08009f45
 8009f7c:	08009f45 	.word	0x08009f45
 8009f80:	08009f45 	.word	0x08009f45
 8009f84:	08009f45 	.word	0x08009f45
 8009f88:	0800a0c7 	.word	0x0800a0c7
 8009f8c:	08009ff3 	.word	0x08009ff3
 8009f90:	0800a081 	.word	0x0800a081
 8009f94:	08009f45 	.word	0x08009f45
 8009f98:	08009f45 	.word	0x08009f45
 8009f9c:	0800a0e9 	.word	0x0800a0e9
 8009fa0:	08009f45 	.word	0x08009f45
 8009fa4:	08009ff3 	.word	0x08009ff3
 8009fa8:	08009f45 	.word	0x08009f45
 8009fac:	08009f45 	.word	0x08009f45
 8009fb0:	0800a089 	.word	0x0800a089
 8009fb4:	6833      	ldr	r3, [r6, #0]
 8009fb6:	1d1a      	adds	r2, r3, #4
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	6032      	str	r2, [r6, #0]
 8009fbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	e09c      	b.n	800a102 <_printf_i+0x1e6>
 8009fc8:	6833      	ldr	r3, [r6, #0]
 8009fca:	6820      	ldr	r0, [r4, #0]
 8009fcc:	1d19      	adds	r1, r3, #4
 8009fce:	6031      	str	r1, [r6, #0]
 8009fd0:	0606      	lsls	r6, r0, #24
 8009fd2:	d501      	bpl.n	8009fd8 <_printf_i+0xbc>
 8009fd4:	681d      	ldr	r5, [r3, #0]
 8009fd6:	e003      	b.n	8009fe0 <_printf_i+0xc4>
 8009fd8:	0645      	lsls	r5, r0, #25
 8009fda:	d5fb      	bpl.n	8009fd4 <_printf_i+0xb8>
 8009fdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fe0:	2d00      	cmp	r5, #0
 8009fe2:	da03      	bge.n	8009fec <_printf_i+0xd0>
 8009fe4:	232d      	movs	r3, #45	@ 0x2d
 8009fe6:	426d      	negs	r5, r5
 8009fe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fec:	230a      	movs	r3, #10
 8009fee:	4858      	ldr	r0, [pc, #352]	@ (800a150 <_printf_i+0x234>)
 8009ff0:	e011      	b.n	800a016 <_printf_i+0xfa>
 8009ff2:	6821      	ldr	r1, [r4, #0]
 8009ff4:	6833      	ldr	r3, [r6, #0]
 8009ff6:	0608      	lsls	r0, r1, #24
 8009ff8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ffc:	d402      	bmi.n	800a004 <_printf_i+0xe8>
 8009ffe:	0649      	lsls	r1, r1, #25
 800a000:	bf48      	it	mi
 800a002:	b2ad      	uxthmi	r5, r5
 800a004:	2f6f      	cmp	r7, #111	@ 0x6f
 800a006:	6033      	str	r3, [r6, #0]
 800a008:	bf14      	ite	ne
 800a00a:	230a      	movne	r3, #10
 800a00c:	2308      	moveq	r3, #8
 800a00e:	4850      	ldr	r0, [pc, #320]	@ (800a150 <_printf_i+0x234>)
 800a010:	2100      	movs	r1, #0
 800a012:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a016:	6866      	ldr	r6, [r4, #4]
 800a018:	2e00      	cmp	r6, #0
 800a01a:	60a6      	str	r6, [r4, #8]
 800a01c:	db05      	blt.n	800a02a <_printf_i+0x10e>
 800a01e:	6821      	ldr	r1, [r4, #0]
 800a020:	432e      	orrs	r6, r5
 800a022:	f021 0104 	bic.w	r1, r1, #4
 800a026:	6021      	str	r1, [r4, #0]
 800a028:	d04b      	beq.n	800a0c2 <_printf_i+0x1a6>
 800a02a:	4616      	mov	r6, r2
 800a02c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a030:	fb03 5711 	mls	r7, r3, r1, r5
 800a034:	5dc7      	ldrb	r7, [r0, r7]
 800a036:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a03a:	462f      	mov	r7, r5
 800a03c:	42bb      	cmp	r3, r7
 800a03e:	460d      	mov	r5, r1
 800a040:	d9f4      	bls.n	800a02c <_printf_i+0x110>
 800a042:	2b08      	cmp	r3, #8
 800a044:	d10b      	bne.n	800a05e <_printf_i+0x142>
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	07df      	lsls	r7, r3, #31
 800a04a:	d508      	bpl.n	800a05e <_printf_i+0x142>
 800a04c:	6923      	ldr	r3, [r4, #16]
 800a04e:	6861      	ldr	r1, [r4, #4]
 800a050:	4299      	cmp	r1, r3
 800a052:	bfde      	ittt	le
 800a054:	2330      	movle	r3, #48	@ 0x30
 800a056:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a05a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a05e:	1b92      	subs	r2, r2, r6
 800a060:	6122      	str	r2, [r4, #16]
 800a062:	464b      	mov	r3, r9
 800a064:	4621      	mov	r1, r4
 800a066:	4640      	mov	r0, r8
 800a068:	f8cd a000 	str.w	sl, [sp]
 800a06c:	aa03      	add	r2, sp, #12
 800a06e:	f7ff fee3 	bl	8009e38 <_printf_common>
 800a072:	3001      	adds	r0, #1
 800a074:	d14a      	bne.n	800a10c <_printf_i+0x1f0>
 800a076:	f04f 30ff 	mov.w	r0, #4294967295
 800a07a:	b004      	add	sp, #16
 800a07c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a080:	6823      	ldr	r3, [r4, #0]
 800a082:	f043 0320 	orr.w	r3, r3, #32
 800a086:	6023      	str	r3, [r4, #0]
 800a088:	2778      	movs	r7, #120	@ 0x78
 800a08a:	4832      	ldr	r0, [pc, #200]	@ (800a154 <_printf_i+0x238>)
 800a08c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a090:	6823      	ldr	r3, [r4, #0]
 800a092:	6831      	ldr	r1, [r6, #0]
 800a094:	061f      	lsls	r7, r3, #24
 800a096:	f851 5b04 	ldr.w	r5, [r1], #4
 800a09a:	d402      	bmi.n	800a0a2 <_printf_i+0x186>
 800a09c:	065f      	lsls	r7, r3, #25
 800a09e:	bf48      	it	mi
 800a0a0:	b2ad      	uxthmi	r5, r5
 800a0a2:	6031      	str	r1, [r6, #0]
 800a0a4:	07d9      	lsls	r1, r3, #31
 800a0a6:	bf44      	itt	mi
 800a0a8:	f043 0320 	orrmi.w	r3, r3, #32
 800a0ac:	6023      	strmi	r3, [r4, #0]
 800a0ae:	b11d      	cbz	r5, 800a0b8 <_printf_i+0x19c>
 800a0b0:	2310      	movs	r3, #16
 800a0b2:	e7ad      	b.n	800a010 <_printf_i+0xf4>
 800a0b4:	4826      	ldr	r0, [pc, #152]	@ (800a150 <_printf_i+0x234>)
 800a0b6:	e7e9      	b.n	800a08c <_printf_i+0x170>
 800a0b8:	6823      	ldr	r3, [r4, #0]
 800a0ba:	f023 0320 	bic.w	r3, r3, #32
 800a0be:	6023      	str	r3, [r4, #0]
 800a0c0:	e7f6      	b.n	800a0b0 <_printf_i+0x194>
 800a0c2:	4616      	mov	r6, r2
 800a0c4:	e7bd      	b.n	800a042 <_printf_i+0x126>
 800a0c6:	6833      	ldr	r3, [r6, #0]
 800a0c8:	6825      	ldr	r5, [r4, #0]
 800a0ca:	1d18      	adds	r0, r3, #4
 800a0cc:	6961      	ldr	r1, [r4, #20]
 800a0ce:	6030      	str	r0, [r6, #0]
 800a0d0:	062e      	lsls	r6, r5, #24
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	d501      	bpl.n	800a0da <_printf_i+0x1be>
 800a0d6:	6019      	str	r1, [r3, #0]
 800a0d8:	e002      	b.n	800a0e0 <_printf_i+0x1c4>
 800a0da:	0668      	lsls	r0, r5, #25
 800a0dc:	d5fb      	bpl.n	800a0d6 <_printf_i+0x1ba>
 800a0de:	8019      	strh	r1, [r3, #0]
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	6123      	str	r3, [r4, #16]
 800a0e6:	e7bc      	b.n	800a062 <_printf_i+0x146>
 800a0e8:	6833      	ldr	r3, [r6, #0]
 800a0ea:	2100      	movs	r1, #0
 800a0ec:	1d1a      	adds	r2, r3, #4
 800a0ee:	6032      	str	r2, [r6, #0]
 800a0f0:	681e      	ldr	r6, [r3, #0]
 800a0f2:	6862      	ldr	r2, [r4, #4]
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f000 fdee 	bl	800acd6 <memchr>
 800a0fa:	b108      	cbz	r0, 800a100 <_printf_i+0x1e4>
 800a0fc:	1b80      	subs	r0, r0, r6
 800a0fe:	6060      	str	r0, [r4, #4]
 800a100:	6863      	ldr	r3, [r4, #4]
 800a102:	6123      	str	r3, [r4, #16]
 800a104:	2300      	movs	r3, #0
 800a106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a10a:	e7aa      	b.n	800a062 <_printf_i+0x146>
 800a10c:	4632      	mov	r2, r6
 800a10e:	4649      	mov	r1, r9
 800a110:	4640      	mov	r0, r8
 800a112:	6923      	ldr	r3, [r4, #16]
 800a114:	47d0      	blx	sl
 800a116:	3001      	adds	r0, #1
 800a118:	d0ad      	beq.n	800a076 <_printf_i+0x15a>
 800a11a:	6823      	ldr	r3, [r4, #0]
 800a11c:	079b      	lsls	r3, r3, #30
 800a11e:	d413      	bmi.n	800a148 <_printf_i+0x22c>
 800a120:	68e0      	ldr	r0, [r4, #12]
 800a122:	9b03      	ldr	r3, [sp, #12]
 800a124:	4298      	cmp	r0, r3
 800a126:	bfb8      	it	lt
 800a128:	4618      	movlt	r0, r3
 800a12a:	e7a6      	b.n	800a07a <_printf_i+0x15e>
 800a12c:	2301      	movs	r3, #1
 800a12e:	4632      	mov	r2, r6
 800a130:	4649      	mov	r1, r9
 800a132:	4640      	mov	r0, r8
 800a134:	47d0      	blx	sl
 800a136:	3001      	adds	r0, #1
 800a138:	d09d      	beq.n	800a076 <_printf_i+0x15a>
 800a13a:	3501      	adds	r5, #1
 800a13c:	68e3      	ldr	r3, [r4, #12]
 800a13e:	9903      	ldr	r1, [sp, #12]
 800a140:	1a5b      	subs	r3, r3, r1
 800a142:	42ab      	cmp	r3, r5
 800a144:	dcf2      	bgt.n	800a12c <_printf_i+0x210>
 800a146:	e7eb      	b.n	800a120 <_printf_i+0x204>
 800a148:	2500      	movs	r5, #0
 800a14a:	f104 0619 	add.w	r6, r4, #25
 800a14e:	e7f5      	b.n	800a13c <_printf_i+0x220>
 800a150:	0800ed3e 	.word	0x0800ed3e
 800a154:	0800ed4f 	.word	0x0800ed4f

0800a158 <_scanf_float>:
 800a158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	b087      	sub	sp, #28
 800a15e:	9303      	str	r3, [sp, #12]
 800a160:	688b      	ldr	r3, [r1, #8]
 800a162:	4691      	mov	r9, r2
 800a164:	1e5a      	subs	r2, r3, #1
 800a166:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a16a:	bf82      	ittt	hi
 800a16c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a170:	eb03 0b05 	addhi.w	fp, r3, r5
 800a174:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a178:	460a      	mov	r2, r1
 800a17a:	f04f 0500 	mov.w	r5, #0
 800a17e:	bf88      	it	hi
 800a180:	608b      	strhi	r3, [r1, #8]
 800a182:	680b      	ldr	r3, [r1, #0]
 800a184:	4680      	mov	r8, r0
 800a186:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a18a:	f842 3b1c 	str.w	r3, [r2], #28
 800a18e:	460c      	mov	r4, r1
 800a190:	bf98      	it	ls
 800a192:	f04f 0b00 	movls.w	fp, #0
 800a196:	4616      	mov	r6, r2
 800a198:	46aa      	mov	sl, r5
 800a19a:	462f      	mov	r7, r5
 800a19c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a1a0:	9201      	str	r2, [sp, #4]
 800a1a2:	9502      	str	r5, [sp, #8]
 800a1a4:	68a2      	ldr	r2, [r4, #8]
 800a1a6:	b15a      	cbz	r2, 800a1c0 <_scanf_float+0x68>
 800a1a8:	f8d9 3000 	ldr.w	r3, [r9]
 800a1ac:	781b      	ldrb	r3, [r3, #0]
 800a1ae:	2b4e      	cmp	r3, #78	@ 0x4e
 800a1b0:	d862      	bhi.n	800a278 <_scanf_float+0x120>
 800a1b2:	2b40      	cmp	r3, #64	@ 0x40
 800a1b4:	d83a      	bhi.n	800a22c <_scanf_float+0xd4>
 800a1b6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a1ba:	b2c8      	uxtb	r0, r1
 800a1bc:	280e      	cmp	r0, #14
 800a1be:	d938      	bls.n	800a232 <_scanf_float+0xda>
 800a1c0:	b11f      	cbz	r7, 800a1ca <_scanf_float+0x72>
 800a1c2:	6823      	ldr	r3, [r4, #0]
 800a1c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1ce:	f1ba 0f01 	cmp.w	sl, #1
 800a1d2:	f200 8114 	bhi.w	800a3fe <_scanf_float+0x2a6>
 800a1d6:	9b01      	ldr	r3, [sp, #4]
 800a1d8:	429e      	cmp	r6, r3
 800a1da:	f200 8105 	bhi.w	800a3e8 <_scanf_float+0x290>
 800a1de:	2001      	movs	r0, #1
 800a1e0:	b007      	add	sp, #28
 800a1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a1ea:	2a0d      	cmp	r2, #13
 800a1ec:	d8e8      	bhi.n	800a1c0 <_scanf_float+0x68>
 800a1ee:	a101      	add	r1, pc, #4	@ (adr r1, 800a1f4 <_scanf_float+0x9c>)
 800a1f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a1f4:	0800a33d 	.word	0x0800a33d
 800a1f8:	0800a1c1 	.word	0x0800a1c1
 800a1fc:	0800a1c1 	.word	0x0800a1c1
 800a200:	0800a1c1 	.word	0x0800a1c1
 800a204:	0800a399 	.word	0x0800a399
 800a208:	0800a373 	.word	0x0800a373
 800a20c:	0800a1c1 	.word	0x0800a1c1
 800a210:	0800a1c1 	.word	0x0800a1c1
 800a214:	0800a34b 	.word	0x0800a34b
 800a218:	0800a1c1 	.word	0x0800a1c1
 800a21c:	0800a1c1 	.word	0x0800a1c1
 800a220:	0800a1c1 	.word	0x0800a1c1
 800a224:	0800a1c1 	.word	0x0800a1c1
 800a228:	0800a307 	.word	0x0800a307
 800a22c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a230:	e7db      	b.n	800a1ea <_scanf_float+0x92>
 800a232:	290e      	cmp	r1, #14
 800a234:	d8c4      	bhi.n	800a1c0 <_scanf_float+0x68>
 800a236:	a001      	add	r0, pc, #4	@ (adr r0, 800a23c <_scanf_float+0xe4>)
 800a238:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a23c:	0800a2f7 	.word	0x0800a2f7
 800a240:	0800a1c1 	.word	0x0800a1c1
 800a244:	0800a2f7 	.word	0x0800a2f7
 800a248:	0800a387 	.word	0x0800a387
 800a24c:	0800a1c1 	.word	0x0800a1c1
 800a250:	0800a299 	.word	0x0800a299
 800a254:	0800a2dd 	.word	0x0800a2dd
 800a258:	0800a2dd 	.word	0x0800a2dd
 800a25c:	0800a2dd 	.word	0x0800a2dd
 800a260:	0800a2dd 	.word	0x0800a2dd
 800a264:	0800a2dd 	.word	0x0800a2dd
 800a268:	0800a2dd 	.word	0x0800a2dd
 800a26c:	0800a2dd 	.word	0x0800a2dd
 800a270:	0800a2dd 	.word	0x0800a2dd
 800a274:	0800a2dd 	.word	0x0800a2dd
 800a278:	2b6e      	cmp	r3, #110	@ 0x6e
 800a27a:	d809      	bhi.n	800a290 <_scanf_float+0x138>
 800a27c:	2b60      	cmp	r3, #96	@ 0x60
 800a27e:	d8b2      	bhi.n	800a1e6 <_scanf_float+0x8e>
 800a280:	2b54      	cmp	r3, #84	@ 0x54
 800a282:	d07b      	beq.n	800a37c <_scanf_float+0x224>
 800a284:	2b59      	cmp	r3, #89	@ 0x59
 800a286:	d19b      	bne.n	800a1c0 <_scanf_float+0x68>
 800a288:	2d07      	cmp	r5, #7
 800a28a:	d199      	bne.n	800a1c0 <_scanf_float+0x68>
 800a28c:	2508      	movs	r5, #8
 800a28e:	e02f      	b.n	800a2f0 <_scanf_float+0x198>
 800a290:	2b74      	cmp	r3, #116	@ 0x74
 800a292:	d073      	beq.n	800a37c <_scanf_float+0x224>
 800a294:	2b79      	cmp	r3, #121	@ 0x79
 800a296:	e7f6      	b.n	800a286 <_scanf_float+0x12e>
 800a298:	6821      	ldr	r1, [r4, #0]
 800a29a:	05c8      	lsls	r0, r1, #23
 800a29c:	d51e      	bpl.n	800a2dc <_scanf_float+0x184>
 800a29e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a2a2:	6021      	str	r1, [r4, #0]
 800a2a4:	3701      	adds	r7, #1
 800a2a6:	f1bb 0f00 	cmp.w	fp, #0
 800a2aa:	d003      	beq.n	800a2b4 <_scanf_float+0x15c>
 800a2ac:	3201      	adds	r2, #1
 800a2ae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a2b2:	60a2      	str	r2, [r4, #8]
 800a2b4:	68a3      	ldr	r3, [r4, #8]
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	60a3      	str	r3, [r4, #8]
 800a2ba:	6923      	ldr	r3, [r4, #16]
 800a2bc:	3301      	adds	r3, #1
 800a2be:	6123      	str	r3, [r4, #16]
 800a2c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f8c9 3004 	str.w	r3, [r9, #4]
 800a2cc:	f340 8083 	ble.w	800a3d6 <_scanf_float+0x27e>
 800a2d0:	f8d9 3000 	ldr.w	r3, [r9]
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	f8c9 3000 	str.w	r3, [r9]
 800a2da:	e763      	b.n	800a1a4 <_scanf_float+0x4c>
 800a2dc:	eb1a 0105 	adds.w	r1, sl, r5
 800a2e0:	f47f af6e 	bne.w	800a1c0 <_scanf_float+0x68>
 800a2e4:	460d      	mov	r5, r1
 800a2e6:	468a      	mov	sl, r1
 800a2e8:	6822      	ldr	r2, [r4, #0]
 800a2ea:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a2ee:	6022      	str	r2, [r4, #0]
 800a2f0:	f806 3b01 	strb.w	r3, [r6], #1
 800a2f4:	e7de      	b.n	800a2b4 <_scanf_float+0x15c>
 800a2f6:	6822      	ldr	r2, [r4, #0]
 800a2f8:	0610      	lsls	r0, r2, #24
 800a2fa:	f57f af61 	bpl.w	800a1c0 <_scanf_float+0x68>
 800a2fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a302:	6022      	str	r2, [r4, #0]
 800a304:	e7f4      	b.n	800a2f0 <_scanf_float+0x198>
 800a306:	f1ba 0f00 	cmp.w	sl, #0
 800a30a:	d10c      	bne.n	800a326 <_scanf_float+0x1ce>
 800a30c:	b977      	cbnz	r7, 800a32c <_scanf_float+0x1d4>
 800a30e:	6822      	ldr	r2, [r4, #0]
 800a310:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a314:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a318:	d108      	bne.n	800a32c <_scanf_float+0x1d4>
 800a31a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a31e:	f04f 0a01 	mov.w	sl, #1
 800a322:	6022      	str	r2, [r4, #0]
 800a324:	e7e4      	b.n	800a2f0 <_scanf_float+0x198>
 800a326:	f1ba 0f02 	cmp.w	sl, #2
 800a32a:	d051      	beq.n	800a3d0 <_scanf_float+0x278>
 800a32c:	2d01      	cmp	r5, #1
 800a32e:	d002      	beq.n	800a336 <_scanf_float+0x1de>
 800a330:	2d04      	cmp	r5, #4
 800a332:	f47f af45 	bne.w	800a1c0 <_scanf_float+0x68>
 800a336:	3501      	adds	r5, #1
 800a338:	b2ed      	uxtb	r5, r5
 800a33a:	e7d9      	b.n	800a2f0 <_scanf_float+0x198>
 800a33c:	f1ba 0f01 	cmp.w	sl, #1
 800a340:	f47f af3e 	bne.w	800a1c0 <_scanf_float+0x68>
 800a344:	f04f 0a02 	mov.w	sl, #2
 800a348:	e7d2      	b.n	800a2f0 <_scanf_float+0x198>
 800a34a:	b975      	cbnz	r5, 800a36a <_scanf_float+0x212>
 800a34c:	2f00      	cmp	r7, #0
 800a34e:	f47f af38 	bne.w	800a1c2 <_scanf_float+0x6a>
 800a352:	6822      	ldr	r2, [r4, #0]
 800a354:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a358:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a35c:	f040 80ff 	bne.w	800a55e <_scanf_float+0x406>
 800a360:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a364:	2501      	movs	r5, #1
 800a366:	6022      	str	r2, [r4, #0]
 800a368:	e7c2      	b.n	800a2f0 <_scanf_float+0x198>
 800a36a:	2d03      	cmp	r5, #3
 800a36c:	d0e3      	beq.n	800a336 <_scanf_float+0x1de>
 800a36e:	2d05      	cmp	r5, #5
 800a370:	e7df      	b.n	800a332 <_scanf_float+0x1da>
 800a372:	2d02      	cmp	r5, #2
 800a374:	f47f af24 	bne.w	800a1c0 <_scanf_float+0x68>
 800a378:	2503      	movs	r5, #3
 800a37a:	e7b9      	b.n	800a2f0 <_scanf_float+0x198>
 800a37c:	2d06      	cmp	r5, #6
 800a37e:	f47f af1f 	bne.w	800a1c0 <_scanf_float+0x68>
 800a382:	2507      	movs	r5, #7
 800a384:	e7b4      	b.n	800a2f0 <_scanf_float+0x198>
 800a386:	6822      	ldr	r2, [r4, #0]
 800a388:	0591      	lsls	r1, r2, #22
 800a38a:	f57f af19 	bpl.w	800a1c0 <_scanf_float+0x68>
 800a38e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a392:	6022      	str	r2, [r4, #0]
 800a394:	9702      	str	r7, [sp, #8]
 800a396:	e7ab      	b.n	800a2f0 <_scanf_float+0x198>
 800a398:	6822      	ldr	r2, [r4, #0]
 800a39a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a39e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a3a2:	d005      	beq.n	800a3b0 <_scanf_float+0x258>
 800a3a4:	0550      	lsls	r0, r2, #21
 800a3a6:	f57f af0b 	bpl.w	800a1c0 <_scanf_float+0x68>
 800a3aa:	2f00      	cmp	r7, #0
 800a3ac:	f000 80d7 	beq.w	800a55e <_scanf_float+0x406>
 800a3b0:	0591      	lsls	r1, r2, #22
 800a3b2:	bf58      	it	pl
 800a3b4:	9902      	ldrpl	r1, [sp, #8]
 800a3b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3ba:	bf58      	it	pl
 800a3bc:	1a79      	subpl	r1, r7, r1
 800a3be:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a3c2:	f04f 0700 	mov.w	r7, #0
 800a3c6:	bf58      	it	pl
 800a3c8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a3cc:	6022      	str	r2, [r4, #0]
 800a3ce:	e78f      	b.n	800a2f0 <_scanf_float+0x198>
 800a3d0:	f04f 0a03 	mov.w	sl, #3
 800a3d4:	e78c      	b.n	800a2f0 <_scanf_float+0x198>
 800a3d6:	4649      	mov	r1, r9
 800a3d8:	4640      	mov	r0, r8
 800a3da:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a3de:	4798      	blx	r3
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	f43f aedf 	beq.w	800a1a4 <_scanf_float+0x4c>
 800a3e6:	e6eb      	b.n	800a1c0 <_scanf_float+0x68>
 800a3e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3ec:	464a      	mov	r2, r9
 800a3ee:	4640      	mov	r0, r8
 800a3f0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a3f4:	4798      	blx	r3
 800a3f6:	6923      	ldr	r3, [r4, #16]
 800a3f8:	3b01      	subs	r3, #1
 800a3fa:	6123      	str	r3, [r4, #16]
 800a3fc:	e6eb      	b.n	800a1d6 <_scanf_float+0x7e>
 800a3fe:	1e6b      	subs	r3, r5, #1
 800a400:	2b06      	cmp	r3, #6
 800a402:	d824      	bhi.n	800a44e <_scanf_float+0x2f6>
 800a404:	2d02      	cmp	r5, #2
 800a406:	d836      	bhi.n	800a476 <_scanf_float+0x31e>
 800a408:	9b01      	ldr	r3, [sp, #4]
 800a40a:	429e      	cmp	r6, r3
 800a40c:	f67f aee7 	bls.w	800a1de <_scanf_float+0x86>
 800a410:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a414:	464a      	mov	r2, r9
 800a416:	4640      	mov	r0, r8
 800a418:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a41c:	4798      	blx	r3
 800a41e:	6923      	ldr	r3, [r4, #16]
 800a420:	3b01      	subs	r3, #1
 800a422:	6123      	str	r3, [r4, #16]
 800a424:	e7f0      	b.n	800a408 <_scanf_float+0x2b0>
 800a426:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a42a:	464a      	mov	r2, r9
 800a42c:	4640      	mov	r0, r8
 800a42e:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a432:	4798      	blx	r3
 800a434:	6923      	ldr	r3, [r4, #16]
 800a436:	3b01      	subs	r3, #1
 800a438:	6123      	str	r3, [r4, #16]
 800a43a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a43e:	fa5f fa8a 	uxtb.w	sl, sl
 800a442:	f1ba 0f02 	cmp.w	sl, #2
 800a446:	d1ee      	bne.n	800a426 <_scanf_float+0x2ce>
 800a448:	3d03      	subs	r5, #3
 800a44a:	b2ed      	uxtb	r5, r5
 800a44c:	1b76      	subs	r6, r6, r5
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	05da      	lsls	r2, r3, #23
 800a452:	d530      	bpl.n	800a4b6 <_scanf_float+0x35e>
 800a454:	055b      	lsls	r3, r3, #21
 800a456:	d511      	bpl.n	800a47c <_scanf_float+0x324>
 800a458:	9b01      	ldr	r3, [sp, #4]
 800a45a:	429e      	cmp	r6, r3
 800a45c:	f67f aebf 	bls.w	800a1de <_scanf_float+0x86>
 800a460:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a464:	464a      	mov	r2, r9
 800a466:	4640      	mov	r0, r8
 800a468:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a46c:	4798      	blx	r3
 800a46e:	6923      	ldr	r3, [r4, #16]
 800a470:	3b01      	subs	r3, #1
 800a472:	6123      	str	r3, [r4, #16]
 800a474:	e7f0      	b.n	800a458 <_scanf_float+0x300>
 800a476:	46aa      	mov	sl, r5
 800a478:	46b3      	mov	fp, r6
 800a47a:	e7de      	b.n	800a43a <_scanf_float+0x2e2>
 800a47c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a480:	6923      	ldr	r3, [r4, #16]
 800a482:	2965      	cmp	r1, #101	@ 0x65
 800a484:	f103 33ff 	add.w	r3, r3, #4294967295
 800a488:	f106 35ff 	add.w	r5, r6, #4294967295
 800a48c:	6123      	str	r3, [r4, #16]
 800a48e:	d00c      	beq.n	800a4aa <_scanf_float+0x352>
 800a490:	2945      	cmp	r1, #69	@ 0x45
 800a492:	d00a      	beq.n	800a4aa <_scanf_float+0x352>
 800a494:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a498:	464a      	mov	r2, r9
 800a49a:	4640      	mov	r0, r8
 800a49c:	4798      	blx	r3
 800a49e:	6923      	ldr	r3, [r4, #16]
 800a4a0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a4a4:	3b01      	subs	r3, #1
 800a4a6:	1eb5      	subs	r5, r6, #2
 800a4a8:	6123      	str	r3, [r4, #16]
 800a4aa:	464a      	mov	r2, r9
 800a4ac:	4640      	mov	r0, r8
 800a4ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4b2:	4798      	blx	r3
 800a4b4:	462e      	mov	r6, r5
 800a4b6:	6822      	ldr	r2, [r4, #0]
 800a4b8:	f012 0210 	ands.w	r2, r2, #16
 800a4bc:	d001      	beq.n	800a4c2 <_scanf_float+0x36a>
 800a4be:	2000      	movs	r0, #0
 800a4c0:	e68e      	b.n	800a1e0 <_scanf_float+0x88>
 800a4c2:	7032      	strb	r2, [r6, #0]
 800a4c4:	6823      	ldr	r3, [r4, #0]
 800a4c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a4ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a4ce:	d125      	bne.n	800a51c <_scanf_float+0x3c4>
 800a4d0:	9b02      	ldr	r3, [sp, #8]
 800a4d2:	429f      	cmp	r7, r3
 800a4d4:	d00a      	beq.n	800a4ec <_scanf_float+0x394>
 800a4d6:	1bda      	subs	r2, r3, r7
 800a4d8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a4dc:	429e      	cmp	r6, r3
 800a4de:	bf28      	it	cs
 800a4e0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a4e4:	4630      	mov	r0, r6
 800a4e6:	491f      	ldr	r1, [pc, #124]	@ (800a564 <_scanf_float+0x40c>)
 800a4e8:	f000 fa38 	bl	800a95c <siprintf>
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	4640      	mov	r0, r8
 800a4f0:	9901      	ldr	r1, [sp, #4]
 800a4f2:	f002 fe0d 	bl	800d110 <_strtod_r>
 800a4f6:	9b03      	ldr	r3, [sp, #12]
 800a4f8:	6825      	ldr	r5, [r4, #0]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f015 0f02 	tst.w	r5, #2
 800a500:	4606      	mov	r6, r0
 800a502:	460f      	mov	r7, r1
 800a504:	f103 0204 	add.w	r2, r3, #4
 800a508:	d015      	beq.n	800a536 <_scanf_float+0x3de>
 800a50a:	9903      	ldr	r1, [sp, #12]
 800a50c:	600a      	str	r2, [r1, #0]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	e9c3 6700 	strd	r6, r7, [r3]
 800a514:	68e3      	ldr	r3, [r4, #12]
 800a516:	3301      	adds	r3, #1
 800a518:	60e3      	str	r3, [r4, #12]
 800a51a:	e7d0      	b.n	800a4be <_scanf_float+0x366>
 800a51c:	9b04      	ldr	r3, [sp, #16]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d0e4      	beq.n	800a4ec <_scanf_float+0x394>
 800a522:	9905      	ldr	r1, [sp, #20]
 800a524:	230a      	movs	r3, #10
 800a526:	4640      	mov	r0, r8
 800a528:	3101      	adds	r1, #1
 800a52a:	f002 fe71 	bl	800d210 <_strtol_r>
 800a52e:	9b04      	ldr	r3, [sp, #16]
 800a530:	9e05      	ldr	r6, [sp, #20]
 800a532:	1ac2      	subs	r2, r0, r3
 800a534:	e7d0      	b.n	800a4d8 <_scanf_float+0x380>
 800a536:	076d      	lsls	r5, r5, #29
 800a538:	d4e7      	bmi.n	800a50a <_scanf_float+0x3b2>
 800a53a:	9d03      	ldr	r5, [sp, #12]
 800a53c:	602a      	str	r2, [r5, #0]
 800a53e:	681d      	ldr	r5, [r3, #0]
 800a540:	4602      	mov	r2, r0
 800a542:	460b      	mov	r3, r1
 800a544:	f7f6 fa62 	bl	8000a0c <__aeabi_dcmpun>
 800a548:	b120      	cbz	r0, 800a554 <_scanf_float+0x3fc>
 800a54a:	4807      	ldr	r0, [pc, #28]	@ (800a568 <_scanf_float+0x410>)
 800a54c:	f000 fbe0 	bl	800ad10 <nanf>
 800a550:	6028      	str	r0, [r5, #0]
 800a552:	e7df      	b.n	800a514 <_scanf_float+0x3bc>
 800a554:	4630      	mov	r0, r6
 800a556:	4639      	mov	r1, r7
 800a558:	f7f6 fab6 	bl	8000ac8 <__aeabi_d2f>
 800a55c:	e7f8      	b.n	800a550 <_scanf_float+0x3f8>
 800a55e:	2700      	movs	r7, #0
 800a560:	e633      	b.n	800a1ca <_scanf_float+0x72>
 800a562:	bf00      	nop
 800a564:	0800ed60 	.word	0x0800ed60
 800a568:	0800ed2d 	.word	0x0800ed2d

0800a56c <std>:
 800a56c:	2300      	movs	r3, #0
 800a56e:	b510      	push	{r4, lr}
 800a570:	4604      	mov	r4, r0
 800a572:	e9c0 3300 	strd	r3, r3, [r0]
 800a576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a57a:	6083      	str	r3, [r0, #8]
 800a57c:	8181      	strh	r1, [r0, #12]
 800a57e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a580:	81c2      	strh	r2, [r0, #14]
 800a582:	6183      	str	r3, [r0, #24]
 800a584:	4619      	mov	r1, r3
 800a586:	2208      	movs	r2, #8
 800a588:	305c      	adds	r0, #92	@ 0x5c
 800a58a:	f000 fb0f 	bl	800abac <memset>
 800a58e:	4b0d      	ldr	r3, [pc, #52]	@ (800a5c4 <std+0x58>)
 800a590:	6224      	str	r4, [r4, #32]
 800a592:	6263      	str	r3, [r4, #36]	@ 0x24
 800a594:	4b0c      	ldr	r3, [pc, #48]	@ (800a5c8 <std+0x5c>)
 800a596:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a598:	4b0c      	ldr	r3, [pc, #48]	@ (800a5cc <std+0x60>)
 800a59a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a59c:	4b0c      	ldr	r3, [pc, #48]	@ (800a5d0 <std+0x64>)
 800a59e:	6323      	str	r3, [r4, #48]	@ 0x30
 800a5a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a5d4 <std+0x68>)
 800a5a2:	429c      	cmp	r4, r3
 800a5a4:	d006      	beq.n	800a5b4 <std+0x48>
 800a5a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5aa:	4294      	cmp	r4, r2
 800a5ac:	d002      	beq.n	800a5b4 <std+0x48>
 800a5ae:	33d0      	adds	r3, #208	@ 0xd0
 800a5b0:	429c      	cmp	r4, r3
 800a5b2:	d105      	bne.n	800a5c0 <std+0x54>
 800a5b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a5b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5bc:	f000 bb88 	b.w	800acd0 <__retarget_lock_init_recursive>
 800a5c0:	bd10      	pop	{r4, pc}
 800a5c2:	bf00      	nop
 800a5c4:	0800a9f9 	.word	0x0800a9f9
 800a5c8:	0800aa1f 	.word	0x0800aa1f
 800a5cc:	0800aa57 	.word	0x0800aa57
 800a5d0:	0800aa7b 	.word	0x0800aa7b
 800a5d4:	20003920 	.word	0x20003920

0800a5d8 <stdio_exit_handler>:
 800a5d8:	4a02      	ldr	r2, [pc, #8]	@ (800a5e4 <stdio_exit_handler+0xc>)
 800a5da:	4903      	ldr	r1, [pc, #12]	@ (800a5e8 <stdio_exit_handler+0x10>)
 800a5dc:	4803      	ldr	r0, [pc, #12]	@ (800a5ec <stdio_exit_handler+0x14>)
 800a5de:	f000 b87b 	b.w	800a6d8 <_fwalk_sglue>
 800a5e2:	bf00      	nop
 800a5e4:	20000018 	.word	0x20000018
 800a5e8:	0800de79 	.word	0x0800de79
 800a5ec:	20000028 	.word	0x20000028

0800a5f0 <cleanup_stdio>:
 800a5f0:	6841      	ldr	r1, [r0, #4]
 800a5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <cleanup_stdio+0x34>)
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	4299      	cmp	r1, r3
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	d001      	beq.n	800a600 <cleanup_stdio+0x10>
 800a5fc:	f003 fc3c 	bl	800de78 <_fflush_r>
 800a600:	68a1      	ldr	r1, [r4, #8]
 800a602:	4b09      	ldr	r3, [pc, #36]	@ (800a628 <cleanup_stdio+0x38>)
 800a604:	4299      	cmp	r1, r3
 800a606:	d002      	beq.n	800a60e <cleanup_stdio+0x1e>
 800a608:	4620      	mov	r0, r4
 800a60a:	f003 fc35 	bl	800de78 <_fflush_r>
 800a60e:	68e1      	ldr	r1, [r4, #12]
 800a610:	4b06      	ldr	r3, [pc, #24]	@ (800a62c <cleanup_stdio+0x3c>)
 800a612:	4299      	cmp	r1, r3
 800a614:	d004      	beq.n	800a620 <cleanup_stdio+0x30>
 800a616:	4620      	mov	r0, r4
 800a618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a61c:	f003 bc2c 	b.w	800de78 <_fflush_r>
 800a620:	bd10      	pop	{r4, pc}
 800a622:	bf00      	nop
 800a624:	20003920 	.word	0x20003920
 800a628:	20003988 	.word	0x20003988
 800a62c:	200039f0 	.word	0x200039f0

0800a630 <global_stdio_init.part.0>:
 800a630:	b510      	push	{r4, lr}
 800a632:	4b0b      	ldr	r3, [pc, #44]	@ (800a660 <global_stdio_init.part.0+0x30>)
 800a634:	4c0b      	ldr	r4, [pc, #44]	@ (800a664 <global_stdio_init.part.0+0x34>)
 800a636:	4a0c      	ldr	r2, [pc, #48]	@ (800a668 <global_stdio_init.part.0+0x38>)
 800a638:	4620      	mov	r0, r4
 800a63a:	601a      	str	r2, [r3, #0]
 800a63c:	2104      	movs	r1, #4
 800a63e:	2200      	movs	r2, #0
 800a640:	f7ff ff94 	bl	800a56c <std>
 800a644:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a648:	2201      	movs	r2, #1
 800a64a:	2109      	movs	r1, #9
 800a64c:	f7ff ff8e 	bl	800a56c <std>
 800a650:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a654:	2202      	movs	r2, #2
 800a656:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a65a:	2112      	movs	r1, #18
 800a65c:	f7ff bf86 	b.w	800a56c <std>
 800a660:	20003a58 	.word	0x20003a58
 800a664:	20003920 	.word	0x20003920
 800a668:	0800a5d9 	.word	0x0800a5d9

0800a66c <__sfp_lock_acquire>:
 800a66c:	4801      	ldr	r0, [pc, #4]	@ (800a674 <__sfp_lock_acquire+0x8>)
 800a66e:	f000 bb30 	b.w	800acd2 <__retarget_lock_acquire_recursive>
 800a672:	bf00      	nop
 800a674:	20003a61 	.word	0x20003a61

0800a678 <__sfp_lock_release>:
 800a678:	4801      	ldr	r0, [pc, #4]	@ (800a680 <__sfp_lock_release+0x8>)
 800a67a:	f000 bb2b 	b.w	800acd4 <__retarget_lock_release_recursive>
 800a67e:	bf00      	nop
 800a680:	20003a61 	.word	0x20003a61

0800a684 <__sinit>:
 800a684:	b510      	push	{r4, lr}
 800a686:	4604      	mov	r4, r0
 800a688:	f7ff fff0 	bl	800a66c <__sfp_lock_acquire>
 800a68c:	6a23      	ldr	r3, [r4, #32]
 800a68e:	b11b      	cbz	r3, 800a698 <__sinit+0x14>
 800a690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a694:	f7ff bff0 	b.w	800a678 <__sfp_lock_release>
 800a698:	4b04      	ldr	r3, [pc, #16]	@ (800a6ac <__sinit+0x28>)
 800a69a:	6223      	str	r3, [r4, #32]
 800a69c:	4b04      	ldr	r3, [pc, #16]	@ (800a6b0 <__sinit+0x2c>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d1f5      	bne.n	800a690 <__sinit+0xc>
 800a6a4:	f7ff ffc4 	bl	800a630 <global_stdio_init.part.0>
 800a6a8:	e7f2      	b.n	800a690 <__sinit+0xc>
 800a6aa:	bf00      	nop
 800a6ac:	0800a5f1 	.word	0x0800a5f1
 800a6b0:	20003a58 	.word	0x20003a58

0800a6b4 <fiprintf>:
 800a6b4:	b40e      	push	{r1, r2, r3}
 800a6b6:	b503      	push	{r0, r1, lr}
 800a6b8:	4601      	mov	r1, r0
 800a6ba:	ab03      	add	r3, sp, #12
 800a6bc:	4805      	ldr	r0, [pc, #20]	@ (800a6d4 <fiprintf+0x20>)
 800a6be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6c2:	6800      	ldr	r0, [r0, #0]
 800a6c4:	9301      	str	r3, [sp, #4]
 800a6c6:	f003 f8f3 	bl	800d8b0 <_vfiprintf_r>
 800a6ca:	b002      	add	sp, #8
 800a6cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6d0:	b003      	add	sp, #12
 800a6d2:	4770      	bx	lr
 800a6d4:	20000024 	.word	0x20000024

0800a6d8 <_fwalk_sglue>:
 800a6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6dc:	4607      	mov	r7, r0
 800a6de:	4688      	mov	r8, r1
 800a6e0:	4614      	mov	r4, r2
 800a6e2:	2600      	movs	r6, #0
 800a6e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6e8:	f1b9 0901 	subs.w	r9, r9, #1
 800a6ec:	d505      	bpl.n	800a6fa <_fwalk_sglue+0x22>
 800a6ee:	6824      	ldr	r4, [r4, #0]
 800a6f0:	2c00      	cmp	r4, #0
 800a6f2:	d1f7      	bne.n	800a6e4 <_fwalk_sglue+0xc>
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6fa:	89ab      	ldrh	r3, [r5, #12]
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	d907      	bls.n	800a710 <_fwalk_sglue+0x38>
 800a700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a704:	3301      	adds	r3, #1
 800a706:	d003      	beq.n	800a710 <_fwalk_sglue+0x38>
 800a708:	4629      	mov	r1, r5
 800a70a:	4638      	mov	r0, r7
 800a70c:	47c0      	blx	r8
 800a70e:	4306      	orrs	r6, r0
 800a710:	3568      	adds	r5, #104	@ 0x68
 800a712:	e7e9      	b.n	800a6e8 <_fwalk_sglue+0x10>

0800a714 <iprintf>:
 800a714:	b40f      	push	{r0, r1, r2, r3}
 800a716:	b507      	push	{r0, r1, r2, lr}
 800a718:	4906      	ldr	r1, [pc, #24]	@ (800a734 <iprintf+0x20>)
 800a71a:	ab04      	add	r3, sp, #16
 800a71c:	6808      	ldr	r0, [r1, #0]
 800a71e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a722:	6881      	ldr	r1, [r0, #8]
 800a724:	9301      	str	r3, [sp, #4]
 800a726:	f003 f8c3 	bl	800d8b0 <_vfiprintf_r>
 800a72a:	b003      	add	sp, #12
 800a72c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a730:	b004      	add	sp, #16
 800a732:	4770      	bx	lr
 800a734:	20000024 	.word	0x20000024

0800a738 <_puts_r>:
 800a738:	6a03      	ldr	r3, [r0, #32]
 800a73a:	b570      	push	{r4, r5, r6, lr}
 800a73c:	4605      	mov	r5, r0
 800a73e:	460e      	mov	r6, r1
 800a740:	6884      	ldr	r4, [r0, #8]
 800a742:	b90b      	cbnz	r3, 800a748 <_puts_r+0x10>
 800a744:	f7ff ff9e 	bl	800a684 <__sinit>
 800a748:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a74a:	07db      	lsls	r3, r3, #31
 800a74c:	d405      	bmi.n	800a75a <_puts_r+0x22>
 800a74e:	89a3      	ldrh	r3, [r4, #12]
 800a750:	0598      	lsls	r0, r3, #22
 800a752:	d402      	bmi.n	800a75a <_puts_r+0x22>
 800a754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a756:	f000 fabc 	bl	800acd2 <__retarget_lock_acquire_recursive>
 800a75a:	89a3      	ldrh	r3, [r4, #12]
 800a75c:	0719      	lsls	r1, r3, #28
 800a75e:	d502      	bpl.n	800a766 <_puts_r+0x2e>
 800a760:	6923      	ldr	r3, [r4, #16]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d135      	bne.n	800a7d2 <_puts_r+0x9a>
 800a766:	4621      	mov	r1, r4
 800a768:	4628      	mov	r0, r5
 800a76a:	f000 f9c9 	bl	800ab00 <__swsetup_r>
 800a76e:	b380      	cbz	r0, 800a7d2 <_puts_r+0x9a>
 800a770:	f04f 35ff 	mov.w	r5, #4294967295
 800a774:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a776:	07da      	lsls	r2, r3, #31
 800a778:	d405      	bmi.n	800a786 <_puts_r+0x4e>
 800a77a:	89a3      	ldrh	r3, [r4, #12]
 800a77c:	059b      	lsls	r3, r3, #22
 800a77e:	d402      	bmi.n	800a786 <_puts_r+0x4e>
 800a780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a782:	f000 faa7 	bl	800acd4 <__retarget_lock_release_recursive>
 800a786:	4628      	mov	r0, r5
 800a788:	bd70      	pop	{r4, r5, r6, pc}
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	da04      	bge.n	800a798 <_puts_r+0x60>
 800a78e:	69a2      	ldr	r2, [r4, #24]
 800a790:	429a      	cmp	r2, r3
 800a792:	dc17      	bgt.n	800a7c4 <_puts_r+0x8c>
 800a794:	290a      	cmp	r1, #10
 800a796:	d015      	beq.n	800a7c4 <_puts_r+0x8c>
 800a798:	6823      	ldr	r3, [r4, #0]
 800a79a:	1c5a      	adds	r2, r3, #1
 800a79c:	6022      	str	r2, [r4, #0]
 800a79e:	7019      	strb	r1, [r3, #0]
 800a7a0:	68a3      	ldr	r3, [r4, #8]
 800a7a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a7a6:	3b01      	subs	r3, #1
 800a7a8:	60a3      	str	r3, [r4, #8]
 800a7aa:	2900      	cmp	r1, #0
 800a7ac:	d1ed      	bne.n	800a78a <_puts_r+0x52>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	da11      	bge.n	800a7d6 <_puts_r+0x9e>
 800a7b2:	4622      	mov	r2, r4
 800a7b4:	210a      	movs	r1, #10
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	f000 f963 	bl	800aa82 <__swbuf_r>
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d0d7      	beq.n	800a770 <_puts_r+0x38>
 800a7c0:	250a      	movs	r5, #10
 800a7c2:	e7d7      	b.n	800a774 <_puts_r+0x3c>
 800a7c4:	4622      	mov	r2, r4
 800a7c6:	4628      	mov	r0, r5
 800a7c8:	f000 f95b 	bl	800aa82 <__swbuf_r>
 800a7cc:	3001      	adds	r0, #1
 800a7ce:	d1e7      	bne.n	800a7a0 <_puts_r+0x68>
 800a7d0:	e7ce      	b.n	800a770 <_puts_r+0x38>
 800a7d2:	3e01      	subs	r6, #1
 800a7d4:	e7e4      	b.n	800a7a0 <_puts_r+0x68>
 800a7d6:	6823      	ldr	r3, [r4, #0]
 800a7d8:	1c5a      	adds	r2, r3, #1
 800a7da:	6022      	str	r2, [r4, #0]
 800a7dc:	220a      	movs	r2, #10
 800a7de:	701a      	strb	r2, [r3, #0]
 800a7e0:	e7ee      	b.n	800a7c0 <_puts_r+0x88>
	...

0800a7e4 <puts>:
 800a7e4:	4b02      	ldr	r3, [pc, #8]	@ (800a7f0 <puts+0xc>)
 800a7e6:	4601      	mov	r1, r0
 800a7e8:	6818      	ldr	r0, [r3, #0]
 800a7ea:	f7ff bfa5 	b.w	800a738 <_puts_r>
 800a7ee:	bf00      	nop
 800a7f0:	20000024 	.word	0x20000024

0800a7f4 <setvbuf>:
 800a7f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a7f8:	461d      	mov	r5, r3
 800a7fa:	4b57      	ldr	r3, [pc, #348]	@ (800a958 <setvbuf+0x164>)
 800a7fc:	4604      	mov	r4, r0
 800a7fe:	681f      	ldr	r7, [r3, #0]
 800a800:	460e      	mov	r6, r1
 800a802:	4690      	mov	r8, r2
 800a804:	b127      	cbz	r7, 800a810 <setvbuf+0x1c>
 800a806:	6a3b      	ldr	r3, [r7, #32]
 800a808:	b913      	cbnz	r3, 800a810 <setvbuf+0x1c>
 800a80a:	4638      	mov	r0, r7
 800a80c:	f7ff ff3a 	bl	800a684 <__sinit>
 800a810:	f1b8 0f02 	cmp.w	r8, #2
 800a814:	d006      	beq.n	800a824 <setvbuf+0x30>
 800a816:	f1b8 0f01 	cmp.w	r8, #1
 800a81a:	f200 809a 	bhi.w	800a952 <setvbuf+0x15e>
 800a81e:	2d00      	cmp	r5, #0
 800a820:	f2c0 8097 	blt.w	800a952 <setvbuf+0x15e>
 800a824:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a826:	07d9      	lsls	r1, r3, #31
 800a828:	d405      	bmi.n	800a836 <setvbuf+0x42>
 800a82a:	89a3      	ldrh	r3, [r4, #12]
 800a82c:	059a      	lsls	r2, r3, #22
 800a82e:	d402      	bmi.n	800a836 <setvbuf+0x42>
 800a830:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a832:	f000 fa4e 	bl	800acd2 <__retarget_lock_acquire_recursive>
 800a836:	4621      	mov	r1, r4
 800a838:	4638      	mov	r0, r7
 800a83a:	f003 fb1d 	bl	800de78 <_fflush_r>
 800a83e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a840:	b141      	cbz	r1, 800a854 <setvbuf+0x60>
 800a842:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a846:	4299      	cmp	r1, r3
 800a848:	d002      	beq.n	800a850 <setvbuf+0x5c>
 800a84a:	4638      	mov	r0, r7
 800a84c:	f001 f8c8 	bl	800b9e0 <_free_r>
 800a850:	2300      	movs	r3, #0
 800a852:	6363      	str	r3, [r4, #52]	@ 0x34
 800a854:	2300      	movs	r3, #0
 800a856:	61a3      	str	r3, [r4, #24]
 800a858:	6063      	str	r3, [r4, #4]
 800a85a:	89a3      	ldrh	r3, [r4, #12]
 800a85c:	061b      	lsls	r3, r3, #24
 800a85e:	d503      	bpl.n	800a868 <setvbuf+0x74>
 800a860:	4638      	mov	r0, r7
 800a862:	6921      	ldr	r1, [r4, #16]
 800a864:	f001 f8bc 	bl	800b9e0 <_free_r>
 800a868:	89a3      	ldrh	r3, [r4, #12]
 800a86a:	f1b8 0f02 	cmp.w	r8, #2
 800a86e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800a872:	f023 0303 	bic.w	r3, r3, #3
 800a876:	81a3      	strh	r3, [r4, #12]
 800a878:	d061      	beq.n	800a93e <setvbuf+0x14a>
 800a87a:	ab01      	add	r3, sp, #4
 800a87c:	466a      	mov	r2, sp
 800a87e:	4621      	mov	r1, r4
 800a880:	4638      	mov	r0, r7
 800a882:	f003 fb21 	bl	800dec8 <__swhatbuf_r>
 800a886:	89a3      	ldrh	r3, [r4, #12]
 800a888:	4318      	orrs	r0, r3
 800a88a:	81a0      	strh	r0, [r4, #12]
 800a88c:	bb2d      	cbnz	r5, 800a8da <setvbuf+0xe6>
 800a88e:	9d00      	ldr	r5, [sp, #0]
 800a890:	4628      	mov	r0, r5
 800a892:	f001 f8ed 	bl	800ba70 <malloc>
 800a896:	4606      	mov	r6, r0
 800a898:	2800      	cmp	r0, #0
 800a89a:	d152      	bne.n	800a942 <setvbuf+0x14e>
 800a89c:	f8dd 9000 	ldr.w	r9, [sp]
 800a8a0:	45a9      	cmp	r9, r5
 800a8a2:	d140      	bne.n	800a926 <setvbuf+0x132>
 800a8a4:	f04f 35ff 	mov.w	r5, #4294967295
 800a8a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8ac:	f043 0202 	orr.w	r2, r3, #2
 800a8b0:	81a2      	strh	r2, [r4, #12]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	60a2      	str	r2, [r4, #8]
 800a8b6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800a8ba:	6022      	str	r2, [r4, #0]
 800a8bc:	6122      	str	r2, [r4, #16]
 800a8be:	2201      	movs	r2, #1
 800a8c0:	6162      	str	r2, [r4, #20]
 800a8c2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a8c4:	07d6      	lsls	r6, r2, #31
 800a8c6:	d404      	bmi.n	800a8d2 <setvbuf+0xde>
 800a8c8:	0598      	lsls	r0, r3, #22
 800a8ca:	d402      	bmi.n	800a8d2 <setvbuf+0xde>
 800a8cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a8ce:	f000 fa01 	bl	800acd4 <__retarget_lock_release_recursive>
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	b003      	add	sp, #12
 800a8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8da:	2e00      	cmp	r6, #0
 800a8dc:	d0d8      	beq.n	800a890 <setvbuf+0x9c>
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	b913      	cbnz	r3, 800a8e8 <setvbuf+0xf4>
 800a8e2:	4638      	mov	r0, r7
 800a8e4:	f7ff fece 	bl	800a684 <__sinit>
 800a8e8:	f1b8 0f01 	cmp.w	r8, #1
 800a8ec:	bf08      	it	eq
 800a8ee:	89a3      	ldrheq	r3, [r4, #12]
 800a8f0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a8f4:	bf04      	itt	eq
 800a8f6:	f043 0301 	orreq.w	r3, r3, #1
 800a8fa:	81a3      	strheq	r3, [r4, #12]
 800a8fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a900:	6026      	str	r6, [r4, #0]
 800a902:	f013 0208 	ands.w	r2, r3, #8
 800a906:	d01e      	beq.n	800a946 <setvbuf+0x152>
 800a908:	07d9      	lsls	r1, r3, #31
 800a90a:	bf41      	itttt	mi
 800a90c:	2200      	movmi	r2, #0
 800a90e:	426d      	negmi	r5, r5
 800a910:	60a2      	strmi	r2, [r4, #8]
 800a912:	61a5      	strmi	r5, [r4, #24]
 800a914:	bf58      	it	pl
 800a916:	60a5      	strpl	r5, [r4, #8]
 800a918:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a91a:	07d2      	lsls	r2, r2, #31
 800a91c:	d401      	bmi.n	800a922 <setvbuf+0x12e>
 800a91e:	059b      	lsls	r3, r3, #22
 800a920:	d513      	bpl.n	800a94a <setvbuf+0x156>
 800a922:	2500      	movs	r5, #0
 800a924:	e7d5      	b.n	800a8d2 <setvbuf+0xde>
 800a926:	4648      	mov	r0, r9
 800a928:	f001 f8a2 	bl	800ba70 <malloc>
 800a92c:	4606      	mov	r6, r0
 800a92e:	2800      	cmp	r0, #0
 800a930:	d0b8      	beq.n	800a8a4 <setvbuf+0xb0>
 800a932:	89a3      	ldrh	r3, [r4, #12]
 800a934:	464d      	mov	r5, r9
 800a936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a93a:	81a3      	strh	r3, [r4, #12]
 800a93c:	e7cf      	b.n	800a8de <setvbuf+0xea>
 800a93e:	2500      	movs	r5, #0
 800a940:	e7b2      	b.n	800a8a8 <setvbuf+0xb4>
 800a942:	46a9      	mov	r9, r5
 800a944:	e7f5      	b.n	800a932 <setvbuf+0x13e>
 800a946:	60a2      	str	r2, [r4, #8]
 800a948:	e7e6      	b.n	800a918 <setvbuf+0x124>
 800a94a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a94c:	f000 f9c2 	bl	800acd4 <__retarget_lock_release_recursive>
 800a950:	e7e7      	b.n	800a922 <setvbuf+0x12e>
 800a952:	f04f 35ff 	mov.w	r5, #4294967295
 800a956:	e7bc      	b.n	800a8d2 <setvbuf+0xde>
 800a958:	20000024 	.word	0x20000024

0800a95c <siprintf>:
 800a95c:	b40e      	push	{r1, r2, r3}
 800a95e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a962:	b510      	push	{r4, lr}
 800a964:	2400      	movs	r4, #0
 800a966:	b09d      	sub	sp, #116	@ 0x74
 800a968:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a96a:	9002      	str	r0, [sp, #8]
 800a96c:	9006      	str	r0, [sp, #24]
 800a96e:	9107      	str	r1, [sp, #28]
 800a970:	9104      	str	r1, [sp, #16]
 800a972:	4809      	ldr	r0, [pc, #36]	@ (800a998 <siprintf+0x3c>)
 800a974:	4909      	ldr	r1, [pc, #36]	@ (800a99c <siprintf+0x40>)
 800a976:	f853 2b04 	ldr.w	r2, [r3], #4
 800a97a:	9105      	str	r1, [sp, #20]
 800a97c:	6800      	ldr	r0, [r0, #0]
 800a97e:	a902      	add	r1, sp, #8
 800a980:	9301      	str	r3, [sp, #4]
 800a982:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a984:	f002 fca2 	bl	800d2cc <_svfiprintf_r>
 800a988:	9b02      	ldr	r3, [sp, #8]
 800a98a:	701c      	strb	r4, [r3, #0]
 800a98c:	b01d      	add	sp, #116	@ 0x74
 800a98e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a992:	b003      	add	sp, #12
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	20000024 	.word	0x20000024
 800a99c:	ffff0208 	.word	0xffff0208

0800a9a0 <siscanf>:
 800a9a0:	b40e      	push	{r1, r2, r3}
 800a9a2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800a9a6:	b570      	push	{r4, r5, r6, lr}
 800a9a8:	2500      	movs	r5, #0
 800a9aa:	b09d      	sub	sp, #116	@ 0x74
 800a9ac:	ac21      	add	r4, sp, #132	@ 0x84
 800a9ae:	f854 6b04 	ldr.w	r6, [r4], #4
 800a9b2:	f8ad 2014 	strh.w	r2, [sp, #20]
 800a9b6:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a9b8:	9002      	str	r0, [sp, #8]
 800a9ba:	9006      	str	r0, [sp, #24]
 800a9bc:	f7f5 fbc8 	bl	8000150 <strlen>
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f0 <siscanf+0x50>)
 800a9c2:	9003      	str	r0, [sp, #12]
 800a9c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a9ca:	9007      	str	r0, [sp, #28]
 800a9cc:	4809      	ldr	r0, [pc, #36]	@ (800a9f4 <siscanf+0x54>)
 800a9ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a9d2:	4632      	mov	r2, r6
 800a9d4:	4623      	mov	r3, r4
 800a9d6:	a902      	add	r1, sp, #8
 800a9d8:	6800      	ldr	r0, [r0, #0]
 800a9da:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a9dc:	9514      	str	r5, [sp, #80]	@ 0x50
 800a9de:	9401      	str	r4, [sp, #4]
 800a9e0:	f002 fdca 	bl	800d578 <__ssvfiscanf_r>
 800a9e4:	b01d      	add	sp, #116	@ 0x74
 800a9e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a9ea:	b003      	add	sp, #12
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	0800aa1b 	.word	0x0800aa1b
 800a9f4:	20000024 	.word	0x20000024

0800a9f8 <__sread>:
 800a9f8:	b510      	push	{r4, lr}
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa00:	f000 f918 	bl	800ac34 <_read_r>
 800aa04:	2800      	cmp	r0, #0
 800aa06:	bfab      	itete	ge
 800aa08:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa0a:	89a3      	ldrhlt	r3, [r4, #12]
 800aa0c:	181b      	addge	r3, r3, r0
 800aa0e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa12:	bfac      	ite	ge
 800aa14:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa16:	81a3      	strhlt	r3, [r4, #12]
 800aa18:	bd10      	pop	{r4, pc}

0800aa1a <__seofread>:
 800aa1a:	2000      	movs	r0, #0
 800aa1c:	4770      	bx	lr

0800aa1e <__swrite>:
 800aa1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa22:	461f      	mov	r7, r3
 800aa24:	898b      	ldrh	r3, [r1, #12]
 800aa26:	4605      	mov	r5, r0
 800aa28:	05db      	lsls	r3, r3, #23
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	4616      	mov	r6, r2
 800aa2e:	d505      	bpl.n	800aa3c <__swrite+0x1e>
 800aa30:	2302      	movs	r3, #2
 800aa32:	2200      	movs	r2, #0
 800aa34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa38:	f000 f8ea 	bl	800ac10 <_lseek_r>
 800aa3c:	89a3      	ldrh	r3, [r4, #12]
 800aa3e:	4632      	mov	r2, r6
 800aa40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa44:	81a3      	strh	r3, [r4, #12]
 800aa46:	4628      	mov	r0, r5
 800aa48:	463b      	mov	r3, r7
 800aa4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa52:	f000 b901 	b.w	800ac58 <_write_r>

0800aa56 <__sseek>:
 800aa56:	b510      	push	{r4, lr}
 800aa58:	460c      	mov	r4, r1
 800aa5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa5e:	f000 f8d7 	bl	800ac10 <_lseek_r>
 800aa62:	1c43      	adds	r3, r0, #1
 800aa64:	89a3      	ldrh	r3, [r4, #12]
 800aa66:	bf15      	itete	ne
 800aa68:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aa6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aa6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aa72:	81a3      	strheq	r3, [r4, #12]
 800aa74:	bf18      	it	ne
 800aa76:	81a3      	strhne	r3, [r4, #12]
 800aa78:	bd10      	pop	{r4, pc}

0800aa7a <__sclose>:
 800aa7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa7e:	f000 b8b7 	b.w	800abf0 <_close_r>

0800aa82 <__swbuf_r>:
 800aa82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa84:	460e      	mov	r6, r1
 800aa86:	4614      	mov	r4, r2
 800aa88:	4605      	mov	r5, r0
 800aa8a:	b118      	cbz	r0, 800aa94 <__swbuf_r+0x12>
 800aa8c:	6a03      	ldr	r3, [r0, #32]
 800aa8e:	b90b      	cbnz	r3, 800aa94 <__swbuf_r+0x12>
 800aa90:	f7ff fdf8 	bl	800a684 <__sinit>
 800aa94:	69a3      	ldr	r3, [r4, #24]
 800aa96:	60a3      	str	r3, [r4, #8]
 800aa98:	89a3      	ldrh	r3, [r4, #12]
 800aa9a:	071a      	lsls	r2, r3, #28
 800aa9c:	d501      	bpl.n	800aaa2 <__swbuf_r+0x20>
 800aa9e:	6923      	ldr	r3, [r4, #16]
 800aaa0:	b943      	cbnz	r3, 800aab4 <__swbuf_r+0x32>
 800aaa2:	4621      	mov	r1, r4
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	f000 f82b 	bl	800ab00 <__swsetup_r>
 800aaaa:	b118      	cbz	r0, 800aab4 <__swbuf_r+0x32>
 800aaac:	f04f 37ff 	mov.w	r7, #4294967295
 800aab0:	4638      	mov	r0, r7
 800aab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aab4:	6823      	ldr	r3, [r4, #0]
 800aab6:	6922      	ldr	r2, [r4, #16]
 800aab8:	b2f6      	uxtb	r6, r6
 800aaba:	1a98      	subs	r0, r3, r2
 800aabc:	6963      	ldr	r3, [r4, #20]
 800aabe:	4637      	mov	r7, r6
 800aac0:	4283      	cmp	r3, r0
 800aac2:	dc05      	bgt.n	800aad0 <__swbuf_r+0x4e>
 800aac4:	4621      	mov	r1, r4
 800aac6:	4628      	mov	r0, r5
 800aac8:	f003 f9d6 	bl	800de78 <_fflush_r>
 800aacc:	2800      	cmp	r0, #0
 800aace:	d1ed      	bne.n	800aaac <__swbuf_r+0x2a>
 800aad0:	68a3      	ldr	r3, [r4, #8]
 800aad2:	3b01      	subs	r3, #1
 800aad4:	60a3      	str	r3, [r4, #8]
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	1c5a      	adds	r2, r3, #1
 800aada:	6022      	str	r2, [r4, #0]
 800aadc:	701e      	strb	r6, [r3, #0]
 800aade:	6962      	ldr	r2, [r4, #20]
 800aae0:	1c43      	adds	r3, r0, #1
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d004      	beq.n	800aaf0 <__swbuf_r+0x6e>
 800aae6:	89a3      	ldrh	r3, [r4, #12]
 800aae8:	07db      	lsls	r3, r3, #31
 800aaea:	d5e1      	bpl.n	800aab0 <__swbuf_r+0x2e>
 800aaec:	2e0a      	cmp	r6, #10
 800aaee:	d1df      	bne.n	800aab0 <__swbuf_r+0x2e>
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	4628      	mov	r0, r5
 800aaf4:	f003 f9c0 	bl	800de78 <_fflush_r>
 800aaf8:	2800      	cmp	r0, #0
 800aafa:	d0d9      	beq.n	800aab0 <__swbuf_r+0x2e>
 800aafc:	e7d6      	b.n	800aaac <__swbuf_r+0x2a>
	...

0800ab00 <__swsetup_r>:
 800ab00:	b538      	push	{r3, r4, r5, lr}
 800ab02:	4b29      	ldr	r3, [pc, #164]	@ (800aba8 <__swsetup_r+0xa8>)
 800ab04:	4605      	mov	r5, r0
 800ab06:	6818      	ldr	r0, [r3, #0]
 800ab08:	460c      	mov	r4, r1
 800ab0a:	b118      	cbz	r0, 800ab14 <__swsetup_r+0x14>
 800ab0c:	6a03      	ldr	r3, [r0, #32]
 800ab0e:	b90b      	cbnz	r3, 800ab14 <__swsetup_r+0x14>
 800ab10:	f7ff fdb8 	bl	800a684 <__sinit>
 800ab14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab18:	0719      	lsls	r1, r3, #28
 800ab1a:	d422      	bmi.n	800ab62 <__swsetup_r+0x62>
 800ab1c:	06da      	lsls	r2, r3, #27
 800ab1e:	d407      	bmi.n	800ab30 <__swsetup_r+0x30>
 800ab20:	2209      	movs	r2, #9
 800ab22:	602a      	str	r2, [r5, #0]
 800ab24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab28:	f04f 30ff 	mov.w	r0, #4294967295
 800ab2c:	81a3      	strh	r3, [r4, #12]
 800ab2e:	e033      	b.n	800ab98 <__swsetup_r+0x98>
 800ab30:	0758      	lsls	r0, r3, #29
 800ab32:	d512      	bpl.n	800ab5a <__swsetup_r+0x5a>
 800ab34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab36:	b141      	cbz	r1, 800ab4a <__swsetup_r+0x4a>
 800ab38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab3c:	4299      	cmp	r1, r3
 800ab3e:	d002      	beq.n	800ab46 <__swsetup_r+0x46>
 800ab40:	4628      	mov	r0, r5
 800ab42:	f000 ff4d 	bl	800b9e0 <_free_r>
 800ab46:	2300      	movs	r3, #0
 800ab48:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab4a:	89a3      	ldrh	r3, [r4, #12]
 800ab4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab50:	81a3      	strh	r3, [r4, #12]
 800ab52:	2300      	movs	r3, #0
 800ab54:	6063      	str	r3, [r4, #4]
 800ab56:	6923      	ldr	r3, [r4, #16]
 800ab58:	6023      	str	r3, [r4, #0]
 800ab5a:	89a3      	ldrh	r3, [r4, #12]
 800ab5c:	f043 0308 	orr.w	r3, r3, #8
 800ab60:	81a3      	strh	r3, [r4, #12]
 800ab62:	6923      	ldr	r3, [r4, #16]
 800ab64:	b94b      	cbnz	r3, 800ab7a <__swsetup_r+0x7a>
 800ab66:	89a3      	ldrh	r3, [r4, #12]
 800ab68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab70:	d003      	beq.n	800ab7a <__swsetup_r+0x7a>
 800ab72:	4621      	mov	r1, r4
 800ab74:	4628      	mov	r0, r5
 800ab76:	f003 f9cc 	bl	800df12 <__smakebuf_r>
 800ab7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab7e:	f013 0201 	ands.w	r2, r3, #1
 800ab82:	d00a      	beq.n	800ab9a <__swsetup_r+0x9a>
 800ab84:	2200      	movs	r2, #0
 800ab86:	60a2      	str	r2, [r4, #8]
 800ab88:	6962      	ldr	r2, [r4, #20]
 800ab8a:	4252      	negs	r2, r2
 800ab8c:	61a2      	str	r2, [r4, #24]
 800ab8e:	6922      	ldr	r2, [r4, #16]
 800ab90:	b942      	cbnz	r2, 800aba4 <__swsetup_r+0xa4>
 800ab92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ab96:	d1c5      	bne.n	800ab24 <__swsetup_r+0x24>
 800ab98:	bd38      	pop	{r3, r4, r5, pc}
 800ab9a:	0799      	lsls	r1, r3, #30
 800ab9c:	bf58      	it	pl
 800ab9e:	6962      	ldrpl	r2, [r4, #20]
 800aba0:	60a2      	str	r2, [r4, #8]
 800aba2:	e7f4      	b.n	800ab8e <__swsetup_r+0x8e>
 800aba4:	2000      	movs	r0, #0
 800aba6:	e7f7      	b.n	800ab98 <__swsetup_r+0x98>
 800aba8:	20000024 	.word	0x20000024

0800abac <memset>:
 800abac:	4603      	mov	r3, r0
 800abae:	4402      	add	r2, r0
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d100      	bne.n	800abb6 <memset+0xa>
 800abb4:	4770      	bx	lr
 800abb6:	f803 1b01 	strb.w	r1, [r3], #1
 800abba:	e7f9      	b.n	800abb0 <memset+0x4>

0800abbc <strstr>:
 800abbc:	780a      	ldrb	r2, [r1, #0]
 800abbe:	b570      	push	{r4, r5, r6, lr}
 800abc0:	b96a      	cbnz	r2, 800abde <strstr+0x22>
 800abc2:	bd70      	pop	{r4, r5, r6, pc}
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d109      	bne.n	800abdc <strstr+0x20>
 800abc8:	460c      	mov	r4, r1
 800abca:	4605      	mov	r5, r0
 800abcc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d0f6      	beq.n	800abc2 <strstr+0x6>
 800abd4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800abd8:	429e      	cmp	r6, r3
 800abda:	d0f7      	beq.n	800abcc <strstr+0x10>
 800abdc:	3001      	adds	r0, #1
 800abde:	7803      	ldrb	r3, [r0, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1ef      	bne.n	800abc4 <strstr+0x8>
 800abe4:	4618      	mov	r0, r3
 800abe6:	e7ec      	b.n	800abc2 <strstr+0x6>

0800abe8 <_localeconv_r>:
 800abe8:	4800      	ldr	r0, [pc, #0]	@ (800abec <_localeconv_r+0x4>)
 800abea:	4770      	bx	lr
 800abec:	20000164 	.word	0x20000164

0800abf0 <_close_r>:
 800abf0:	b538      	push	{r3, r4, r5, lr}
 800abf2:	2300      	movs	r3, #0
 800abf4:	4d05      	ldr	r5, [pc, #20]	@ (800ac0c <_close_r+0x1c>)
 800abf6:	4604      	mov	r4, r0
 800abf8:	4608      	mov	r0, r1
 800abfa:	602b      	str	r3, [r5, #0]
 800abfc:	f7f7 fa39 	bl	8002072 <_close>
 800ac00:	1c43      	adds	r3, r0, #1
 800ac02:	d102      	bne.n	800ac0a <_close_r+0x1a>
 800ac04:	682b      	ldr	r3, [r5, #0]
 800ac06:	b103      	cbz	r3, 800ac0a <_close_r+0x1a>
 800ac08:	6023      	str	r3, [r4, #0]
 800ac0a:	bd38      	pop	{r3, r4, r5, pc}
 800ac0c:	20003a5c 	.word	0x20003a5c

0800ac10 <_lseek_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	4604      	mov	r4, r0
 800ac14:	4608      	mov	r0, r1
 800ac16:	4611      	mov	r1, r2
 800ac18:	2200      	movs	r2, #0
 800ac1a:	4d05      	ldr	r5, [pc, #20]	@ (800ac30 <_lseek_r+0x20>)
 800ac1c:	602a      	str	r2, [r5, #0]
 800ac1e:	461a      	mov	r2, r3
 800ac20:	f7f7 fa4b 	bl	80020ba <_lseek>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d102      	bne.n	800ac2e <_lseek_r+0x1e>
 800ac28:	682b      	ldr	r3, [r5, #0]
 800ac2a:	b103      	cbz	r3, 800ac2e <_lseek_r+0x1e>
 800ac2c:	6023      	str	r3, [r4, #0]
 800ac2e:	bd38      	pop	{r3, r4, r5, pc}
 800ac30:	20003a5c 	.word	0x20003a5c

0800ac34 <_read_r>:
 800ac34:	b538      	push	{r3, r4, r5, lr}
 800ac36:	4604      	mov	r4, r0
 800ac38:	4608      	mov	r0, r1
 800ac3a:	4611      	mov	r1, r2
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	4d05      	ldr	r5, [pc, #20]	@ (800ac54 <_read_r+0x20>)
 800ac40:	602a      	str	r2, [r5, #0]
 800ac42:	461a      	mov	r2, r3
 800ac44:	f7f7 f9f8 	bl	8002038 <_read>
 800ac48:	1c43      	adds	r3, r0, #1
 800ac4a:	d102      	bne.n	800ac52 <_read_r+0x1e>
 800ac4c:	682b      	ldr	r3, [r5, #0]
 800ac4e:	b103      	cbz	r3, 800ac52 <_read_r+0x1e>
 800ac50:	6023      	str	r3, [r4, #0]
 800ac52:	bd38      	pop	{r3, r4, r5, pc}
 800ac54:	20003a5c 	.word	0x20003a5c

0800ac58 <_write_r>:
 800ac58:	b538      	push	{r3, r4, r5, lr}
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	4611      	mov	r1, r2
 800ac60:	2200      	movs	r2, #0
 800ac62:	4d05      	ldr	r5, [pc, #20]	@ (800ac78 <_write_r+0x20>)
 800ac64:	602a      	str	r2, [r5, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	f7f6 fb02 	bl	8001270 <_write>
 800ac6c:	1c43      	adds	r3, r0, #1
 800ac6e:	d102      	bne.n	800ac76 <_write_r+0x1e>
 800ac70:	682b      	ldr	r3, [r5, #0]
 800ac72:	b103      	cbz	r3, 800ac76 <_write_r+0x1e>
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	bd38      	pop	{r3, r4, r5, pc}
 800ac78:	20003a5c 	.word	0x20003a5c

0800ac7c <__errno>:
 800ac7c:	4b01      	ldr	r3, [pc, #4]	@ (800ac84 <__errno+0x8>)
 800ac7e:	6818      	ldr	r0, [r3, #0]
 800ac80:	4770      	bx	lr
 800ac82:	bf00      	nop
 800ac84:	20000024 	.word	0x20000024

0800ac88 <__libc_init_array>:
 800ac88:	b570      	push	{r4, r5, r6, lr}
 800ac8a:	2600      	movs	r6, #0
 800ac8c:	4d0c      	ldr	r5, [pc, #48]	@ (800acc0 <__libc_init_array+0x38>)
 800ac8e:	4c0d      	ldr	r4, [pc, #52]	@ (800acc4 <__libc_init_array+0x3c>)
 800ac90:	1b64      	subs	r4, r4, r5
 800ac92:	10a4      	asrs	r4, r4, #2
 800ac94:	42a6      	cmp	r6, r4
 800ac96:	d109      	bne.n	800acac <__libc_init_array+0x24>
 800ac98:	f003 fea4 	bl	800e9e4 <_init>
 800ac9c:	2600      	movs	r6, #0
 800ac9e:	4d0a      	ldr	r5, [pc, #40]	@ (800acc8 <__libc_init_array+0x40>)
 800aca0:	4c0a      	ldr	r4, [pc, #40]	@ (800accc <__libc_init_array+0x44>)
 800aca2:	1b64      	subs	r4, r4, r5
 800aca4:	10a4      	asrs	r4, r4, #2
 800aca6:	42a6      	cmp	r6, r4
 800aca8:	d105      	bne.n	800acb6 <__libc_init_array+0x2e>
 800acaa:	bd70      	pop	{r4, r5, r6, pc}
 800acac:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb0:	4798      	blx	r3
 800acb2:	3601      	adds	r6, #1
 800acb4:	e7ee      	b.n	800ac94 <__libc_init_array+0xc>
 800acb6:	f855 3b04 	ldr.w	r3, [r5], #4
 800acba:	4798      	blx	r3
 800acbc:	3601      	adds	r6, #1
 800acbe:	e7f2      	b.n	800aca6 <__libc_init_array+0x1e>
 800acc0:	0800f13c 	.word	0x0800f13c
 800acc4:	0800f13c 	.word	0x0800f13c
 800acc8:	0800f13c 	.word	0x0800f13c
 800accc:	0800f140 	.word	0x0800f140

0800acd0 <__retarget_lock_init_recursive>:
 800acd0:	4770      	bx	lr

0800acd2 <__retarget_lock_acquire_recursive>:
 800acd2:	4770      	bx	lr

0800acd4 <__retarget_lock_release_recursive>:
 800acd4:	4770      	bx	lr

0800acd6 <memchr>:
 800acd6:	4603      	mov	r3, r0
 800acd8:	b510      	push	{r4, lr}
 800acda:	b2c9      	uxtb	r1, r1
 800acdc:	4402      	add	r2, r0
 800acde:	4293      	cmp	r3, r2
 800ace0:	4618      	mov	r0, r3
 800ace2:	d101      	bne.n	800ace8 <memchr+0x12>
 800ace4:	2000      	movs	r0, #0
 800ace6:	e003      	b.n	800acf0 <memchr+0x1a>
 800ace8:	7804      	ldrb	r4, [r0, #0]
 800acea:	3301      	adds	r3, #1
 800acec:	428c      	cmp	r4, r1
 800acee:	d1f6      	bne.n	800acde <memchr+0x8>
 800acf0:	bd10      	pop	{r4, pc}

0800acf2 <memcpy>:
 800acf2:	440a      	add	r2, r1
 800acf4:	4291      	cmp	r1, r2
 800acf6:	f100 33ff 	add.w	r3, r0, #4294967295
 800acfa:	d100      	bne.n	800acfe <memcpy+0xc>
 800acfc:	4770      	bx	lr
 800acfe:	b510      	push	{r4, lr}
 800ad00:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad04:	4291      	cmp	r1, r2
 800ad06:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad0a:	d1f9      	bne.n	800ad00 <memcpy+0xe>
 800ad0c:	bd10      	pop	{r4, pc}
	...

0800ad10 <nanf>:
 800ad10:	4800      	ldr	r0, [pc, #0]	@ (800ad14 <nanf+0x4>)
 800ad12:	4770      	bx	lr
 800ad14:	7fc00000 	.word	0x7fc00000

0800ad18 <abort>:
 800ad18:	2006      	movs	r0, #6
 800ad1a:	b508      	push	{r3, lr}
 800ad1c:	f003 f9fa 	bl	800e114 <raise>
 800ad20:	2001      	movs	r0, #1
 800ad22:	f7f7 f97e 	bl	8002022 <_exit>

0800ad26 <quorem>:
 800ad26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2a:	6903      	ldr	r3, [r0, #16]
 800ad2c:	690c      	ldr	r4, [r1, #16]
 800ad2e:	4607      	mov	r7, r0
 800ad30:	42a3      	cmp	r3, r4
 800ad32:	db7e      	blt.n	800ae32 <quorem+0x10c>
 800ad34:	3c01      	subs	r4, #1
 800ad36:	00a3      	lsls	r3, r4, #2
 800ad38:	f100 0514 	add.w	r5, r0, #20
 800ad3c:	f101 0814 	add.w	r8, r1, #20
 800ad40:	9300      	str	r3, [sp, #0]
 800ad42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad46:	9301      	str	r3, [sp, #4]
 800ad48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad50:	3301      	adds	r3, #1
 800ad52:	429a      	cmp	r2, r3
 800ad54:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad5c:	d32e      	bcc.n	800adbc <quorem+0x96>
 800ad5e:	f04f 0a00 	mov.w	sl, #0
 800ad62:	46c4      	mov	ip, r8
 800ad64:	46ae      	mov	lr, r5
 800ad66:	46d3      	mov	fp, sl
 800ad68:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ad6c:	b298      	uxth	r0, r3
 800ad6e:	fb06 a000 	mla	r0, r6, r0, sl
 800ad72:	0c1b      	lsrs	r3, r3, #16
 800ad74:	0c02      	lsrs	r2, r0, #16
 800ad76:	fb06 2303 	mla	r3, r6, r3, r2
 800ad7a:	f8de 2000 	ldr.w	r2, [lr]
 800ad7e:	b280      	uxth	r0, r0
 800ad80:	b292      	uxth	r2, r2
 800ad82:	1a12      	subs	r2, r2, r0
 800ad84:	445a      	add	r2, fp
 800ad86:	f8de 0000 	ldr.w	r0, [lr]
 800ad8a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ad94:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ad98:	b292      	uxth	r2, r2
 800ad9a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ad9e:	45e1      	cmp	r9, ip
 800ada0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ada4:	f84e 2b04 	str.w	r2, [lr], #4
 800ada8:	d2de      	bcs.n	800ad68 <quorem+0x42>
 800adaa:	9b00      	ldr	r3, [sp, #0]
 800adac:	58eb      	ldr	r3, [r5, r3]
 800adae:	b92b      	cbnz	r3, 800adbc <quorem+0x96>
 800adb0:	9b01      	ldr	r3, [sp, #4]
 800adb2:	3b04      	subs	r3, #4
 800adb4:	429d      	cmp	r5, r3
 800adb6:	461a      	mov	r2, r3
 800adb8:	d32f      	bcc.n	800ae1a <quorem+0xf4>
 800adba:	613c      	str	r4, [r7, #16]
 800adbc:	4638      	mov	r0, r7
 800adbe:	f001 f9c9 	bl	800c154 <__mcmp>
 800adc2:	2800      	cmp	r0, #0
 800adc4:	db25      	blt.n	800ae12 <quorem+0xec>
 800adc6:	4629      	mov	r1, r5
 800adc8:	2000      	movs	r0, #0
 800adca:	f858 2b04 	ldr.w	r2, [r8], #4
 800adce:	f8d1 c000 	ldr.w	ip, [r1]
 800add2:	fa1f fe82 	uxth.w	lr, r2
 800add6:	fa1f f38c 	uxth.w	r3, ip
 800adda:	eba3 030e 	sub.w	r3, r3, lr
 800adde:	4403      	add	r3, r0
 800ade0:	0c12      	lsrs	r2, r2, #16
 800ade2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ade6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800adea:	b29b      	uxth	r3, r3
 800adec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adf0:	45c1      	cmp	r9, r8
 800adf2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800adf6:	f841 3b04 	str.w	r3, [r1], #4
 800adfa:	d2e6      	bcs.n	800adca <quorem+0xa4>
 800adfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae00:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae04:	b922      	cbnz	r2, 800ae10 <quorem+0xea>
 800ae06:	3b04      	subs	r3, #4
 800ae08:	429d      	cmp	r5, r3
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	d30b      	bcc.n	800ae26 <quorem+0x100>
 800ae0e:	613c      	str	r4, [r7, #16]
 800ae10:	3601      	adds	r6, #1
 800ae12:	4630      	mov	r0, r6
 800ae14:	b003      	add	sp, #12
 800ae16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae1a:	6812      	ldr	r2, [r2, #0]
 800ae1c:	3b04      	subs	r3, #4
 800ae1e:	2a00      	cmp	r2, #0
 800ae20:	d1cb      	bne.n	800adba <quorem+0x94>
 800ae22:	3c01      	subs	r4, #1
 800ae24:	e7c6      	b.n	800adb4 <quorem+0x8e>
 800ae26:	6812      	ldr	r2, [r2, #0]
 800ae28:	3b04      	subs	r3, #4
 800ae2a:	2a00      	cmp	r2, #0
 800ae2c:	d1ef      	bne.n	800ae0e <quorem+0xe8>
 800ae2e:	3c01      	subs	r4, #1
 800ae30:	e7ea      	b.n	800ae08 <quorem+0xe2>
 800ae32:	2000      	movs	r0, #0
 800ae34:	e7ee      	b.n	800ae14 <quorem+0xee>
	...

0800ae38 <_dtoa_r>:
 800ae38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae3c:	4614      	mov	r4, r2
 800ae3e:	461d      	mov	r5, r3
 800ae40:	69c7      	ldr	r7, [r0, #28]
 800ae42:	b097      	sub	sp, #92	@ 0x5c
 800ae44:	4681      	mov	r9, r0
 800ae46:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ae4a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800ae4c:	b97f      	cbnz	r7, 800ae6e <_dtoa_r+0x36>
 800ae4e:	2010      	movs	r0, #16
 800ae50:	f000 fe0e 	bl	800ba70 <malloc>
 800ae54:	4602      	mov	r2, r0
 800ae56:	f8c9 001c 	str.w	r0, [r9, #28]
 800ae5a:	b920      	cbnz	r0, 800ae66 <_dtoa_r+0x2e>
 800ae5c:	21ef      	movs	r1, #239	@ 0xef
 800ae5e:	4bac      	ldr	r3, [pc, #688]	@ (800b110 <_dtoa_r+0x2d8>)
 800ae60:	48ac      	ldr	r0, [pc, #688]	@ (800b114 <_dtoa_r+0x2dc>)
 800ae62:	f7fe fd01 	bl	8009868 <__assert_func>
 800ae66:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ae6a:	6007      	str	r7, [r0, #0]
 800ae6c:	60c7      	str	r7, [r0, #12]
 800ae6e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae72:	6819      	ldr	r1, [r3, #0]
 800ae74:	b159      	cbz	r1, 800ae8e <_dtoa_r+0x56>
 800ae76:	685a      	ldr	r2, [r3, #4]
 800ae78:	2301      	movs	r3, #1
 800ae7a:	4093      	lsls	r3, r2
 800ae7c:	604a      	str	r2, [r1, #4]
 800ae7e:	608b      	str	r3, [r1, #8]
 800ae80:	4648      	mov	r0, r9
 800ae82:	f000 feeb 	bl	800bc5c <_Bfree>
 800ae86:	2200      	movs	r2, #0
 800ae88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae8c:	601a      	str	r2, [r3, #0]
 800ae8e:	1e2b      	subs	r3, r5, #0
 800ae90:	bfaf      	iteee	ge
 800ae92:	2300      	movge	r3, #0
 800ae94:	2201      	movlt	r2, #1
 800ae96:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ae9a:	9307      	strlt	r3, [sp, #28]
 800ae9c:	bfa8      	it	ge
 800ae9e:	6033      	strge	r3, [r6, #0]
 800aea0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800aea4:	4b9c      	ldr	r3, [pc, #624]	@ (800b118 <_dtoa_r+0x2e0>)
 800aea6:	bfb8      	it	lt
 800aea8:	6032      	strlt	r2, [r6, #0]
 800aeaa:	ea33 0308 	bics.w	r3, r3, r8
 800aeae:	d112      	bne.n	800aed6 <_dtoa_r+0x9e>
 800aeb0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aeb4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aeb6:	6013      	str	r3, [r2, #0]
 800aeb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800aebc:	4323      	orrs	r3, r4
 800aebe:	f000 855e 	beq.w	800b97e <_dtoa_r+0xb46>
 800aec2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aec4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b11c <_dtoa_r+0x2e4>
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	f000 8560 	beq.w	800b98e <_dtoa_r+0xb56>
 800aece:	f10a 0303 	add.w	r3, sl, #3
 800aed2:	f000 bd5a 	b.w	800b98a <_dtoa_r+0xb52>
 800aed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aeda:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800aede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aee2:	2200      	movs	r2, #0
 800aee4:	2300      	movs	r3, #0
 800aee6:	f7f5 fd5f 	bl	80009a8 <__aeabi_dcmpeq>
 800aeea:	4607      	mov	r7, r0
 800aeec:	b158      	cbz	r0, 800af06 <_dtoa_r+0xce>
 800aeee:	2301      	movs	r3, #1
 800aef0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aef2:	6013      	str	r3, [r2, #0]
 800aef4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aef6:	b113      	cbz	r3, 800aefe <_dtoa_r+0xc6>
 800aef8:	4b89      	ldr	r3, [pc, #548]	@ (800b120 <_dtoa_r+0x2e8>)
 800aefa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800b124 <_dtoa_r+0x2ec>
 800af02:	f000 bd44 	b.w	800b98e <_dtoa_r+0xb56>
 800af06:	ab14      	add	r3, sp, #80	@ 0x50
 800af08:	9301      	str	r3, [sp, #4]
 800af0a:	ab15      	add	r3, sp, #84	@ 0x54
 800af0c:	9300      	str	r3, [sp, #0]
 800af0e:	4648      	mov	r0, r9
 800af10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800af14:	f001 fa36 	bl	800c384 <__d2b>
 800af18:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800af1c:	9003      	str	r0, [sp, #12]
 800af1e:	2e00      	cmp	r6, #0
 800af20:	d078      	beq.n	800b014 <_dtoa_r+0x1dc>
 800af22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af28:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800af2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af30:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800af34:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800af38:	9712      	str	r7, [sp, #72]	@ 0x48
 800af3a:	4619      	mov	r1, r3
 800af3c:	2200      	movs	r2, #0
 800af3e:	4b7a      	ldr	r3, [pc, #488]	@ (800b128 <_dtoa_r+0x2f0>)
 800af40:	f7f5 f912 	bl	8000168 <__aeabi_dsub>
 800af44:	a36c      	add	r3, pc, #432	@ (adr r3, 800b0f8 <_dtoa_r+0x2c0>)
 800af46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4a:	f7f5 fac5 	bl	80004d8 <__aeabi_dmul>
 800af4e:	a36c      	add	r3, pc, #432	@ (adr r3, 800b100 <_dtoa_r+0x2c8>)
 800af50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af54:	f7f5 f90a 	bl	800016c <__adddf3>
 800af58:	4604      	mov	r4, r0
 800af5a:	4630      	mov	r0, r6
 800af5c:	460d      	mov	r5, r1
 800af5e:	f7f5 fa51 	bl	8000404 <__aeabi_i2d>
 800af62:	a369      	add	r3, pc, #420	@ (adr r3, 800b108 <_dtoa_r+0x2d0>)
 800af64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af68:	f7f5 fab6 	bl	80004d8 <__aeabi_dmul>
 800af6c:	4602      	mov	r2, r0
 800af6e:	460b      	mov	r3, r1
 800af70:	4620      	mov	r0, r4
 800af72:	4629      	mov	r1, r5
 800af74:	f7f5 f8fa 	bl	800016c <__adddf3>
 800af78:	4604      	mov	r4, r0
 800af7a:	460d      	mov	r5, r1
 800af7c:	f7f5 fd5c 	bl	8000a38 <__aeabi_d2iz>
 800af80:	2200      	movs	r2, #0
 800af82:	4607      	mov	r7, r0
 800af84:	2300      	movs	r3, #0
 800af86:	4620      	mov	r0, r4
 800af88:	4629      	mov	r1, r5
 800af8a:	f7f5 fd17 	bl	80009bc <__aeabi_dcmplt>
 800af8e:	b140      	cbz	r0, 800afa2 <_dtoa_r+0x16a>
 800af90:	4638      	mov	r0, r7
 800af92:	f7f5 fa37 	bl	8000404 <__aeabi_i2d>
 800af96:	4622      	mov	r2, r4
 800af98:	462b      	mov	r3, r5
 800af9a:	f7f5 fd05 	bl	80009a8 <__aeabi_dcmpeq>
 800af9e:	b900      	cbnz	r0, 800afa2 <_dtoa_r+0x16a>
 800afa0:	3f01      	subs	r7, #1
 800afa2:	2f16      	cmp	r7, #22
 800afa4:	d854      	bhi.n	800b050 <_dtoa_r+0x218>
 800afa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afaa:	4b60      	ldr	r3, [pc, #384]	@ (800b12c <_dtoa_r+0x2f4>)
 800afac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800afb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb4:	f7f5 fd02 	bl	80009bc <__aeabi_dcmplt>
 800afb8:	2800      	cmp	r0, #0
 800afba:	d04b      	beq.n	800b054 <_dtoa_r+0x21c>
 800afbc:	2300      	movs	r3, #0
 800afbe:	3f01      	subs	r7, #1
 800afc0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800afc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800afc4:	1b9b      	subs	r3, r3, r6
 800afc6:	1e5a      	subs	r2, r3, #1
 800afc8:	bf49      	itett	mi
 800afca:	f1c3 0301 	rsbmi	r3, r3, #1
 800afce:	2300      	movpl	r3, #0
 800afd0:	9304      	strmi	r3, [sp, #16]
 800afd2:	2300      	movmi	r3, #0
 800afd4:	9209      	str	r2, [sp, #36]	@ 0x24
 800afd6:	bf54      	ite	pl
 800afd8:	9304      	strpl	r3, [sp, #16]
 800afda:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800afdc:	2f00      	cmp	r7, #0
 800afde:	db3b      	blt.n	800b058 <_dtoa_r+0x220>
 800afe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afe2:	970e      	str	r7, [sp, #56]	@ 0x38
 800afe4:	443b      	add	r3, r7
 800afe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe8:	2300      	movs	r3, #0
 800afea:	930a      	str	r3, [sp, #40]	@ 0x28
 800afec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800afee:	2b09      	cmp	r3, #9
 800aff0:	d865      	bhi.n	800b0be <_dtoa_r+0x286>
 800aff2:	2b05      	cmp	r3, #5
 800aff4:	bfc4      	itt	gt
 800aff6:	3b04      	subgt	r3, #4
 800aff8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800affa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800affc:	bfc8      	it	gt
 800affe:	2400      	movgt	r4, #0
 800b000:	f1a3 0302 	sub.w	r3, r3, #2
 800b004:	bfd8      	it	le
 800b006:	2401      	movle	r4, #1
 800b008:	2b03      	cmp	r3, #3
 800b00a:	d864      	bhi.n	800b0d6 <_dtoa_r+0x29e>
 800b00c:	e8df f003 	tbb	[pc, r3]
 800b010:	2c385553 	.word	0x2c385553
 800b014:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b018:	441e      	add	r6, r3
 800b01a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b01e:	2b20      	cmp	r3, #32
 800b020:	bfc1      	itttt	gt
 800b022:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b026:	fa08 f803 	lslgt.w	r8, r8, r3
 800b02a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b02e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b032:	bfd6      	itet	le
 800b034:	f1c3 0320 	rsble	r3, r3, #32
 800b038:	ea48 0003 	orrgt.w	r0, r8, r3
 800b03c:	fa04 f003 	lslle.w	r0, r4, r3
 800b040:	f7f5 f9d0 	bl	80003e4 <__aeabi_ui2d>
 800b044:	2201      	movs	r2, #1
 800b046:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b04a:	3e01      	subs	r6, #1
 800b04c:	9212      	str	r2, [sp, #72]	@ 0x48
 800b04e:	e774      	b.n	800af3a <_dtoa_r+0x102>
 800b050:	2301      	movs	r3, #1
 800b052:	e7b5      	b.n	800afc0 <_dtoa_r+0x188>
 800b054:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b056:	e7b4      	b.n	800afc2 <_dtoa_r+0x18a>
 800b058:	9b04      	ldr	r3, [sp, #16]
 800b05a:	1bdb      	subs	r3, r3, r7
 800b05c:	9304      	str	r3, [sp, #16]
 800b05e:	427b      	negs	r3, r7
 800b060:	930a      	str	r3, [sp, #40]	@ 0x28
 800b062:	2300      	movs	r3, #0
 800b064:	930e      	str	r3, [sp, #56]	@ 0x38
 800b066:	e7c1      	b.n	800afec <_dtoa_r+0x1b4>
 800b068:	2301      	movs	r3, #1
 800b06a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b06c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b06e:	eb07 0b03 	add.w	fp, r7, r3
 800b072:	f10b 0301 	add.w	r3, fp, #1
 800b076:	2b01      	cmp	r3, #1
 800b078:	9308      	str	r3, [sp, #32]
 800b07a:	bfb8      	it	lt
 800b07c:	2301      	movlt	r3, #1
 800b07e:	e006      	b.n	800b08e <_dtoa_r+0x256>
 800b080:	2301      	movs	r3, #1
 800b082:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b084:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b086:	2b00      	cmp	r3, #0
 800b088:	dd28      	ble.n	800b0dc <_dtoa_r+0x2a4>
 800b08a:	469b      	mov	fp, r3
 800b08c:	9308      	str	r3, [sp, #32]
 800b08e:	2100      	movs	r1, #0
 800b090:	2204      	movs	r2, #4
 800b092:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b096:	f102 0514 	add.w	r5, r2, #20
 800b09a:	429d      	cmp	r5, r3
 800b09c:	d926      	bls.n	800b0ec <_dtoa_r+0x2b4>
 800b09e:	6041      	str	r1, [r0, #4]
 800b0a0:	4648      	mov	r0, r9
 800b0a2:	f000 fd9b 	bl	800bbdc <_Balloc>
 800b0a6:	4682      	mov	sl, r0
 800b0a8:	2800      	cmp	r0, #0
 800b0aa:	d143      	bne.n	800b134 <_dtoa_r+0x2fc>
 800b0ac:	4602      	mov	r2, r0
 800b0ae:	f240 11af 	movw	r1, #431	@ 0x1af
 800b0b2:	4b1f      	ldr	r3, [pc, #124]	@ (800b130 <_dtoa_r+0x2f8>)
 800b0b4:	e6d4      	b.n	800ae60 <_dtoa_r+0x28>
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	e7e3      	b.n	800b082 <_dtoa_r+0x24a>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	e7d5      	b.n	800b06a <_dtoa_r+0x232>
 800b0be:	2401      	movs	r4, #1
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b0c4:	9320      	str	r3, [sp, #128]	@ 0x80
 800b0c6:	f04f 3bff 	mov.w	fp, #4294967295
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	2312      	movs	r3, #18
 800b0ce:	f8cd b020 	str.w	fp, [sp, #32]
 800b0d2:	9221      	str	r2, [sp, #132]	@ 0x84
 800b0d4:	e7db      	b.n	800b08e <_dtoa_r+0x256>
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0da:	e7f4      	b.n	800b0c6 <_dtoa_r+0x28e>
 800b0dc:	f04f 0b01 	mov.w	fp, #1
 800b0e0:	465b      	mov	r3, fp
 800b0e2:	f8cd b020 	str.w	fp, [sp, #32]
 800b0e6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800b0ea:	e7d0      	b.n	800b08e <_dtoa_r+0x256>
 800b0ec:	3101      	adds	r1, #1
 800b0ee:	0052      	lsls	r2, r2, #1
 800b0f0:	e7d1      	b.n	800b096 <_dtoa_r+0x25e>
 800b0f2:	bf00      	nop
 800b0f4:	f3af 8000 	nop.w
 800b0f8:	636f4361 	.word	0x636f4361
 800b0fc:	3fd287a7 	.word	0x3fd287a7
 800b100:	8b60c8b3 	.word	0x8b60c8b3
 800b104:	3fc68a28 	.word	0x3fc68a28
 800b108:	509f79fb 	.word	0x509f79fb
 800b10c:	3fd34413 	.word	0x3fd34413
 800b110:	0800ed72 	.word	0x0800ed72
 800b114:	0800ed89 	.word	0x0800ed89
 800b118:	7ff00000 	.word	0x7ff00000
 800b11c:	0800ed6e 	.word	0x0800ed6e
 800b120:	0800ee75 	.word	0x0800ee75
 800b124:	0800ee74 	.word	0x0800ee74
 800b128:	3ff80000 	.word	0x3ff80000
 800b12c:	0800ef18 	.word	0x0800ef18
 800b130:	0800ede1 	.word	0x0800ede1
 800b134:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b138:	6018      	str	r0, [r3, #0]
 800b13a:	9b08      	ldr	r3, [sp, #32]
 800b13c:	2b0e      	cmp	r3, #14
 800b13e:	f200 80a1 	bhi.w	800b284 <_dtoa_r+0x44c>
 800b142:	2c00      	cmp	r4, #0
 800b144:	f000 809e 	beq.w	800b284 <_dtoa_r+0x44c>
 800b148:	2f00      	cmp	r7, #0
 800b14a:	dd33      	ble.n	800b1b4 <_dtoa_r+0x37c>
 800b14c:	4b9c      	ldr	r3, [pc, #624]	@ (800b3c0 <_dtoa_r+0x588>)
 800b14e:	f007 020f 	and.w	r2, r7, #15
 800b152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b156:	05f8      	lsls	r0, r7, #23
 800b158:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b15c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800b160:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b164:	d516      	bpl.n	800b194 <_dtoa_r+0x35c>
 800b166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b16a:	4b96      	ldr	r3, [pc, #600]	@ (800b3c4 <_dtoa_r+0x58c>)
 800b16c:	2603      	movs	r6, #3
 800b16e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b172:	f7f5 fadb 	bl	800072c <__aeabi_ddiv>
 800b176:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b17a:	f004 040f 	and.w	r4, r4, #15
 800b17e:	4d91      	ldr	r5, [pc, #580]	@ (800b3c4 <_dtoa_r+0x58c>)
 800b180:	b954      	cbnz	r4, 800b198 <_dtoa_r+0x360>
 800b182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b18a:	f7f5 facf 	bl	800072c <__aeabi_ddiv>
 800b18e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b192:	e028      	b.n	800b1e6 <_dtoa_r+0x3ae>
 800b194:	2602      	movs	r6, #2
 800b196:	e7f2      	b.n	800b17e <_dtoa_r+0x346>
 800b198:	07e1      	lsls	r1, r4, #31
 800b19a:	d508      	bpl.n	800b1ae <_dtoa_r+0x376>
 800b19c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b1a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b1a4:	f7f5 f998 	bl	80004d8 <__aeabi_dmul>
 800b1a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b1ac:	3601      	adds	r6, #1
 800b1ae:	1064      	asrs	r4, r4, #1
 800b1b0:	3508      	adds	r5, #8
 800b1b2:	e7e5      	b.n	800b180 <_dtoa_r+0x348>
 800b1b4:	f000 80af 	beq.w	800b316 <_dtoa_r+0x4de>
 800b1b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1bc:	427c      	negs	r4, r7
 800b1be:	4b80      	ldr	r3, [pc, #512]	@ (800b3c0 <_dtoa_r+0x588>)
 800b1c0:	f004 020f 	and.w	r2, r4, #15
 800b1c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1cc:	f7f5 f984 	bl	80004d8 <__aeabi_dmul>
 800b1d0:	2602      	movs	r6, #2
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b1d8:	4d7a      	ldr	r5, [pc, #488]	@ (800b3c4 <_dtoa_r+0x58c>)
 800b1da:	1124      	asrs	r4, r4, #4
 800b1dc:	2c00      	cmp	r4, #0
 800b1de:	f040 808f 	bne.w	800b300 <_dtoa_r+0x4c8>
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1d3      	bne.n	800b18e <_dtoa_r+0x356>
 800b1e6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b1ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 8094 	beq.w	800b31a <_dtoa_r+0x4e2>
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	4620      	mov	r0, r4
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	4b73      	ldr	r3, [pc, #460]	@ (800b3c8 <_dtoa_r+0x590>)
 800b1fa:	f7f5 fbdf 	bl	80009bc <__aeabi_dcmplt>
 800b1fe:	2800      	cmp	r0, #0
 800b200:	f000 808b 	beq.w	800b31a <_dtoa_r+0x4e2>
 800b204:	9b08      	ldr	r3, [sp, #32]
 800b206:	2b00      	cmp	r3, #0
 800b208:	f000 8087 	beq.w	800b31a <_dtoa_r+0x4e2>
 800b20c:	f1bb 0f00 	cmp.w	fp, #0
 800b210:	dd34      	ble.n	800b27c <_dtoa_r+0x444>
 800b212:	4620      	mov	r0, r4
 800b214:	2200      	movs	r2, #0
 800b216:	4629      	mov	r1, r5
 800b218:	4b6c      	ldr	r3, [pc, #432]	@ (800b3cc <_dtoa_r+0x594>)
 800b21a:	f7f5 f95d 	bl	80004d8 <__aeabi_dmul>
 800b21e:	465c      	mov	r4, fp
 800b220:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b224:	f107 38ff 	add.w	r8, r7, #4294967295
 800b228:	3601      	adds	r6, #1
 800b22a:	4630      	mov	r0, r6
 800b22c:	f7f5 f8ea 	bl	8000404 <__aeabi_i2d>
 800b230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b234:	f7f5 f950 	bl	80004d8 <__aeabi_dmul>
 800b238:	2200      	movs	r2, #0
 800b23a:	4b65      	ldr	r3, [pc, #404]	@ (800b3d0 <_dtoa_r+0x598>)
 800b23c:	f7f4 ff96 	bl	800016c <__adddf3>
 800b240:	4605      	mov	r5, r0
 800b242:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b246:	2c00      	cmp	r4, #0
 800b248:	d16a      	bne.n	800b320 <_dtoa_r+0x4e8>
 800b24a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b24e:	2200      	movs	r2, #0
 800b250:	4b60      	ldr	r3, [pc, #384]	@ (800b3d4 <_dtoa_r+0x59c>)
 800b252:	f7f4 ff89 	bl	8000168 <__aeabi_dsub>
 800b256:	4602      	mov	r2, r0
 800b258:	460b      	mov	r3, r1
 800b25a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b25e:	462a      	mov	r2, r5
 800b260:	4633      	mov	r3, r6
 800b262:	f7f5 fbc9 	bl	80009f8 <__aeabi_dcmpgt>
 800b266:	2800      	cmp	r0, #0
 800b268:	f040 8298 	bne.w	800b79c <_dtoa_r+0x964>
 800b26c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b270:	462a      	mov	r2, r5
 800b272:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b276:	f7f5 fba1 	bl	80009bc <__aeabi_dcmplt>
 800b27a:	bb38      	cbnz	r0, 800b2cc <_dtoa_r+0x494>
 800b27c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b280:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b284:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b286:	2b00      	cmp	r3, #0
 800b288:	f2c0 8157 	blt.w	800b53a <_dtoa_r+0x702>
 800b28c:	2f0e      	cmp	r7, #14
 800b28e:	f300 8154 	bgt.w	800b53a <_dtoa_r+0x702>
 800b292:	4b4b      	ldr	r3, [pc, #300]	@ (800b3c0 <_dtoa_r+0x588>)
 800b294:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b298:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b29c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b2a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	f280 80e5 	bge.w	800b472 <_dtoa_r+0x63a>
 800b2a8:	9b08      	ldr	r3, [sp, #32]
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	f300 80e1 	bgt.w	800b472 <_dtoa_r+0x63a>
 800b2b0:	d10c      	bne.n	800b2cc <_dtoa_r+0x494>
 800b2b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	4b46      	ldr	r3, [pc, #280]	@ (800b3d4 <_dtoa_r+0x59c>)
 800b2ba:	f7f5 f90d 	bl	80004d8 <__aeabi_dmul>
 800b2be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2c2:	f7f5 fb8f 	bl	80009e4 <__aeabi_dcmpge>
 800b2c6:	2800      	cmp	r0, #0
 800b2c8:	f000 8266 	beq.w	800b798 <_dtoa_r+0x960>
 800b2cc:	2400      	movs	r4, #0
 800b2ce:	4625      	mov	r5, r4
 800b2d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b2d2:	4656      	mov	r6, sl
 800b2d4:	ea6f 0803 	mvn.w	r8, r3
 800b2d8:	2700      	movs	r7, #0
 800b2da:	4621      	mov	r1, r4
 800b2dc:	4648      	mov	r0, r9
 800b2de:	f000 fcbd 	bl	800bc5c <_Bfree>
 800b2e2:	2d00      	cmp	r5, #0
 800b2e4:	f000 80bd 	beq.w	800b462 <_dtoa_r+0x62a>
 800b2e8:	b12f      	cbz	r7, 800b2f6 <_dtoa_r+0x4be>
 800b2ea:	42af      	cmp	r7, r5
 800b2ec:	d003      	beq.n	800b2f6 <_dtoa_r+0x4be>
 800b2ee:	4639      	mov	r1, r7
 800b2f0:	4648      	mov	r0, r9
 800b2f2:	f000 fcb3 	bl	800bc5c <_Bfree>
 800b2f6:	4629      	mov	r1, r5
 800b2f8:	4648      	mov	r0, r9
 800b2fa:	f000 fcaf 	bl	800bc5c <_Bfree>
 800b2fe:	e0b0      	b.n	800b462 <_dtoa_r+0x62a>
 800b300:	07e2      	lsls	r2, r4, #31
 800b302:	d505      	bpl.n	800b310 <_dtoa_r+0x4d8>
 800b304:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b308:	f7f5 f8e6 	bl	80004d8 <__aeabi_dmul>
 800b30c:	2301      	movs	r3, #1
 800b30e:	3601      	adds	r6, #1
 800b310:	1064      	asrs	r4, r4, #1
 800b312:	3508      	adds	r5, #8
 800b314:	e762      	b.n	800b1dc <_dtoa_r+0x3a4>
 800b316:	2602      	movs	r6, #2
 800b318:	e765      	b.n	800b1e6 <_dtoa_r+0x3ae>
 800b31a:	46b8      	mov	r8, r7
 800b31c:	9c08      	ldr	r4, [sp, #32]
 800b31e:	e784      	b.n	800b22a <_dtoa_r+0x3f2>
 800b320:	4b27      	ldr	r3, [pc, #156]	@ (800b3c0 <_dtoa_r+0x588>)
 800b322:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b324:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b328:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b32c:	4454      	add	r4, sl
 800b32e:	2900      	cmp	r1, #0
 800b330:	d054      	beq.n	800b3dc <_dtoa_r+0x5a4>
 800b332:	2000      	movs	r0, #0
 800b334:	4928      	ldr	r1, [pc, #160]	@ (800b3d8 <_dtoa_r+0x5a0>)
 800b336:	f7f5 f9f9 	bl	800072c <__aeabi_ddiv>
 800b33a:	4633      	mov	r3, r6
 800b33c:	462a      	mov	r2, r5
 800b33e:	f7f4 ff13 	bl	8000168 <__aeabi_dsub>
 800b342:	4656      	mov	r6, sl
 800b344:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b348:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b34c:	f7f5 fb74 	bl	8000a38 <__aeabi_d2iz>
 800b350:	4605      	mov	r5, r0
 800b352:	f7f5 f857 	bl	8000404 <__aeabi_i2d>
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b35e:	f7f4 ff03 	bl	8000168 <__aeabi_dsub>
 800b362:	4602      	mov	r2, r0
 800b364:	460b      	mov	r3, r1
 800b366:	3530      	adds	r5, #48	@ 0x30
 800b368:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b36c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b370:	f806 5b01 	strb.w	r5, [r6], #1
 800b374:	f7f5 fb22 	bl	80009bc <__aeabi_dcmplt>
 800b378:	2800      	cmp	r0, #0
 800b37a:	d172      	bne.n	800b462 <_dtoa_r+0x62a>
 800b37c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b380:	2000      	movs	r0, #0
 800b382:	4911      	ldr	r1, [pc, #68]	@ (800b3c8 <_dtoa_r+0x590>)
 800b384:	f7f4 fef0 	bl	8000168 <__aeabi_dsub>
 800b388:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b38c:	f7f5 fb16 	bl	80009bc <__aeabi_dcmplt>
 800b390:	2800      	cmp	r0, #0
 800b392:	f040 80b4 	bne.w	800b4fe <_dtoa_r+0x6c6>
 800b396:	42a6      	cmp	r6, r4
 800b398:	f43f af70 	beq.w	800b27c <_dtoa_r+0x444>
 800b39c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b3cc <_dtoa_r+0x594>)
 800b3a4:	f7f5 f898 	bl	80004d8 <__aeabi_dmul>
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3b2:	4b06      	ldr	r3, [pc, #24]	@ (800b3cc <_dtoa_r+0x594>)
 800b3b4:	f7f5 f890 	bl	80004d8 <__aeabi_dmul>
 800b3b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b3bc:	e7c4      	b.n	800b348 <_dtoa_r+0x510>
 800b3be:	bf00      	nop
 800b3c0:	0800ef18 	.word	0x0800ef18
 800b3c4:	0800eef0 	.word	0x0800eef0
 800b3c8:	3ff00000 	.word	0x3ff00000
 800b3cc:	40240000 	.word	0x40240000
 800b3d0:	401c0000 	.word	0x401c0000
 800b3d4:	40140000 	.word	0x40140000
 800b3d8:	3fe00000 	.word	0x3fe00000
 800b3dc:	4631      	mov	r1, r6
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f7f5 f87a 	bl	80004d8 <__aeabi_dmul>
 800b3e4:	4656      	mov	r6, sl
 800b3e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b3ea:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b3ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3f0:	f7f5 fb22 	bl	8000a38 <__aeabi_d2iz>
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	f7f5 f805 	bl	8000404 <__aeabi_i2d>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b402:	f7f4 feb1 	bl	8000168 <__aeabi_dsub>
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	3530      	adds	r5, #48	@ 0x30
 800b40c:	f806 5b01 	strb.w	r5, [r6], #1
 800b410:	42a6      	cmp	r6, r4
 800b412:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b416:	f04f 0200 	mov.w	r2, #0
 800b41a:	d124      	bne.n	800b466 <_dtoa_r+0x62e>
 800b41c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b420:	4bae      	ldr	r3, [pc, #696]	@ (800b6dc <_dtoa_r+0x8a4>)
 800b422:	f7f4 fea3 	bl	800016c <__adddf3>
 800b426:	4602      	mov	r2, r0
 800b428:	460b      	mov	r3, r1
 800b42a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b42e:	f7f5 fae3 	bl	80009f8 <__aeabi_dcmpgt>
 800b432:	2800      	cmp	r0, #0
 800b434:	d163      	bne.n	800b4fe <_dtoa_r+0x6c6>
 800b436:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b43a:	2000      	movs	r0, #0
 800b43c:	49a7      	ldr	r1, [pc, #668]	@ (800b6dc <_dtoa_r+0x8a4>)
 800b43e:	f7f4 fe93 	bl	8000168 <__aeabi_dsub>
 800b442:	4602      	mov	r2, r0
 800b444:	460b      	mov	r3, r1
 800b446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b44a:	f7f5 fab7 	bl	80009bc <__aeabi_dcmplt>
 800b44e:	2800      	cmp	r0, #0
 800b450:	f43f af14 	beq.w	800b27c <_dtoa_r+0x444>
 800b454:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b456:	1e73      	subs	r3, r6, #1
 800b458:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b45a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b45e:	2b30      	cmp	r3, #48	@ 0x30
 800b460:	d0f8      	beq.n	800b454 <_dtoa_r+0x61c>
 800b462:	4647      	mov	r7, r8
 800b464:	e03b      	b.n	800b4de <_dtoa_r+0x6a6>
 800b466:	4b9e      	ldr	r3, [pc, #632]	@ (800b6e0 <_dtoa_r+0x8a8>)
 800b468:	f7f5 f836 	bl	80004d8 <__aeabi_dmul>
 800b46c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b470:	e7bc      	b.n	800b3ec <_dtoa_r+0x5b4>
 800b472:	4656      	mov	r6, sl
 800b474:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800b478:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b47c:	4620      	mov	r0, r4
 800b47e:	4629      	mov	r1, r5
 800b480:	f7f5 f954 	bl	800072c <__aeabi_ddiv>
 800b484:	f7f5 fad8 	bl	8000a38 <__aeabi_d2iz>
 800b488:	4680      	mov	r8, r0
 800b48a:	f7f4 ffbb 	bl	8000404 <__aeabi_i2d>
 800b48e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b492:	f7f5 f821 	bl	80004d8 <__aeabi_dmul>
 800b496:	4602      	mov	r2, r0
 800b498:	460b      	mov	r3, r1
 800b49a:	4620      	mov	r0, r4
 800b49c:	4629      	mov	r1, r5
 800b49e:	f7f4 fe63 	bl	8000168 <__aeabi_dsub>
 800b4a2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b4a6:	9d08      	ldr	r5, [sp, #32]
 800b4a8:	f806 4b01 	strb.w	r4, [r6], #1
 800b4ac:	eba6 040a 	sub.w	r4, r6, sl
 800b4b0:	42a5      	cmp	r5, r4
 800b4b2:	4602      	mov	r2, r0
 800b4b4:	460b      	mov	r3, r1
 800b4b6:	d133      	bne.n	800b520 <_dtoa_r+0x6e8>
 800b4b8:	f7f4 fe58 	bl	800016c <__adddf3>
 800b4bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	460d      	mov	r5, r1
 800b4c4:	f7f5 fa98 	bl	80009f8 <__aeabi_dcmpgt>
 800b4c8:	b9c0      	cbnz	r0, 800b4fc <_dtoa_r+0x6c4>
 800b4ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4ce:	4620      	mov	r0, r4
 800b4d0:	4629      	mov	r1, r5
 800b4d2:	f7f5 fa69 	bl	80009a8 <__aeabi_dcmpeq>
 800b4d6:	b110      	cbz	r0, 800b4de <_dtoa_r+0x6a6>
 800b4d8:	f018 0f01 	tst.w	r8, #1
 800b4dc:	d10e      	bne.n	800b4fc <_dtoa_r+0x6c4>
 800b4de:	4648      	mov	r0, r9
 800b4e0:	9903      	ldr	r1, [sp, #12]
 800b4e2:	f000 fbbb 	bl	800bc5c <_Bfree>
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	7033      	strb	r3, [r6, #0]
 800b4ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b4ec:	3701      	adds	r7, #1
 800b4ee:	601f      	str	r7, [r3, #0]
 800b4f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f000 824b 	beq.w	800b98e <_dtoa_r+0xb56>
 800b4f8:	601e      	str	r6, [r3, #0]
 800b4fa:	e248      	b.n	800b98e <_dtoa_r+0xb56>
 800b4fc:	46b8      	mov	r8, r7
 800b4fe:	4633      	mov	r3, r6
 800b500:	461e      	mov	r6, r3
 800b502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b506:	2a39      	cmp	r2, #57	@ 0x39
 800b508:	d106      	bne.n	800b518 <_dtoa_r+0x6e0>
 800b50a:	459a      	cmp	sl, r3
 800b50c:	d1f8      	bne.n	800b500 <_dtoa_r+0x6c8>
 800b50e:	2230      	movs	r2, #48	@ 0x30
 800b510:	f108 0801 	add.w	r8, r8, #1
 800b514:	f88a 2000 	strb.w	r2, [sl]
 800b518:	781a      	ldrb	r2, [r3, #0]
 800b51a:	3201      	adds	r2, #1
 800b51c:	701a      	strb	r2, [r3, #0]
 800b51e:	e7a0      	b.n	800b462 <_dtoa_r+0x62a>
 800b520:	2200      	movs	r2, #0
 800b522:	4b6f      	ldr	r3, [pc, #444]	@ (800b6e0 <_dtoa_r+0x8a8>)
 800b524:	f7f4 ffd8 	bl	80004d8 <__aeabi_dmul>
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	4604      	mov	r4, r0
 800b52e:	460d      	mov	r5, r1
 800b530:	f7f5 fa3a 	bl	80009a8 <__aeabi_dcmpeq>
 800b534:	2800      	cmp	r0, #0
 800b536:	d09f      	beq.n	800b478 <_dtoa_r+0x640>
 800b538:	e7d1      	b.n	800b4de <_dtoa_r+0x6a6>
 800b53a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b53c:	2a00      	cmp	r2, #0
 800b53e:	f000 80ea 	beq.w	800b716 <_dtoa_r+0x8de>
 800b542:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b544:	2a01      	cmp	r2, #1
 800b546:	f300 80cd 	bgt.w	800b6e4 <_dtoa_r+0x8ac>
 800b54a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b54c:	2a00      	cmp	r2, #0
 800b54e:	f000 80c1 	beq.w	800b6d4 <_dtoa_r+0x89c>
 800b552:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b556:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b558:	9e04      	ldr	r6, [sp, #16]
 800b55a:	9a04      	ldr	r2, [sp, #16]
 800b55c:	2101      	movs	r1, #1
 800b55e:	441a      	add	r2, r3
 800b560:	9204      	str	r2, [sp, #16]
 800b562:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b564:	4648      	mov	r0, r9
 800b566:	441a      	add	r2, r3
 800b568:	9209      	str	r2, [sp, #36]	@ 0x24
 800b56a:	f000 fc75 	bl	800be58 <__i2b>
 800b56e:	4605      	mov	r5, r0
 800b570:	b166      	cbz	r6, 800b58c <_dtoa_r+0x754>
 800b572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b574:	2b00      	cmp	r3, #0
 800b576:	dd09      	ble.n	800b58c <_dtoa_r+0x754>
 800b578:	42b3      	cmp	r3, r6
 800b57a:	bfa8      	it	ge
 800b57c:	4633      	movge	r3, r6
 800b57e:	9a04      	ldr	r2, [sp, #16]
 800b580:	1af6      	subs	r6, r6, r3
 800b582:	1ad2      	subs	r2, r2, r3
 800b584:	9204      	str	r2, [sp, #16]
 800b586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b588:	1ad3      	subs	r3, r2, r3
 800b58a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b58c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b58e:	b30b      	cbz	r3, 800b5d4 <_dtoa_r+0x79c>
 800b590:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b592:	2b00      	cmp	r3, #0
 800b594:	f000 80c6 	beq.w	800b724 <_dtoa_r+0x8ec>
 800b598:	2c00      	cmp	r4, #0
 800b59a:	f000 80c0 	beq.w	800b71e <_dtoa_r+0x8e6>
 800b59e:	4629      	mov	r1, r5
 800b5a0:	4622      	mov	r2, r4
 800b5a2:	4648      	mov	r0, r9
 800b5a4:	f000 fd10 	bl	800bfc8 <__pow5mult>
 800b5a8:	9a03      	ldr	r2, [sp, #12]
 800b5aa:	4601      	mov	r1, r0
 800b5ac:	4605      	mov	r5, r0
 800b5ae:	4648      	mov	r0, r9
 800b5b0:	f000 fc68 	bl	800be84 <__multiply>
 800b5b4:	9903      	ldr	r1, [sp, #12]
 800b5b6:	4680      	mov	r8, r0
 800b5b8:	4648      	mov	r0, r9
 800b5ba:	f000 fb4f 	bl	800bc5c <_Bfree>
 800b5be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5c0:	1b1b      	subs	r3, r3, r4
 800b5c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b5c4:	f000 80b1 	beq.w	800b72a <_dtoa_r+0x8f2>
 800b5c8:	4641      	mov	r1, r8
 800b5ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5cc:	4648      	mov	r0, r9
 800b5ce:	f000 fcfb 	bl	800bfc8 <__pow5mult>
 800b5d2:	9003      	str	r0, [sp, #12]
 800b5d4:	2101      	movs	r1, #1
 800b5d6:	4648      	mov	r0, r9
 800b5d8:	f000 fc3e 	bl	800be58 <__i2b>
 800b5dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5de:	4604      	mov	r4, r0
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	f000 81d8 	beq.w	800b996 <_dtoa_r+0xb5e>
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	4601      	mov	r1, r0
 800b5ea:	4648      	mov	r0, r9
 800b5ec:	f000 fcec 	bl	800bfc8 <__pow5mult>
 800b5f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b5f2:	4604      	mov	r4, r0
 800b5f4:	2b01      	cmp	r3, #1
 800b5f6:	f300 809f 	bgt.w	800b738 <_dtoa_r+0x900>
 800b5fa:	9b06      	ldr	r3, [sp, #24]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f040 8097 	bne.w	800b730 <_dtoa_r+0x8f8>
 800b602:	9b07      	ldr	r3, [sp, #28]
 800b604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b608:	2b00      	cmp	r3, #0
 800b60a:	f040 8093 	bne.w	800b734 <_dtoa_r+0x8fc>
 800b60e:	9b07      	ldr	r3, [sp, #28]
 800b610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b614:	0d1b      	lsrs	r3, r3, #20
 800b616:	051b      	lsls	r3, r3, #20
 800b618:	b133      	cbz	r3, 800b628 <_dtoa_r+0x7f0>
 800b61a:	9b04      	ldr	r3, [sp, #16]
 800b61c:	3301      	adds	r3, #1
 800b61e:	9304      	str	r3, [sp, #16]
 800b620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b622:	3301      	adds	r3, #1
 800b624:	9309      	str	r3, [sp, #36]	@ 0x24
 800b626:	2301      	movs	r3, #1
 800b628:	930a      	str	r3, [sp, #40]	@ 0x28
 800b62a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	f000 81b8 	beq.w	800b9a2 <_dtoa_r+0xb6a>
 800b632:	6923      	ldr	r3, [r4, #16]
 800b634:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b638:	6918      	ldr	r0, [r3, #16]
 800b63a:	f000 fbc1 	bl	800bdc0 <__hi0bits>
 800b63e:	f1c0 0020 	rsb	r0, r0, #32
 800b642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b644:	4418      	add	r0, r3
 800b646:	f010 001f 	ands.w	r0, r0, #31
 800b64a:	f000 8082 	beq.w	800b752 <_dtoa_r+0x91a>
 800b64e:	f1c0 0320 	rsb	r3, r0, #32
 800b652:	2b04      	cmp	r3, #4
 800b654:	dd73      	ble.n	800b73e <_dtoa_r+0x906>
 800b656:	9b04      	ldr	r3, [sp, #16]
 800b658:	f1c0 001c 	rsb	r0, r0, #28
 800b65c:	4403      	add	r3, r0
 800b65e:	9304      	str	r3, [sp, #16]
 800b660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b662:	4406      	add	r6, r0
 800b664:	4403      	add	r3, r0
 800b666:	9309      	str	r3, [sp, #36]	@ 0x24
 800b668:	9b04      	ldr	r3, [sp, #16]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	dd05      	ble.n	800b67a <_dtoa_r+0x842>
 800b66e:	461a      	mov	r2, r3
 800b670:	4648      	mov	r0, r9
 800b672:	9903      	ldr	r1, [sp, #12]
 800b674:	f000 fd02 	bl	800c07c <__lshift>
 800b678:	9003      	str	r0, [sp, #12]
 800b67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	dd05      	ble.n	800b68c <_dtoa_r+0x854>
 800b680:	4621      	mov	r1, r4
 800b682:	461a      	mov	r2, r3
 800b684:	4648      	mov	r0, r9
 800b686:	f000 fcf9 	bl	800c07c <__lshift>
 800b68a:	4604      	mov	r4, r0
 800b68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d061      	beq.n	800b756 <_dtoa_r+0x91e>
 800b692:	4621      	mov	r1, r4
 800b694:	9803      	ldr	r0, [sp, #12]
 800b696:	f000 fd5d 	bl	800c154 <__mcmp>
 800b69a:	2800      	cmp	r0, #0
 800b69c:	da5b      	bge.n	800b756 <_dtoa_r+0x91e>
 800b69e:	2300      	movs	r3, #0
 800b6a0:	220a      	movs	r2, #10
 800b6a2:	4648      	mov	r0, r9
 800b6a4:	9903      	ldr	r1, [sp, #12]
 800b6a6:	f000 fafb 	bl	800bca0 <__multadd>
 800b6aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6ac:	f107 38ff 	add.w	r8, r7, #4294967295
 800b6b0:	9003      	str	r0, [sp, #12]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	f000 8177 	beq.w	800b9a6 <_dtoa_r+0xb6e>
 800b6b8:	4629      	mov	r1, r5
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	220a      	movs	r2, #10
 800b6be:	4648      	mov	r0, r9
 800b6c0:	f000 faee 	bl	800bca0 <__multadd>
 800b6c4:	f1bb 0f00 	cmp.w	fp, #0
 800b6c8:	4605      	mov	r5, r0
 800b6ca:	dc6f      	bgt.n	800b7ac <_dtoa_r+0x974>
 800b6cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b6ce:	2b02      	cmp	r3, #2
 800b6d0:	dc49      	bgt.n	800b766 <_dtoa_r+0x92e>
 800b6d2:	e06b      	b.n	800b7ac <_dtoa_r+0x974>
 800b6d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b6d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b6da:	e73c      	b.n	800b556 <_dtoa_r+0x71e>
 800b6dc:	3fe00000 	.word	0x3fe00000
 800b6e0:	40240000 	.word	0x40240000
 800b6e4:	9b08      	ldr	r3, [sp, #32]
 800b6e6:	1e5c      	subs	r4, r3, #1
 800b6e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b6ea:	42a3      	cmp	r3, r4
 800b6ec:	db09      	blt.n	800b702 <_dtoa_r+0x8ca>
 800b6ee:	1b1c      	subs	r4, r3, r4
 800b6f0:	9b08      	ldr	r3, [sp, #32]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	f6bf af30 	bge.w	800b558 <_dtoa_r+0x720>
 800b6f8:	9b04      	ldr	r3, [sp, #16]
 800b6fa:	9a08      	ldr	r2, [sp, #32]
 800b6fc:	1a9e      	subs	r6, r3, r2
 800b6fe:	2300      	movs	r3, #0
 800b700:	e72b      	b.n	800b55a <_dtoa_r+0x722>
 800b702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b704:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b706:	1ae3      	subs	r3, r4, r3
 800b708:	441a      	add	r2, r3
 800b70a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b70c:	9e04      	ldr	r6, [sp, #16]
 800b70e:	2400      	movs	r4, #0
 800b710:	9b08      	ldr	r3, [sp, #32]
 800b712:	920e      	str	r2, [sp, #56]	@ 0x38
 800b714:	e721      	b.n	800b55a <_dtoa_r+0x722>
 800b716:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b718:	9e04      	ldr	r6, [sp, #16]
 800b71a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b71c:	e728      	b.n	800b570 <_dtoa_r+0x738>
 800b71e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b722:	e751      	b.n	800b5c8 <_dtoa_r+0x790>
 800b724:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b726:	9903      	ldr	r1, [sp, #12]
 800b728:	e750      	b.n	800b5cc <_dtoa_r+0x794>
 800b72a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b72e:	e751      	b.n	800b5d4 <_dtoa_r+0x79c>
 800b730:	2300      	movs	r3, #0
 800b732:	e779      	b.n	800b628 <_dtoa_r+0x7f0>
 800b734:	9b06      	ldr	r3, [sp, #24]
 800b736:	e777      	b.n	800b628 <_dtoa_r+0x7f0>
 800b738:	2300      	movs	r3, #0
 800b73a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b73c:	e779      	b.n	800b632 <_dtoa_r+0x7fa>
 800b73e:	d093      	beq.n	800b668 <_dtoa_r+0x830>
 800b740:	9a04      	ldr	r2, [sp, #16]
 800b742:	331c      	adds	r3, #28
 800b744:	441a      	add	r2, r3
 800b746:	9204      	str	r2, [sp, #16]
 800b748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b74a:	441e      	add	r6, r3
 800b74c:	441a      	add	r2, r3
 800b74e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b750:	e78a      	b.n	800b668 <_dtoa_r+0x830>
 800b752:	4603      	mov	r3, r0
 800b754:	e7f4      	b.n	800b740 <_dtoa_r+0x908>
 800b756:	9b08      	ldr	r3, [sp, #32]
 800b758:	46b8      	mov	r8, r7
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	dc20      	bgt.n	800b7a0 <_dtoa_r+0x968>
 800b75e:	469b      	mov	fp, r3
 800b760:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b762:	2b02      	cmp	r3, #2
 800b764:	dd1e      	ble.n	800b7a4 <_dtoa_r+0x96c>
 800b766:	f1bb 0f00 	cmp.w	fp, #0
 800b76a:	f47f adb1 	bne.w	800b2d0 <_dtoa_r+0x498>
 800b76e:	4621      	mov	r1, r4
 800b770:	465b      	mov	r3, fp
 800b772:	2205      	movs	r2, #5
 800b774:	4648      	mov	r0, r9
 800b776:	f000 fa93 	bl	800bca0 <__multadd>
 800b77a:	4601      	mov	r1, r0
 800b77c:	4604      	mov	r4, r0
 800b77e:	9803      	ldr	r0, [sp, #12]
 800b780:	f000 fce8 	bl	800c154 <__mcmp>
 800b784:	2800      	cmp	r0, #0
 800b786:	f77f ada3 	ble.w	800b2d0 <_dtoa_r+0x498>
 800b78a:	4656      	mov	r6, sl
 800b78c:	2331      	movs	r3, #49	@ 0x31
 800b78e:	f108 0801 	add.w	r8, r8, #1
 800b792:	f806 3b01 	strb.w	r3, [r6], #1
 800b796:	e59f      	b.n	800b2d8 <_dtoa_r+0x4a0>
 800b798:	46b8      	mov	r8, r7
 800b79a:	9c08      	ldr	r4, [sp, #32]
 800b79c:	4625      	mov	r5, r4
 800b79e:	e7f4      	b.n	800b78a <_dtoa_r+0x952>
 800b7a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b7a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	f000 8101 	beq.w	800b9ae <_dtoa_r+0xb76>
 800b7ac:	2e00      	cmp	r6, #0
 800b7ae:	dd05      	ble.n	800b7bc <_dtoa_r+0x984>
 800b7b0:	4629      	mov	r1, r5
 800b7b2:	4632      	mov	r2, r6
 800b7b4:	4648      	mov	r0, r9
 800b7b6:	f000 fc61 	bl	800c07c <__lshift>
 800b7ba:	4605      	mov	r5, r0
 800b7bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d05c      	beq.n	800b87c <_dtoa_r+0xa44>
 800b7c2:	4648      	mov	r0, r9
 800b7c4:	6869      	ldr	r1, [r5, #4]
 800b7c6:	f000 fa09 	bl	800bbdc <_Balloc>
 800b7ca:	4606      	mov	r6, r0
 800b7cc:	b928      	cbnz	r0, 800b7da <_dtoa_r+0x9a2>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b7d4:	4b80      	ldr	r3, [pc, #512]	@ (800b9d8 <_dtoa_r+0xba0>)
 800b7d6:	f7ff bb43 	b.w	800ae60 <_dtoa_r+0x28>
 800b7da:	692a      	ldr	r2, [r5, #16]
 800b7dc:	f105 010c 	add.w	r1, r5, #12
 800b7e0:	3202      	adds	r2, #2
 800b7e2:	0092      	lsls	r2, r2, #2
 800b7e4:	300c      	adds	r0, #12
 800b7e6:	f7ff fa84 	bl	800acf2 <memcpy>
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	4631      	mov	r1, r6
 800b7ee:	4648      	mov	r0, r9
 800b7f0:	f000 fc44 	bl	800c07c <__lshift>
 800b7f4:	462f      	mov	r7, r5
 800b7f6:	4605      	mov	r5, r0
 800b7f8:	f10a 0301 	add.w	r3, sl, #1
 800b7fc:	9304      	str	r3, [sp, #16]
 800b7fe:	eb0a 030b 	add.w	r3, sl, fp
 800b802:	930a      	str	r3, [sp, #40]	@ 0x28
 800b804:	9b06      	ldr	r3, [sp, #24]
 800b806:	f003 0301 	and.w	r3, r3, #1
 800b80a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b80c:	9b04      	ldr	r3, [sp, #16]
 800b80e:	4621      	mov	r1, r4
 800b810:	9803      	ldr	r0, [sp, #12]
 800b812:	f103 3bff 	add.w	fp, r3, #4294967295
 800b816:	f7ff fa86 	bl	800ad26 <quorem>
 800b81a:	4603      	mov	r3, r0
 800b81c:	4639      	mov	r1, r7
 800b81e:	3330      	adds	r3, #48	@ 0x30
 800b820:	9006      	str	r0, [sp, #24]
 800b822:	9803      	ldr	r0, [sp, #12]
 800b824:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b826:	f000 fc95 	bl	800c154 <__mcmp>
 800b82a:	462a      	mov	r2, r5
 800b82c:	9008      	str	r0, [sp, #32]
 800b82e:	4621      	mov	r1, r4
 800b830:	4648      	mov	r0, r9
 800b832:	f000 fcab 	bl	800c18c <__mdiff>
 800b836:	68c2      	ldr	r2, [r0, #12]
 800b838:	4606      	mov	r6, r0
 800b83a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b83c:	bb02      	cbnz	r2, 800b880 <_dtoa_r+0xa48>
 800b83e:	4601      	mov	r1, r0
 800b840:	9803      	ldr	r0, [sp, #12]
 800b842:	f000 fc87 	bl	800c154 <__mcmp>
 800b846:	4602      	mov	r2, r0
 800b848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b84a:	4631      	mov	r1, r6
 800b84c:	4648      	mov	r0, r9
 800b84e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b852:	f000 fa03 	bl	800bc5c <_Bfree>
 800b856:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b858:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b85a:	9e04      	ldr	r6, [sp, #16]
 800b85c:	ea42 0103 	orr.w	r1, r2, r3
 800b860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b862:	4319      	orrs	r1, r3
 800b864:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b866:	d10d      	bne.n	800b884 <_dtoa_r+0xa4c>
 800b868:	2b39      	cmp	r3, #57	@ 0x39
 800b86a:	d027      	beq.n	800b8bc <_dtoa_r+0xa84>
 800b86c:	9a08      	ldr	r2, [sp, #32]
 800b86e:	2a00      	cmp	r2, #0
 800b870:	dd01      	ble.n	800b876 <_dtoa_r+0xa3e>
 800b872:	9b06      	ldr	r3, [sp, #24]
 800b874:	3331      	adds	r3, #49	@ 0x31
 800b876:	f88b 3000 	strb.w	r3, [fp]
 800b87a:	e52e      	b.n	800b2da <_dtoa_r+0x4a2>
 800b87c:	4628      	mov	r0, r5
 800b87e:	e7b9      	b.n	800b7f4 <_dtoa_r+0x9bc>
 800b880:	2201      	movs	r2, #1
 800b882:	e7e2      	b.n	800b84a <_dtoa_r+0xa12>
 800b884:	9908      	ldr	r1, [sp, #32]
 800b886:	2900      	cmp	r1, #0
 800b888:	db04      	blt.n	800b894 <_dtoa_r+0xa5c>
 800b88a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b88c:	4301      	orrs	r1, r0
 800b88e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b890:	4301      	orrs	r1, r0
 800b892:	d120      	bne.n	800b8d6 <_dtoa_r+0xa9e>
 800b894:	2a00      	cmp	r2, #0
 800b896:	ddee      	ble.n	800b876 <_dtoa_r+0xa3e>
 800b898:	2201      	movs	r2, #1
 800b89a:	9903      	ldr	r1, [sp, #12]
 800b89c:	4648      	mov	r0, r9
 800b89e:	9304      	str	r3, [sp, #16]
 800b8a0:	f000 fbec 	bl	800c07c <__lshift>
 800b8a4:	4621      	mov	r1, r4
 800b8a6:	9003      	str	r0, [sp, #12]
 800b8a8:	f000 fc54 	bl	800c154 <__mcmp>
 800b8ac:	2800      	cmp	r0, #0
 800b8ae:	9b04      	ldr	r3, [sp, #16]
 800b8b0:	dc02      	bgt.n	800b8b8 <_dtoa_r+0xa80>
 800b8b2:	d1e0      	bne.n	800b876 <_dtoa_r+0xa3e>
 800b8b4:	07da      	lsls	r2, r3, #31
 800b8b6:	d5de      	bpl.n	800b876 <_dtoa_r+0xa3e>
 800b8b8:	2b39      	cmp	r3, #57	@ 0x39
 800b8ba:	d1da      	bne.n	800b872 <_dtoa_r+0xa3a>
 800b8bc:	2339      	movs	r3, #57	@ 0x39
 800b8be:	f88b 3000 	strb.w	r3, [fp]
 800b8c2:	4633      	mov	r3, r6
 800b8c4:	461e      	mov	r6, r3
 800b8c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b8ca:	3b01      	subs	r3, #1
 800b8cc:	2a39      	cmp	r2, #57	@ 0x39
 800b8ce:	d04e      	beq.n	800b96e <_dtoa_r+0xb36>
 800b8d0:	3201      	adds	r2, #1
 800b8d2:	701a      	strb	r2, [r3, #0]
 800b8d4:	e501      	b.n	800b2da <_dtoa_r+0x4a2>
 800b8d6:	2a00      	cmp	r2, #0
 800b8d8:	dd03      	ble.n	800b8e2 <_dtoa_r+0xaaa>
 800b8da:	2b39      	cmp	r3, #57	@ 0x39
 800b8dc:	d0ee      	beq.n	800b8bc <_dtoa_r+0xa84>
 800b8de:	3301      	adds	r3, #1
 800b8e0:	e7c9      	b.n	800b876 <_dtoa_r+0xa3e>
 800b8e2:	9a04      	ldr	r2, [sp, #16]
 800b8e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b8ea:	428a      	cmp	r2, r1
 800b8ec:	d028      	beq.n	800b940 <_dtoa_r+0xb08>
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	220a      	movs	r2, #10
 800b8f2:	9903      	ldr	r1, [sp, #12]
 800b8f4:	4648      	mov	r0, r9
 800b8f6:	f000 f9d3 	bl	800bca0 <__multadd>
 800b8fa:	42af      	cmp	r7, r5
 800b8fc:	9003      	str	r0, [sp, #12]
 800b8fe:	f04f 0300 	mov.w	r3, #0
 800b902:	f04f 020a 	mov.w	r2, #10
 800b906:	4639      	mov	r1, r7
 800b908:	4648      	mov	r0, r9
 800b90a:	d107      	bne.n	800b91c <_dtoa_r+0xae4>
 800b90c:	f000 f9c8 	bl	800bca0 <__multadd>
 800b910:	4607      	mov	r7, r0
 800b912:	4605      	mov	r5, r0
 800b914:	9b04      	ldr	r3, [sp, #16]
 800b916:	3301      	adds	r3, #1
 800b918:	9304      	str	r3, [sp, #16]
 800b91a:	e777      	b.n	800b80c <_dtoa_r+0x9d4>
 800b91c:	f000 f9c0 	bl	800bca0 <__multadd>
 800b920:	4629      	mov	r1, r5
 800b922:	4607      	mov	r7, r0
 800b924:	2300      	movs	r3, #0
 800b926:	220a      	movs	r2, #10
 800b928:	4648      	mov	r0, r9
 800b92a:	f000 f9b9 	bl	800bca0 <__multadd>
 800b92e:	4605      	mov	r5, r0
 800b930:	e7f0      	b.n	800b914 <_dtoa_r+0xadc>
 800b932:	f1bb 0f00 	cmp.w	fp, #0
 800b936:	bfcc      	ite	gt
 800b938:	465e      	movgt	r6, fp
 800b93a:	2601      	movle	r6, #1
 800b93c:	2700      	movs	r7, #0
 800b93e:	4456      	add	r6, sl
 800b940:	2201      	movs	r2, #1
 800b942:	9903      	ldr	r1, [sp, #12]
 800b944:	4648      	mov	r0, r9
 800b946:	9304      	str	r3, [sp, #16]
 800b948:	f000 fb98 	bl	800c07c <__lshift>
 800b94c:	4621      	mov	r1, r4
 800b94e:	9003      	str	r0, [sp, #12]
 800b950:	f000 fc00 	bl	800c154 <__mcmp>
 800b954:	2800      	cmp	r0, #0
 800b956:	dcb4      	bgt.n	800b8c2 <_dtoa_r+0xa8a>
 800b958:	d102      	bne.n	800b960 <_dtoa_r+0xb28>
 800b95a:	9b04      	ldr	r3, [sp, #16]
 800b95c:	07db      	lsls	r3, r3, #31
 800b95e:	d4b0      	bmi.n	800b8c2 <_dtoa_r+0xa8a>
 800b960:	4633      	mov	r3, r6
 800b962:	461e      	mov	r6, r3
 800b964:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b968:	2a30      	cmp	r2, #48	@ 0x30
 800b96a:	d0fa      	beq.n	800b962 <_dtoa_r+0xb2a>
 800b96c:	e4b5      	b.n	800b2da <_dtoa_r+0x4a2>
 800b96e:	459a      	cmp	sl, r3
 800b970:	d1a8      	bne.n	800b8c4 <_dtoa_r+0xa8c>
 800b972:	2331      	movs	r3, #49	@ 0x31
 800b974:	f108 0801 	add.w	r8, r8, #1
 800b978:	f88a 3000 	strb.w	r3, [sl]
 800b97c:	e4ad      	b.n	800b2da <_dtoa_r+0x4a2>
 800b97e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b980:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b9dc <_dtoa_r+0xba4>
 800b984:	b11b      	cbz	r3, 800b98e <_dtoa_r+0xb56>
 800b986:	f10a 0308 	add.w	r3, sl, #8
 800b98a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b98c:	6013      	str	r3, [r2, #0]
 800b98e:	4650      	mov	r0, sl
 800b990:	b017      	add	sp, #92	@ 0x5c
 800b992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b996:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b998:	2b01      	cmp	r3, #1
 800b99a:	f77f ae2e 	ble.w	800b5fa <_dtoa_r+0x7c2>
 800b99e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9a2:	2001      	movs	r0, #1
 800b9a4:	e64d      	b.n	800b642 <_dtoa_r+0x80a>
 800b9a6:	f1bb 0f00 	cmp.w	fp, #0
 800b9aa:	f77f aed9 	ble.w	800b760 <_dtoa_r+0x928>
 800b9ae:	4656      	mov	r6, sl
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	9803      	ldr	r0, [sp, #12]
 800b9b4:	f7ff f9b7 	bl	800ad26 <quorem>
 800b9b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b9bc:	f806 3b01 	strb.w	r3, [r6], #1
 800b9c0:	eba6 020a 	sub.w	r2, r6, sl
 800b9c4:	4593      	cmp	fp, r2
 800b9c6:	ddb4      	ble.n	800b932 <_dtoa_r+0xafa>
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	220a      	movs	r2, #10
 800b9cc:	4648      	mov	r0, r9
 800b9ce:	9903      	ldr	r1, [sp, #12]
 800b9d0:	f000 f966 	bl	800bca0 <__multadd>
 800b9d4:	9003      	str	r0, [sp, #12]
 800b9d6:	e7eb      	b.n	800b9b0 <_dtoa_r+0xb78>
 800b9d8:	0800ede1 	.word	0x0800ede1
 800b9dc:	0800ed65 	.word	0x0800ed65

0800b9e0 <_free_r>:
 800b9e0:	b538      	push	{r3, r4, r5, lr}
 800b9e2:	4605      	mov	r5, r0
 800b9e4:	2900      	cmp	r1, #0
 800b9e6:	d040      	beq.n	800ba6a <_free_r+0x8a>
 800b9e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9ec:	1f0c      	subs	r4, r1, #4
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	bfb8      	it	lt
 800b9f2:	18e4      	addlt	r4, r4, r3
 800b9f4:	f000 f8e6 	bl	800bbc4 <__malloc_lock>
 800b9f8:	4a1c      	ldr	r2, [pc, #112]	@ (800ba6c <_free_r+0x8c>)
 800b9fa:	6813      	ldr	r3, [r2, #0]
 800b9fc:	b933      	cbnz	r3, 800ba0c <_free_r+0x2c>
 800b9fe:	6063      	str	r3, [r4, #4]
 800ba00:	6014      	str	r4, [r2, #0]
 800ba02:	4628      	mov	r0, r5
 800ba04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba08:	f000 b8e2 	b.w	800bbd0 <__malloc_unlock>
 800ba0c:	42a3      	cmp	r3, r4
 800ba0e:	d908      	bls.n	800ba22 <_free_r+0x42>
 800ba10:	6820      	ldr	r0, [r4, #0]
 800ba12:	1821      	adds	r1, r4, r0
 800ba14:	428b      	cmp	r3, r1
 800ba16:	bf01      	itttt	eq
 800ba18:	6819      	ldreq	r1, [r3, #0]
 800ba1a:	685b      	ldreq	r3, [r3, #4]
 800ba1c:	1809      	addeq	r1, r1, r0
 800ba1e:	6021      	streq	r1, [r4, #0]
 800ba20:	e7ed      	b.n	800b9fe <_free_r+0x1e>
 800ba22:	461a      	mov	r2, r3
 800ba24:	685b      	ldr	r3, [r3, #4]
 800ba26:	b10b      	cbz	r3, 800ba2c <_free_r+0x4c>
 800ba28:	42a3      	cmp	r3, r4
 800ba2a:	d9fa      	bls.n	800ba22 <_free_r+0x42>
 800ba2c:	6811      	ldr	r1, [r2, #0]
 800ba2e:	1850      	adds	r0, r2, r1
 800ba30:	42a0      	cmp	r0, r4
 800ba32:	d10b      	bne.n	800ba4c <_free_r+0x6c>
 800ba34:	6820      	ldr	r0, [r4, #0]
 800ba36:	4401      	add	r1, r0
 800ba38:	1850      	adds	r0, r2, r1
 800ba3a:	4283      	cmp	r3, r0
 800ba3c:	6011      	str	r1, [r2, #0]
 800ba3e:	d1e0      	bne.n	800ba02 <_free_r+0x22>
 800ba40:	6818      	ldr	r0, [r3, #0]
 800ba42:	685b      	ldr	r3, [r3, #4]
 800ba44:	4408      	add	r0, r1
 800ba46:	6010      	str	r0, [r2, #0]
 800ba48:	6053      	str	r3, [r2, #4]
 800ba4a:	e7da      	b.n	800ba02 <_free_r+0x22>
 800ba4c:	d902      	bls.n	800ba54 <_free_r+0x74>
 800ba4e:	230c      	movs	r3, #12
 800ba50:	602b      	str	r3, [r5, #0]
 800ba52:	e7d6      	b.n	800ba02 <_free_r+0x22>
 800ba54:	6820      	ldr	r0, [r4, #0]
 800ba56:	1821      	adds	r1, r4, r0
 800ba58:	428b      	cmp	r3, r1
 800ba5a:	bf01      	itttt	eq
 800ba5c:	6819      	ldreq	r1, [r3, #0]
 800ba5e:	685b      	ldreq	r3, [r3, #4]
 800ba60:	1809      	addeq	r1, r1, r0
 800ba62:	6021      	streq	r1, [r4, #0]
 800ba64:	6063      	str	r3, [r4, #4]
 800ba66:	6054      	str	r4, [r2, #4]
 800ba68:	e7cb      	b.n	800ba02 <_free_r+0x22>
 800ba6a:	bd38      	pop	{r3, r4, r5, pc}
 800ba6c:	20003a68 	.word	0x20003a68

0800ba70 <malloc>:
 800ba70:	4b02      	ldr	r3, [pc, #8]	@ (800ba7c <malloc+0xc>)
 800ba72:	4601      	mov	r1, r0
 800ba74:	6818      	ldr	r0, [r3, #0]
 800ba76:	f000 b825 	b.w	800bac4 <_malloc_r>
 800ba7a:	bf00      	nop
 800ba7c:	20000024 	.word	0x20000024

0800ba80 <sbrk_aligned>:
 800ba80:	b570      	push	{r4, r5, r6, lr}
 800ba82:	4e0f      	ldr	r6, [pc, #60]	@ (800bac0 <sbrk_aligned+0x40>)
 800ba84:	460c      	mov	r4, r1
 800ba86:	6831      	ldr	r1, [r6, #0]
 800ba88:	4605      	mov	r5, r0
 800ba8a:	b911      	cbnz	r1, 800ba92 <sbrk_aligned+0x12>
 800ba8c:	f002 fb80 	bl	800e190 <_sbrk_r>
 800ba90:	6030      	str	r0, [r6, #0]
 800ba92:	4621      	mov	r1, r4
 800ba94:	4628      	mov	r0, r5
 800ba96:	f002 fb7b 	bl	800e190 <_sbrk_r>
 800ba9a:	1c43      	adds	r3, r0, #1
 800ba9c:	d103      	bne.n	800baa6 <sbrk_aligned+0x26>
 800ba9e:	f04f 34ff 	mov.w	r4, #4294967295
 800baa2:	4620      	mov	r0, r4
 800baa4:	bd70      	pop	{r4, r5, r6, pc}
 800baa6:	1cc4      	adds	r4, r0, #3
 800baa8:	f024 0403 	bic.w	r4, r4, #3
 800baac:	42a0      	cmp	r0, r4
 800baae:	d0f8      	beq.n	800baa2 <sbrk_aligned+0x22>
 800bab0:	1a21      	subs	r1, r4, r0
 800bab2:	4628      	mov	r0, r5
 800bab4:	f002 fb6c 	bl	800e190 <_sbrk_r>
 800bab8:	3001      	adds	r0, #1
 800baba:	d1f2      	bne.n	800baa2 <sbrk_aligned+0x22>
 800babc:	e7ef      	b.n	800ba9e <sbrk_aligned+0x1e>
 800babe:	bf00      	nop
 800bac0:	20003a64 	.word	0x20003a64

0800bac4 <_malloc_r>:
 800bac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bac8:	1ccd      	adds	r5, r1, #3
 800baca:	f025 0503 	bic.w	r5, r5, #3
 800bace:	3508      	adds	r5, #8
 800bad0:	2d0c      	cmp	r5, #12
 800bad2:	bf38      	it	cc
 800bad4:	250c      	movcc	r5, #12
 800bad6:	2d00      	cmp	r5, #0
 800bad8:	4606      	mov	r6, r0
 800bada:	db01      	blt.n	800bae0 <_malloc_r+0x1c>
 800badc:	42a9      	cmp	r1, r5
 800bade:	d904      	bls.n	800baea <_malloc_r+0x26>
 800bae0:	230c      	movs	r3, #12
 800bae2:	6033      	str	r3, [r6, #0]
 800bae4:	2000      	movs	r0, #0
 800bae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bbc0 <_malloc_r+0xfc>
 800baee:	f000 f869 	bl	800bbc4 <__malloc_lock>
 800baf2:	f8d8 3000 	ldr.w	r3, [r8]
 800baf6:	461c      	mov	r4, r3
 800baf8:	bb44      	cbnz	r4, 800bb4c <_malloc_r+0x88>
 800bafa:	4629      	mov	r1, r5
 800bafc:	4630      	mov	r0, r6
 800bafe:	f7ff ffbf 	bl	800ba80 <sbrk_aligned>
 800bb02:	1c43      	adds	r3, r0, #1
 800bb04:	4604      	mov	r4, r0
 800bb06:	d158      	bne.n	800bbba <_malloc_r+0xf6>
 800bb08:	f8d8 4000 	ldr.w	r4, [r8]
 800bb0c:	4627      	mov	r7, r4
 800bb0e:	2f00      	cmp	r7, #0
 800bb10:	d143      	bne.n	800bb9a <_malloc_r+0xd6>
 800bb12:	2c00      	cmp	r4, #0
 800bb14:	d04b      	beq.n	800bbae <_malloc_r+0xea>
 800bb16:	6823      	ldr	r3, [r4, #0]
 800bb18:	4639      	mov	r1, r7
 800bb1a:	4630      	mov	r0, r6
 800bb1c:	eb04 0903 	add.w	r9, r4, r3
 800bb20:	f002 fb36 	bl	800e190 <_sbrk_r>
 800bb24:	4581      	cmp	r9, r0
 800bb26:	d142      	bne.n	800bbae <_malloc_r+0xea>
 800bb28:	6821      	ldr	r1, [r4, #0]
 800bb2a:	4630      	mov	r0, r6
 800bb2c:	1a6d      	subs	r5, r5, r1
 800bb2e:	4629      	mov	r1, r5
 800bb30:	f7ff ffa6 	bl	800ba80 <sbrk_aligned>
 800bb34:	3001      	adds	r0, #1
 800bb36:	d03a      	beq.n	800bbae <_malloc_r+0xea>
 800bb38:	6823      	ldr	r3, [r4, #0]
 800bb3a:	442b      	add	r3, r5
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb42:	685a      	ldr	r2, [r3, #4]
 800bb44:	bb62      	cbnz	r2, 800bba0 <_malloc_r+0xdc>
 800bb46:	f8c8 7000 	str.w	r7, [r8]
 800bb4a:	e00f      	b.n	800bb6c <_malloc_r+0xa8>
 800bb4c:	6822      	ldr	r2, [r4, #0]
 800bb4e:	1b52      	subs	r2, r2, r5
 800bb50:	d420      	bmi.n	800bb94 <_malloc_r+0xd0>
 800bb52:	2a0b      	cmp	r2, #11
 800bb54:	d917      	bls.n	800bb86 <_malloc_r+0xc2>
 800bb56:	1961      	adds	r1, r4, r5
 800bb58:	42a3      	cmp	r3, r4
 800bb5a:	6025      	str	r5, [r4, #0]
 800bb5c:	bf18      	it	ne
 800bb5e:	6059      	strne	r1, [r3, #4]
 800bb60:	6863      	ldr	r3, [r4, #4]
 800bb62:	bf08      	it	eq
 800bb64:	f8c8 1000 	streq.w	r1, [r8]
 800bb68:	5162      	str	r2, [r4, r5]
 800bb6a:	604b      	str	r3, [r1, #4]
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	f000 f82f 	bl	800bbd0 <__malloc_unlock>
 800bb72:	f104 000b 	add.w	r0, r4, #11
 800bb76:	1d23      	adds	r3, r4, #4
 800bb78:	f020 0007 	bic.w	r0, r0, #7
 800bb7c:	1ac2      	subs	r2, r0, r3
 800bb7e:	bf1c      	itt	ne
 800bb80:	1a1b      	subne	r3, r3, r0
 800bb82:	50a3      	strne	r3, [r4, r2]
 800bb84:	e7af      	b.n	800bae6 <_malloc_r+0x22>
 800bb86:	6862      	ldr	r2, [r4, #4]
 800bb88:	42a3      	cmp	r3, r4
 800bb8a:	bf0c      	ite	eq
 800bb8c:	f8c8 2000 	streq.w	r2, [r8]
 800bb90:	605a      	strne	r2, [r3, #4]
 800bb92:	e7eb      	b.n	800bb6c <_malloc_r+0xa8>
 800bb94:	4623      	mov	r3, r4
 800bb96:	6864      	ldr	r4, [r4, #4]
 800bb98:	e7ae      	b.n	800baf8 <_malloc_r+0x34>
 800bb9a:	463c      	mov	r4, r7
 800bb9c:	687f      	ldr	r7, [r7, #4]
 800bb9e:	e7b6      	b.n	800bb0e <_malloc_r+0x4a>
 800bba0:	461a      	mov	r2, r3
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	42a3      	cmp	r3, r4
 800bba6:	d1fb      	bne.n	800bba0 <_malloc_r+0xdc>
 800bba8:	2300      	movs	r3, #0
 800bbaa:	6053      	str	r3, [r2, #4]
 800bbac:	e7de      	b.n	800bb6c <_malloc_r+0xa8>
 800bbae:	230c      	movs	r3, #12
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	6033      	str	r3, [r6, #0]
 800bbb4:	f000 f80c 	bl	800bbd0 <__malloc_unlock>
 800bbb8:	e794      	b.n	800bae4 <_malloc_r+0x20>
 800bbba:	6005      	str	r5, [r0, #0]
 800bbbc:	e7d6      	b.n	800bb6c <_malloc_r+0xa8>
 800bbbe:	bf00      	nop
 800bbc0:	20003a68 	.word	0x20003a68

0800bbc4 <__malloc_lock>:
 800bbc4:	4801      	ldr	r0, [pc, #4]	@ (800bbcc <__malloc_lock+0x8>)
 800bbc6:	f7ff b884 	b.w	800acd2 <__retarget_lock_acquire_recursive>
 800bbca:	bf00      	nop
 800bbcc:	20003a60 	.word	0x20003a60

0800bbd0 <__malloc_unlock>:
 800bbd0:	4801      	ldr	r0, [pc, #4]	@ (800bbd8 <__malloc_unlock+0x8>)
 800bbd2:	f7ff b87f 	b.w	800acd4 <__retarget_lock_release_recursive>
 800bbd6:	bf00      	nop
 800bbd8:	20003a60 	.word	0x20003a60

0800bbdc <_Balloc>:
 800bbdc:	b570      	push	{r4, r5, r6, lr}
 800bbde:	69c6      	ldr	r6, [r0, #28]
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	460d      	mov	r5, r1
 800bbe4:	b976      	cbnz	r6, 800bc04 <_Balloc+0x28>
 800bbe6:	2010      	movs	r0, #16
 800bbe8:	f7ff ff42 	bl	800ba70 <malloc>
 800bbec:	4602      	mov	r2, r0
 800bbee:	61e0      	str	r0, [r4, #28]
 800bbf0:	b920      	cbnz	r0, 800bbfc <_Balloc+0x20>
 800bbf2:	216b      	movs	r1, #107	@ 0x6b
 800bbf4:	4b17      	ldr	r3, [pc, #92]	@ (800bc54 <_Balloc+0x78>)
 800bbf6:	4818      	ldr	r0, [pc, #96]	@ (800bc58 <_Balloc+0x7c>)
 800bbf8:	f7fd fe36 	bl	8009868 <__assert_func>
 800bbfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc00:	6006      	str	r6, [r0, #0]
 800bc02:	60c6      	str	r6, [r0, #12]
 800bc04:	69e6      	ldr	r6, [r4, #28]
 800bc06:	68f3      	ldr	r3, [r6, #12]
 800bc08:	b183      	cbz	r3, 800bc2c <_Balloc+0x50>
 800bc0a:	69e3      	ldr	r3, [r4, #28]
 800bc0c:	68db      	ldr	r3, [r3, #12]
 800bc0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc12:	b9b8      	cbnz	r0, 800bc44 <_Balloc+0x68>
 800bc14:	2101      	movs	r1, #1
 800bc16:	fa01 f605 	lsl.w	r6, r1, r5
 800bc1a:	1d72      	adds	r2, r6, #5
 800bc1c:	4620      	mov	r0, r4
 800bc1e:	0092      	lsls	r2, r2, #2
 800bc20:	f002 facc 	bl	800e1bc <_calloc_r>
 800bc24:	b160      	cbz	r0, 800bc40 <_Balloc+0x64>
 800bc26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc2a:	e00e      	b.n	800bc4a <_Balloc+0x6e>
 800bc2c:	2221      	movs	r2, #33	@ 0x21
 800bc2e:	2104      	movs	r1, #4
 800bc30:	4620      	mov	r0, r4
 800bc32:	f002 fac3 	bl	800e1bc <_calloc_r>
 800bc36:	69e3      	ldr	r3, [r4, #28]
 800bc38:	60f0      	str	r0, [r6, #12]
 800bc3a:	68db      	ldr	r3, [r3, #12]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d1e4      	bne.n	800bc0a <_Balloc+0x2e>
 800bc40:	2000      	movs	r0, #0
 800bc42:	bd70      	pop	{r4, r5, r6, pc}
 800bc44:	6802      	ldr	r2, [r0, #0]
 800bc46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bc50:	e7f7      	b.n	800bc42 <_Balloc+0x66>
 800bc52:	bf00      	nop
 800bc54:	0800ed72 	.word	0x0800ed72
 800bc58:	0800edf2 	.word	0x0800edf2

0800bc5c <_Bfree>:
 800bc5c:	b570      	push	{r4, r5, r6, lr}
 800bc5e:	69c6      	ldr	r6, [r0, #28]
 800bc60:	4605      	mov	r5, r0
 800bc62:	460c      	mov	r4, r1
 800bc64:	b976      	cbnz	r6, 800bc84 <_Bfree+0x28>
 800bc66:	2010      	movs	r0, #16
 800bc68:	f7ff ff02 	bl	800ba70 <malloc>
 800bc6c:	4602      	mov	r2, r0
 800bc6e:	61e8      	str	r0, [r5, #28]
 800bc70:	b920      	cbnz	r0, 800bc7c <_Bfree+0x20>
 800bc72:	218f      	movs	r1, #143	@ 0x8f
 800bc74:	4b08      	ldr	r3, [pc, #32]	@ (800bc98 <_Bfree+0x3c>)
 800bc76:	4809      	ldr	r0, [pc, #36]	@ (800bc9c <_Bfree+0x40>)
 800bc78:	f7fd fdf6 	bl	8009868 <__assert_func>
 800bc7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc80:	6006      	str	r6, [r0, #0]
 800bc82:	60c6      	str	r6, [r0, #12]
 800bc84:	b13c      	cbz	r4, 800bc96 <_Bfree+0x3a>
 800bc86:	69eb      	ldr	r3, [r5, #28]
 800bc88:	6862      	ldr	r2, [r4, #4]
 800bc8a:	68db      	ldr	r3, [r3, #12]
 800bc8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bc90:	6021      	str	r1, [r4, #0]
 800bc92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bc96:	bd70      	pop	{r4, r5, r6, pc}
 800bc98:	0800ed72 	.word	0x0800ed72
 800bc9c:	0800edf2 	.word	0x0800edf2

0800bca0 <__multadd>:
 800bca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bca4:	4607      	mov	r7, r0
 800bca6:	460c      	mov	r4, r1
 800bca8:	461e      	mov	r6, r3
 800bcaa:	2000      	movs	r0, #0
 800bcac:	690d      	ldr	r5, [r1, #16]
 800bcae:	f101 0c14 	add.w	ip, r1, #20
 800bcb2:	f8dc 3000 	ldr.w	r3, [ip]
 800bcb6:	3001      	adds	r0, #1
 800bcb8:	b299      	uxth	r1, r3
 800bcba:	fb02 6101 	mla	r1, r2, r1, r6
 800bcbe:	0c1e      	lsrs	r6, r3, #16
 800bcc0:	0c0b      	lsrs	r3, r1, #16
 800bcc2:	fb02 3306 	mla	r3, r2, r6, r3
 800bcc6:	b289      	uxth	r1, r1
 800bcc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bccc:	4285      	cmp	r5, r0
 800bcce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bcd2:	f84c 1b04 	str.w	r1, [ip], #4
 800bcd6:	dcec      	bgt.n	800bcb2 <__multadd+0x12>
 800bcd8:	b30e      	cbz	r6, 800bd1e <__multadd+0x7e>
 800bcda:	68a3      	ldr	r3, [r4, #8]
 800bcdc:	42ab      	cmp	r3, r5
 800bcde:	dc19      	bgt.n	800bd14 <__multadd+0x74>
 800bce0:	6861      	ldr	r1, [r4, #4]
 800bce2:	4638      	mov	r0, r7
 800bce4:	3101      	adds	r1, #1
 800bce6:	f7ff ff79 	bl	800bbdc <_Balloc>
 800bcea:	4680      	mov	r8, r0
 800bcec:	b928      	cbnz	r0, 800bcfa <__multadd+0x5a>
 800bcee:	4602      	mov	r2, r0
 800bcf0:	21ba      	movs	r1, #186	@ 0xba
 800bcf2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd24 <__multadd+0x84>)
 800bcf4:	480c      	ldr	r0, [pc, #48]	@ (800bd28 <__multadd+0x88>)
 800bcf6:	f7fd fdb7 	bl	8009868 <__assert_func>
 800bcfa:	6922      	ldr	r2, [r4, #16]
 800bcfc:	f104 010c 	add.w	r1, r4, #12
 800bd00:	3202      	adds	r2, #2
 800bd02:	0092      	lsls	r2, r2, #2
 800bd04:	300c      	adds	r0, #12
 800bd06:	f7fe fff4 	bl	800acf2 <memcpy>
 800bd0a:	4621      	mov	r1, r4
 800bd0c:	4638      	mov	r0, r7
 800bd0e:	f7ff ffa5 	bl	800bc5c <_Bfree>
 800bd12:	4644      	mov	r4, r8
 800bd14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd18:	3501      	adds	r5, #1
 800bd1a:	615e      	str	r6, [r3, #20]
 800bd1c:	6125      	str	r5, [r4, #16]
 800bd1e:	4620      	mov	r0, r4
 800bd20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd24:	0800ede1 	.word	0x0800ede1
 800bd28:	0800edf2 	.word	0x0800edf2

0800bd2c <__s2b>:
 800bd2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd30:	4615      	mov	r5, r2
 800bd32:	2209      	movs	r2, #9
 800bd34:	461f      	mov	r7, r3
 800bd36:	3308      	adds	r3, #8
 800bd38:	460c      	mov	r4, r1
 800bd3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800bd3e:	4606      	mov	r6, r0
 800bd40:	2201      	movs	r2, #1
 800bd42:	2100      	movs	r1, #0
 800bd44:	429a      	cmp	r2, r3
 800bd46:	db09      	blt.n	800bd5c <__s2b+0x30>
 800bd48:	4630      	mov	r0, r6
 800bd4a:	f7ff ff47 	bl	800bbdc <_Balloc>
 800bd4e:	b940      	cbnz	r0, 800bd62 <__s2b+0x36>
 800bd50:	4602      	mov	r2, r0
 800bd52:	21d3      	movs	r1, #211	@ 0xd3
 800bd54:	4b18      	ldr	r3, [pc, #96]	@ (800bdb8 <__s2b+0x8c>)
 800bd56:	4819      	ldr	r0, [pc, #100]	@ (800bdbc <__s2b+0x90>)
 800bd58:	f7fd fd86 	bl	8009868 <__assert_func>
 800bd5c:	0052      	lsls	r2, r2, #1
 800bd5e:	3101      	adds	r1, #1
 800bd60:	e7f0      	b.n	800bd44 <__s2b+0x18>
 800bd62:	9b08      	ldr	r3, [sp, #32]
 800bd64:	2d09      	cmp	r5, #9
 800bd66:	6143      	str	r3, [r0, #20]
 800bd68:	f04f 0301 	mov.w	r3, #1
 800bd6c:	6103      	str	r3, [r0, #16]
 800bd6e:	dd16      	ble.n	800bd9e <__s2b+0x72>
 800bd70:	f104 0909 	add.w	r9, r4, #9
 800bd74:	46c8      	mov	r8, r9
 800bd76:	442c      	add	r4, r5
 800bd78:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bd7c:	4601      	mov	r1, r0
 800bd7e:	220a      	movs	r2, #10
 800bd80:	4630      	mov	r0, r6
 800bd82:	3b30      	subs	r3, #48	@ 0x30
 800bd84:	f7ff ff8c 	bl	800bca0 <__multadd>
 800bd88:	45a0      	cmp	r8, r4
 800bd8a:	d1f5      	bne.n	800bd78 <__s2b+0x4c>
 800bd8c:	f1a5 0408 	sub.w	r4, r5, #8
 800bd90:	444c      	add	r4, r9
 800bd92:	1b2d      	subs	r5, r5, r4
 800bd94:	1963      	adds	r3, r4, r5
 800bd96:	42bb      	cmp	r3, r7
 800bd98:	db04      	blt.n	800bda4 <__s2b+0x78>
 800bd9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd9e:	2509      	movs	r5, #9
 800bda0:	340a      	adds	r4, #10
 800bda2:	e7f6      	b.n	800bd92 <__s2b+0x66>
 800bda4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bda8:	4601      	mov	r1, r0
 800bdaa:	220a      	movs	r2, #10
 800bdac:	4630      	mov	r0, r6
 800bdae:	3b30      	subs	r3, #48	@ 0x30
 800bdb0:	f7ff ff76 	bl	800bca0 <__multadd>
 800bdb4:	e7ee      	b.n	800bd94 <__s2b+0x68>
 800bdb6:	bf00      	nop
 800bdb8:	0800ede1 	.word	0x0800ede1
 800bdbc:	0800edf2 	.word	0x0800edf2

0800bdc0 <__hi0bits>:
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bdc6:	bf3a      	itte	cc
 800bdc8:	0403      	lslcc	r3, r0, #16
 800bdca:	2010      	movcc	r0, #16
 800bdcc:	2000      	movcs	r0, #0
 800bdce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bdd2:	bf3c      	itt	cc
 800bdd4:	021b      	lslcc	r3, r3, #8
 800bdd6:	3008      	addcc	r0, #8
 800bdd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bddc:	bf3c      	itt	cc
 800bdde:	011b      	lslcc	r3, r3, #4
 800bde0:	3004      	addcc	r0, #4
 800bde2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bde6:	bf3c      	itt	cc
 800bde8:	009b      	lslcc	r3, r3, #2
 800bdea:	3002      	addcc	r0, #2
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	db05      	blt.n	800bdfc <__hi0bits+0x3c>
 800bdf0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bdf4:	f100 0001 	add.w	r0, r0, #1
 800bdf8:	bf08      	it	eq
 800bdfa:	2020      	moveq	r0, #32
 800bdfc:	4770      	bx	lr

0800bdfe <__lo0bits>:
 800bdfe:	6803      	ldr	r3, [r0, #0]
 800be00:	4602      	mov	r2, r0
 800be02:	f013 0007 	ands.w	r0, r3, #7
 800be06:	d00b      	beq.n	800be20 <__lo0bits+0x22>
 800be08:	07d9      	lsls	r1, r3, #31
 800be0a:	d421      	bmi.n	800be50 <__lo0bits+0x52>
 800be0c:	0798      	lsls	r0, r3, #30
 800be0e:	bf49      	itett	mi
 800be10:	085b      	lsrmi	r3, r3, #1
 800be12:	089b      	lsrpl	r3, r3, #2
 800be14:	2001      	movmi	r0, #1
 800be16:	6013      	strmi	r3, [r2, #0]
 800be18:	bf5c      	itt	pl
 800be1a:	2002      	movpl	r0, #2
 800be1c:	6013      	strpl	r3, [r2, #0]
 800be1e:	4770      	bx	lr
 800be20:	b299      	uxth	r1, r3
 800be22:	b909      	cbnz	r1, 800be28 <__lo0bits+0x2a>
 800be24:	2010      	movs	r0, #16
 800be26:	0c1b      	lsrs	r3, r3, #16
 800be28:	b2d9      	uxtb	r1, r3
 800be2a:	b909      	cbnz	r1, 800be30 <__lo0bits+0x32>
 800be2c:	3008      	adds	r0, #8
 800be2e:	0a1b      	lsrs	r3, r3, #8
 800be30:	0719      	lsls	r1, r3, #28
 800be32:	bf04      	itt	eq
 800be34:	091b      	lsreq	r3, r3, #4
 800be36:	3004      	addeq	r0, #4
 800be38:	0799      	lsls	r1, r3, #30
 800be3a:	bf04      	itt	eq
 800be3c:	089b      	lsreq	r3, r3, #2
 800be3e:	3002      	addeq	r0, #2
 800be40:	07d9      	lsls	r1, r3, #31
 800be42:	d403      	bmi.n	800be4c <__lo0bits+0x4e>
 800be44:	085b      	lsrs	r3, r3, #1
 800be46:	f100 0001 	add.w	r0, r0, #1
 800be4a:	d003      	beq.n	800be54 <__lo0bits+0x56>
 800be4c:	6013      	str	r3, [r2, #0]
 800be4e:	4770      	bx	lr
 800be50:	2000      	movs	r0, #0
 800be52:	4770      	bx	lr
 800be54:	2020      	movs	r0, #32
 800be56:	4770      	bx	lr

0800be58 <__i2b>:
 800be58:	b510      	push	{r4, lr}
 800be5a:	460c      	mov	r4, r1
 800be5c:	2101      	movs	r1, #1
 800be5e:	f7ff febd 	bl	800bbdc <_Balloc>
 800be62:	4602      	mov	r2, r0
 800be64:	b928      	cbnz	r0, 800be72 <__i2b+0x1a>
 800be66:	f240 1145 	movw	r1, #325	@ 0x145
 800be6a:	4b04      	ldr	r3, [pc, #16]	@ (800be7c <__i2b+0x24>)
 800be6c:	4804      	ldr	r0, [pc, #16]	@ (800be80 <__i2b+0x28>)
 800be6e:	f7fd fcfb 	bl	8009868 <__assert_func>
 800be72:	2301      	movs	r3, #1
 800be74:	6144      	str	r4, [r0, #20]
 800be76:	6103      	str	r3, [r0, #16]
 800be78:	bd10      	pop	{r4, pc}
 800be7a:	bf00      	nop
 800be7c:	0800ede1 	.word	0x0800ede1
 800be80:	0800edf2 	.word	0x0800edf2

0800be84 <__multiply>:
 800be84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be88:	4617      	mov	r7, r2
 800be8a:	690a      	ldr	r2, [r1, #16]
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	4689      	mov	r9, r1
 800be90:	429a      	cmp	r2, r3
 800be92:	bfa2      	ittt	ge
 800be94:	463b      	movge	r3, r7
 800be96:	460f      	movge	r7, r1
 800be98:	4699      	movge	r9, r3
 800be9a:	693d      	ldr	r5, [r7, #16]
 800be9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	6879      	ldr	r1, [r7, #4]
 800bea4:	eb05 060a 	add.w	r6, r5, sl
 800bea8:	42b3      	cmp	r3, r6
 800beaa:	b085      	sub	sp, #20
 800beac:	bfb8      	it	lt
 800beae:	3101      	addlt	r1, #1
 800beb0:	f7ff fe94 	bl	800bbdc <_Balloc>
 800beb4:	b930      	cbnz	r0, 800bec4 <__multiply+0x40>
 800beb6:	4602      	mov	r2, r0
 800beb8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bebc:	4b40      	ldr	r3, [pc, #256]	@ (800bfc0 <__multiply+0x13c>)
 800bebe:	4841      	ldr	r0, [pc, #260]	@ (800bfc4 <__multiply+0x140>)
 800bec0:	f7fd fcd2 	bl	8009868 <__assert_func>
 800bec4:	f100 0414 	add.w	r4, r0, #20
 800bec8:	4623      	mov	r3, r4
 800beca:	2200      	movs	r2, #0
 800becc:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bed0:	4573      	cmp	r3, lr
 800bed2:	d320      	bcc.n	800bf16 <__multiply+0x92>
 800bed4:	f107 0814 	add.w	r8, r7, #20
 800bed8:	f109 0114 	add.w	r1, r9, #20
 800bedc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bee0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bee4:	9302      	str	r3, [sp, #8]
 800bee6:	1beb      	subs	r3, r5, r7
 800bee8:	3b15      	subs	r3, #21
 800beea:	f023 0303 	bic.w	r3, r3, #3
 800beee:	3304      	adds	r3, #4
 800bef0:	3715      	adds	r7, #21
 800bef2:	42bd      	cmp	r5, r7
 800bef4:	bf38      	it	cc
 800bef6:	2304      	movcc	r3, #4
 800bef8:	9301      	str	r3, [sp, #4]
 800befa:	9b02      	ldr	r3, [sp, #8]
 800befc:	9103      	str	r1, [sp, #12]
 800befe:	428b      	cmp	r3, r1
 800bf00:	d80c      	bhi.n	800bf1c <__multiply+0x98>
 800bf02:	2e00      	cmp	r6, #0
 800bf04:	dd03      	ble.n	800bf0e <__multiply+0x8a>
 800bf06:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d055      	beq.n	800bfba <__multiply+0x136>
 800bf0e:	6106      	str	r6, [r0, #16]
 800bf10:	b005      	add	sp, #20
 800bf12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf16:	f843 2b04 	str.w	r2, [r3], #4
 800bf1a:	e7d9      	b.n	800bed0 <__multiply+0x4c>
 800bf1c:	f8b1 a000 	ldrh.w	sl, [r1]
 800bf20:	f1ba 0f00 	cmp.w	sl, #0
 800bf24:	d01f      	beq.n	800bf66 <__multiply+0xe2>
 800bf26:	46c4      	mov	ip, r8
 800bf28:	46a1      	mov	r9, r4
 800bf2a:	2700      	movs	r7, #0
 800bf2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bf30:	f8d9 3000 	ldr.w	r3, [r9]
 800bf34:	fa1f fb82 	uxth.w	fp, r2
 800bf38:	b29b      	uxth	r3, r3
 800bf3a:	fb0a 330b 	mla	r3, sl, fp, r3
 800bf3e:	443b      	add	r3, r7
 800bf40:	f8d9 7000 	ldr.w	r7, [r9]
 800bf44:	0c12      	lsrs	r2, r2, #16
 800bf46:	0c3f      	lsrs	r7, r7, #16
 800bf48:	fb0a 7202 	mla	r2, sl, r2, r7
 800bf4c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bf50:	b29b      	uxth	r3, r3
 800bf52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf56:	4565      	cmp	r5, ip
 800bf58:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bf5c:	f849 3b04 	str.w	r3, [r9], #4
 800bf60:	d8e4      	bhi.n	800bf2c <__multiply+0xa8>
 800bf62:	9b01      	ldr	r3, [sp, #4]
 800bf64:	50e7      	str	r7, [r4, r3]
 800bf66:	9b03      	ldr	r3, [sp, #12]
 800bf68:	3104      	adds	r1, #4
 800bf6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bf6e:	f1b9 0f00 	cmp.w	r9, #0
 800bf72:	d020      	beq.n	800bfb6 <__multiply+0x132>
 800bf74:	4647      	mov	r7, r8
 800bf76:	46a4      	mov	ip, r4
 800bf78:	f04f 0a00 	mov.w	sl, #0
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	f8b7 b000 	ldrh.w	fp, [r7]
 800bf82:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bf86:	b29b      	uxth	r3, r3
 800bf88:	fb09 220b 	mla	r2, r9, fp, r2
 800bf8c:	4452      	add	r2, sl
 800bf8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf92:	f84c 3b04 	str.w	r3, [ip], #4
 800bf96:	f857 3b04 	ldr.w	r3, [r7], #4
 800bf9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bf9e:	f8bc 3000 	ldrh.w	r3, [ip]
 800bfa2:	42bd      	cmp	r5, r7
 800bfa4:	fb09 330a 	mla	r3, r9, sl, r3
 800bfa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bfac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfb0:	d8e5      	bhi.n	800bf7e <__multiply+0xfa>
 800bfb2:	9a01      	ldr	r2, [sp, #4]
 800bfb4:	50a3      	str	r3, [r4, r2]
 800bfb6:	3404      	adds	r4, #4
 800bfb8:	e79f      	b.n	800befa <__multiply+0x76>
 800bfba:	3e01      	subs	r6, #1
 800bfbc:	e7a1      	b.n	800bf02 <__multiply+0x7e>
 800bfbe:	bf00      	nop
 800bfc0:	0800ede1 	.word	0x0800ede1
 800bfc4:	0800edf2 	.word	0x0800edf2

0800bfc8 <__pow5mult>:
 800bfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfcc:	4615      	mov	r5, r2
 800bfce:	f012 0203 	ands.w	r2, r2, #3
 800bfd2:	4607      	mov	r7, r0
 800bfd4:	460e      	mov	r6, r1
 800bfd6:	d007      	beq.n	800bfe8 <__pow5mult+0x20>
 800bfd8:	4c25      	ldr	r4, [pc, #148]	@ (800c070 <__pow5mult+0xa8>)
 800bfda:	3a01      	subs	r2, #1
 800bfdc:	2300      	movs	r3, #0
 800bfde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bfe2:	f7ff fe5d 	bl	800bca0 <__multadd>
 800bfe6:	4606      	mov	r6, r0
 800bfe8:	10ad      	asrs	r5, r5, #2
 800bfea:	d03d      	beq.n	800c068 <__pow5mult+0xa0>
 800bfec:	69fc      	ldr	r4, [r7, #28]
 800bfee:	b97c      	cbnz	r4, 800c010 <__pow5mult+0x48>
 800bff0:	2010      	movs	r0, #16
 800bff2:	f7ff fd3d 	bl	800ba70 <malloc>
 800bff6:	4602      	mov	r2, r0
 800bff8:	61f8      	str	r0, [r7, #28]
 800bffa:	b928      	cbnz	r0, 800c008 <__pow5mult+0x40>
 800bffc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c000:	4b1c      	ldr	r3, [pc, #112]	@ (800c074 <__pow5mult+0xac>)
 800c002:	481d      	ldr	r0, [pc, #116]	@ (800c078 <__pow5mult+0xb0>)
 800c004:	f7fd fc30 	bl	8009868 <__assert_func>
 800c008:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c00c:	6004      	str	r4, [r0, #0]
 800c00e:	60c4      	str	r4, [r0, #12]
 800c010:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c014:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c018:	b94c      	cbnz	r4, 800c02e <__pow5mult+0x66>
 800c01a:	f240 2171 	movw	r1, #625	@ 0x271
 800c01e:	4638      	mov	r0, r7
 800c020:	f7ff ff1a 	bl	800be58 <__i2b>
 800c024:	2300      	movs	r3, #0
 800c026:	4604      	mov	r4, r0
 800c028:	f8c8 0008 	str.w	r0, [r8, #8]
 800c02c:	6003      	str	r3, [r0, #0]
 800c02e:	f04f 0900 	mov.w	r9, #0
 800c032:	07eb      	lsls	r3, r5, #31
 800c034:	d50a      	bpl.n	800c04c <__pow5mult+0x84>
 800c036:	4631      	mov	r1, r6
 800c038:	4622      	mov	r2, r4
 800c03a:	4638      	mov	r0, r7
 800c03c:	f7ff ff22 	bl	800be84 <__multiply>
 800c040:	4680      	mov	r8, r0
 800c042:	4631      	mov	r1, r6
 800c044:	4638      	mov	r0, r7
 800c046:	f7ff fe09 	bl	800bc5c <_Bfree>
 800c04a:	4646      	mov	r6, r8
 800c04c:	106d      	asrs	r5, r5, #1
 800c04e:	d00b      	beq.n	800c068 <__pow5mult+0xa0>
 800c050:	6820      	ldr	r0, [r4, #0]
 800c052:	b938      	cbnz	r0, 800c064 <__pow5mult+0x9c>
 800c054:	4622      	mov	r2, r4
 800c056:	4621      	mov	r1, r4
 800c058:	4638      	mov	r0, r7
 800c05a:	f7ff ff13 	bl	800be84 <__multiply>
 800c05e:	6020      	str	r0, [r4, #0]
 800c060:	f8c0 9000 	str.w	r9, [r0]
 800c064:	4604      	mov	r4, r0
 800c066:	e7e4      	b.n	800c032 <__pow5mult+0x6a>
 800c068:	4630      	mov	r0, r6
 800c06a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c06e:	bf00      	nop
 800c070:	0800eee4 	.word	0x0800eee4
 800c074:	0800ed72 	.word	0x0800ed72
 800c078:	0800edf2 	.word	0x0800edf2

0800c07c <__lshift>:
 800c07c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c080:	460c      	mov	r4, r1
 800c082:	4607      	mov	r7, r0
 800c084:	4691      	mov	r9, r2
 800c086:	6923      	ldr	r3, [r4, #16]
 800c088:	6849      	ldr	r1, [r1, #4]
 800c08a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c08e:	68a3      	ldr	r3, [r4, #8]
 800c090:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c094:	f108 0601 	add.w	r6, r8, #1
 800c098:	42b3      	cmp	r3, r6
 800c09a:	db0b      	blt.n	800c0b4 <__lshift+0x38>
 800c09c:	4638      	mov	r0, r7
 800c09e:	f7ff fd9d 	bl	800bbdc <_Balloc>
 800c0a2:	4605      	mov	r5, r0
 800c0a4:	b948      	cbnz	r0, 800c0ba <__lshift+0x3e>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c0ac:	4b27      	ldr	r3, [pc, #156]	@ (800c14c <__lshift+0xd0>)
 800c0ae:	4828      	ldr	r0, [pc, #160]	@ (800c150 <__lshift+0xd4>)
 800c0b0:	f7fd fbda 	bl	8009868 <__assert_func>
 800c0b4:	3101      	adds	r1, #1
 800c0b6:	005b      	lsls	r3, r3, #1
 800c0b8:	e7ee      	b.n	800c098 <__lshift+0x1c>
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	f100 0114 	add.w	r1, r0, #20
 800c0c0:	f100 0210 	add.w	r2, r0, #16
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	4553      	cmp	r3, sl
 800c0c8:	db33      	blt.n	800c132 <__lshift+0xb6>
 800c0ca:	6920      	ldr	r0, [r4, #16]
 800c0cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c0d0:	f104 0314 	add.w	r3, r4, #20
 800c0d4:	f019 091f 	ands.w	r9, r9, #31
 800c0d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c0dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c0e0:	d02b      	beq.n	800c13a <__lshift+0xbe>
 800c0e2:	468a      	mov	sl, r1
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f1c9 0e20 	rsb	lr, r9, #32
 800c0ea:	6818      	ldr	r0, [r3, #0]
 800c0ec:	fa00 f009 	lsl.w	r0, r0, r9
 800c0f0:	4310      	orrs	r0, r2
 800c0f2:	f84a 0b04 	str.w	r0, [sl], #4
 800c0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0fa:	459c      	cmp	ip, r3
 800c0fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c100:	d8f3      	bhi.n	800c0ea <__lshift+0x6e>
 800c102:	ebac 0304 	sub.w	r3, ip, r4
 800c106:	3b15      	subs	r3, #21
 800c108:	f023 0303 	bic.w	r3, r3, #3
 800c10c:	3304      	adds	r3, #4
 800c10e:	f104 0015 	add.w	r0, r4, #21
 800c112:	4560      	cmp	r0, ip
 800c114:	bf88      	it	hi
 800c116:	2304      	movhi	r3, #4
 800c118:	50ca      	str	r2, [r1, r3]
 800c11a:	b10a      	cbz	r2, 800c120 <__lshift+0xa4>
 800c11c:	f108 0602 	add.w	r6, r8, #2
 800c120:	3e01      	subs	r6, #1
 800c122:	4638      	mov	r0, r7
 800c124:	4621      	mov	r1, r4
 800c126:	612e      	str	r6, [r5, #16]
 800c128:	f7ff fd98 	bl	800bc5c <_Bfree>
 800c12c:	4628      	mov	r0, r5
 800c12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c132:	f842 0f04 	str.w	r0, [r2, #4]!
 800c136:	3301      	adds	r3, #1
 800c138:	e7c5      	b.n	800c0c6 <__lshift+0x4a>
 800c13a:	3904      	subs	r1, #4
 800c13c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c140:	459c      	cmp	ip, r3
 800c142:	f841 2f04 	str.w	r2, [r1, #4]!
 800c146:	d8f9      	bhi.n	800c13c <__lshift+0xc0>
 800c148:	e7ea      	b.n	800c120 <__lshift+0xa4>
 800c14a:	bf00      	nop
 800c14c:	0800ede1 	.word	0x0800ede1
 800c150:	0800edf2 	.word	0x0800edf2

0800c154 <__mcmp>:
 800c154:	4603      	mov	r3, r0
 800c156:	690a      	ldr	r2, [r1, #16]
 800c158:	6900      	ldr	r0, [r0, #16]
 800c15a:	b530      	push	{r4, r5, lr}
 800c15c:	1a80      	subs	r0, r0, r2
 800c15e:	d10e      	bne.n	800c17e <__mcmp+0x2a>
 800c160:	3314      	adds	r3, #20
 800c162:	3114      	adds	r1, #20
 800c164:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c168:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c16c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c170:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c174:	4295      	cmp	r5, r2
 800c176:	d003      	beq.n	800c180 <__mcmp+0x2c>
 800c178:	d205      	bcs.n	800c186 <__mcmp+0x32>
 800c17a:	f04f 30ff 	mov.w	r0, #4294967295
 800c17e:	bd30      	pop	{r4, r5, pc}
 800c180:	42a3      	cmp	r3, r4
 800c182:	d3f3      	bcc.n	800c16c <__mcmp+0x18>
 800c184:	e7fb      	b.n	800c17e <__mcmp+0x2a>
 800c186:	2001      	movs	r0, #1
 800c188:	e7f9      	b.n	800c17e <__mcmp+0x2a>
	...

0800c18c <__mdiff>:
 800c18c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c190:	4689      	mov	r9, r1
 800c192:	4606      	mov	r6, r0
 800c194:	4611      	mov	r1, r2
 800c196:	4648      	mov	r0, r9
 800c198:	4614      	mov	r4, r2
 800c19a:	f7ff ffdb 	bl	800c154 <__mcmp>
 800c19e:	1e05      	subs	r5, r0, #0
 800c1a0:	d112      	bne.n	800c1c8 <__mdiff+0x3c>
 800c1a2:	4629      	mov	r1, r5
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	f7ff fd19 	bl	800bbdc <_Balloc>
 800c1aa:	4602      	mov	r2, r0
 800c1ac:	b928      	cbnz	r0, 800c1ba <__mdiff+0x2e>
 800c1ae:	f240 2137 	movw	r1, #567	@ 0x237
 800c1b2:	4b3e      	ldr	r3, [pc, #248]	@ (800c2ac <__mdiff+0x120>)
 800c1b4:	483e      	ldr	r0, [pc, #248]	@ (800c2b0 <__mdiff+0x124>)
 800c1b6:	f7fd fb57 	bl	8009868 <__assert_func>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	b003      	add	sp, #12
 800c1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1c8:	bfbc      	itt	lt
 800c1ca:	464b      	movlt	r3, r9
 800c1cc:	46a1      	movlt	r9, r4
 800c1ce:	4630      	mov	r0, r6
 800c1d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c1d4:	bfba      	itte	lt
 800c1d6:	461c      	movlt	r4, r3
 800c1d8:	2501      	movlt	r5, #1
 800c1da:	2500      	movge	r5, #0
 800c1dc:	f7ff fcfe 	bl	800bbdc <_Balloc>
 800c1e0:	4602      	mov	r2, r0
 800c1e2:	b918      	cbnz	r0, 800c1ec <__mdiff+0x60>
 800c1e4:	f240 2145 	movw	r1, #581	@ 0x245
 800c1e8:	4b30      	ldr	r3, [pc, #192]	@ (800c2ac <__mdiff+0x120>)
 800c1ea:	e7e3      	b.n	800c1b4 <__mdiff+0x28>
 800c1ec:	f100 0b14 	add.w	fp, r0, #20
 800c1f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c1f4:	f109 0310 	add.w	r3, r9, #16
 800c1f8:	60c5      	str	r5, [r0, #12]
 800c1fa:	f04f 0c00 	mov.w	ip, #0
 800c1fe:	f109 0514 	add.w	r5, r9, #20
 800c202:	46d9      	mov	r9, fp
 800c204:	6926      	ldr	r6, [r4, #16]
 800c206:	f104 0e14 	add.w	lr, r4, #20
 800c20a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c20e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c212:	9301      	str	r3, [sp, #4]
 800c214:	9b01      	ldr	r3, [sp, #4]
 800c216:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c21a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c21e:	b281      	uxth	r1, r0
 800c220:	9301      	str	r3, [sp, #4]
 800c222:	fa1f f38a 	uxth.w	r3, sl
 800c226:	1a5b      	subs	r3, r3, r1
 800c228:	0c00      	lsrs	r0, r0, #16
 800c22a:	4463      	add	r3, ip
 800c22c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c230:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c234:	b29b      	uxth	r3, r3
 800c236:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c23a:	4576      	cmp	r6, lr
 800c23c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c240:	f849 3b04 	str.w	r3, [r9], #4
 800c244:	d8e6      	bhi.n	800c214 <__mdiff+0x88>
 800c246:	1b33      	subs	r3, r6, r4
 800c248:	3b15      	subs	r3, #21
 800c24a:	f023 0303 	bic.w	r3, r3, #3
 800c24e:	3415      	adds	r4, #21
 800c250:	3304      	adds	r3, #4
 800c252:	42a6      	cmp	r6, r4
 800c254:	bf38      	it	cc
 800c256:	2304      	movcc	r3, #4
 800c258:	441d      	add	r5, r3
 800c25a:	445b      	add	r3, fp
 800c25c:	461e      	mov	r6, r3
 800c25e:	462c      	mov	r4, r5
 800c260:	4544      	cmp	r4, r8
 800c262:	d30e      	bcc.n	800c282 <__mdiff+0xf6>
 800c264:	f108 0103 	add.w	r1, r8, #3
 800c268:	1b49      	subs	r1, r1, r5
 800c26a:	f021 0103 	bic.w	r1, r1, #3
 800c26e:	3d03      	subs	r5, #3
 800c270:	45a8      	cmp	r8, r5
 800c272:	bf38      	it	cc
 800c274:	2100      	movcc	r1, #0
 800c276:	440b      	add	r3, r1
 800c278:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c27c:	b199      	cbz	r1, 800c2a6 <__mdiff+0x11a>
 800c27e:	6117      	str	r7, [r2, #16]
 800c280:	e79e      	b.n	800c1c0 <__mdiff+0x34>
 800c282:	46e6      	mov	lr, ip
 800c284:	f854 1b04 	ldr.w	r1, [r4], #4
 800c288:	fa1f fc81 	uxth.w	ip, r1
 800c28c:	44f4      	add	ip, lr
 800c28e:	0c08      	lsrs	r0, r1, #16
 800c290:	4471      	add	r1, lr
 800c292:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c296:	b289      	uxth	r1, r1
 800c298:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c29c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2a0:	f846 1b04 	str.w	r1, [r6], #4
 800c2a4:	e7dc      	b.n	800c260 <__mdiff+0xd4>
 800c2a6:	3f01      	subs	r7, #1
 800c2a8:	e7e6      	b.n	800c278 <__mdiff+0xec>
 800c2aa:	bf00      	nop
 800c2ac:	0800ede1 	.word	0x0800ede1
 800c2b0:	0800edf2 	.word	0x0800edf2

0800c2b4 <__ulp>:
 800c2b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c2f0 <__ulp+0x3c>)
 800c2b6:	400b      	ands	r3, r1
 800c2b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	dc08      	bgt.n	800c2d2 <__ulp+0x1e>
 800c2c0:	425b      	negs	r3, r3
 800c2c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c2c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c2ca:	da04      	bge.n	800c2d6 <__ulp+0x22>
 800c2cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c2d0:	4113      	asrs	r3, r2
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	e008      	b.n	800c2e8 <__ulp+0x34>
 800c2d6:	f1a2 0314 	sub.w	r3, r2, #20
 800c2da:	2b1e      	cmp	r3, #30
 800c2dc:	bfd6      	itet	le
 800c2de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c2e2:	2201      	movgt	r2, #1
 800c2e4:	40da      	lsrle	r2, r3
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	4619      	mov	r1, r3
 800c2ea:	4610      	mov	r0, r2
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	7ff00000 	.word	0x7ff00000

0800c2f4 <__b2d>:
 800c2f4:	6902      	ldr	r2, [r0, #16]
 800c2f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f8:	f100 0614 	add.w	r6, r0, #20
 800c2fc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800c300:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800c304:	4f1e      	ldr	r7, [pc, #120]	@ (800c380 <__b2d+0x8c>)
 800c306:	4620      	mov	r0, r4
 800c308:	f7ff fd5a 	bl	800bdc0 <__hi0bits>
 800c30c:	4603      	mov	r3, r0
 800c30e:	f1c0 0020 	rsb	r0, r0, #32
 800c312:	2b0a      	cmp	r3, #10
 800c314:	f1a2 0504 	sub.w	r5, r2, #4
 800c318:	6008      	str	r0, [r1, #0]
 800c31a:	dc12      	bgt.n	800c342 <__b2d+0x4e>
 800c31c:	42ae      	cmp	r6, r5
 800c31e:	bf2c      	ite	cs
 800c320:	2200      	movcs	r2, #0
 800c322:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c326:	f1c3 0c0b 	rsb	ip, r3, #11
 800c32a:	3315      	adds	r3, #21
 800c32c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800c330:	fa04 f303 	lsl.w	r3, r4, r3
 800c334:	fa22 f20c 	lsr.w	r2, r2, ip
 800c338:	ea4e 0107 	orr.w	r1, lr, r7
 800c33c:	431a      	orrs	r2, r3
 800c33e:	4610      	mov	r0, r2
 800c340:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c342:	42ae      	cmp	r6, r5
 800c344:	bf36      	itet	cc
 800c346:	f1a2 0508 	subcc.w	r5, r2, #8
 800c34a:	2200      	movcs	r2, #0
 800c34c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800c350:	3b0b      	subs	r3, #11
 800c352:	d012      	beq.n	800c37a <__b2d+0x86>
 800c354:	f1c3 0720 	rsb	r7, r3, #32
 800c358:	fa22 f107 	lsr.w	r1, r2, r7
 800c35c:	409c      	lsls	r4, r3
 800c35e:	430c      	orrs	r4, r1
 800c360:	42b5      	cmp	r5, r6
 800c362:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800c366:	bf94      	ite	ls
 800c368:	2400      	movls	r4, #0
 800c36a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800c36e:	409a      	lsls	r2, r3
 800c370:	40fc      	lsrs	r4, r7
 800c372:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800c376:	4322      	orrs	r2, r4
 800c378:	e7e1      	b.n	800c33e <__b2d+0x4a>
 800c37a:	ea44 0107 	orr.w	r1, r4, r7
 800c37e:	e7de      	b.n	800c33e <__b2d+0x4a>
 800c380:	3ff00000 	.word	0x3ff00000

0800c384 <__d2b>:
 800c384:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c388:	2101      	movs	r1, #1
 800c38a:	4690      	mov	r8, r2
 800c38c:	4699      	mov	r9, r3
 800c38e:	9e08      	ldr	r6, [sp, #32]
 800c390:	f7ff fc24 	bl	800bbdc <_Balloc>
 800c394:	4604      	mov	r4, r0
 800c396:	b930      	cbnz	r0, 800c3a6 <__d2b+0x22>
 800c398:	4602      	mov	r2, r0
 800c39a:	f240 310f 	movw	r1, #783	@ 0x30f
 800c39e:	4b23      	ldr	r3, [pc, #140]	@ (800c42c <__d2b+0xa8>)
 800c3a0:	4823      	ldr	r0, [pc, #140]	@ (800c430 <__d2b+0xac>)
 800c3a2:	f7fd fa61 	bl	8009868 <__assert_func>
 800c3a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c3aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c3ae:	b10d      	cbz	r5, 800c3b4 <__d2b+0x30>
 800c3b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c3b4:	9301      	str	r3, [sp, #4]
 800c3b6:	f1b8 0300 	subs.w	r3, r8, #0
 800c3ba:	d024      	beq.n	800c406 <__d2b+0x82>
 800c3bc:	4668      	mov	r0, sp
 800c3be:	9300      	str	r3, [sp, #0]
 800c3c0:	f7ff fd1d 	bl	800bdfe <__lo0bits>
 800c3c4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c3c8:	b1d8      	cbz	r0, 800c402 <__d2b+0x7e>
 800c3ca:	f1c0 0320 	rsb	r3, r0, #32
 800c3ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c3d2:	430b      	orrs	r3, r1
 800c3d4:	40c2      	lsrs	r2, r0
 800c3d6:	6163      	str	r3, [r4, #20]
 800c3d8:	9201      	str	r2, [sp, #4]
 800c3da:	9b01      	ldr	r3, [sp, #4]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	bf0c      	ite	eq
 800c3e0:	2201      	moveq	r2, #1
 800c3e2:	2202      	movne	r2, #2
 800c3e4:	61a3      	str	r3, [r4, #24]
 800c3e6:	6122      	str	r2, [r4, #16]
 800c3e8:	b1ad      	cbz	r5, 800c416 <__d2b+0x92>
 800c3ea:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c3ee:	4405      	add	r5, r0
 800c3f0:	6035      	str	r5, [r6, #0]
 800c3f2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c3f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3f8:	6018      	str	r0, [r3, #0]
 800c3fa:	4620      	mov	r0, r4
 800c3fc:	b002      	add	sp, #8
 800c3fe:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800c402:	6161      	str	r1, [r4, #20]
 800c404:	e7e9      	b.n	800c3da <__d2b+0x56>
 800c406:	a801      	add	r0, sp, #4
 800c408:	f7ff fcf9 	bl	800bdfe <__lo0bits>
 800c40c:	9b01      	ldr	r3, [sp, #4]
 800c40e:	2201      	movs	r2, #1
 800c410:	6163      	str	r3, [r4, #20]
 800c412:	3020      	adds	r0, #32
 800c414:	e7e7      	b.n	800c3e6 <__d2b+0x62>
 800c416:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c41a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c41e:	6030      	str	r0, [r6, #0]
 800c420:	6918      	ldr	r0, [r3, #16]
 800c422:	f7ff fccd 	bl	800bdc0 <__hi0bits>
 800c426:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c42a:	e7e4      	b.n	800c3f6 <__d2b+0x72>
 800c42c:	0800ede1 	.word	0x0800ede1
 800c430:	0800edf2 	.word	0x0800edf2

0800c434 <__ratio>:
 800c434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c438:	b085      	sub	sp, #20
 800c43a:	e9cd 1000 	strd	r1, r0, [sp]
 800c43e:	a902      	add	r1, sp, #8
 800c440:	f7ff ff58 	bl	800c2f4 <__b2d>
 800c444:	468b      	mov	fp, r1
 800c446:	4606      	mov	r6, r0
 800c448:	460f      	mov	r7, r1
 800c44a:	9800      	ldr	r0, [sp, #0]
 800c44c:	a903      	add	r1, sp, #12
 800c44e:	f7ff ff51 	bl	800c2f4 <__b2d>
 800c452:	460d      	mov	r5, r1
 800c454:	9b01      	ldr	r3, [sp, #4]
 800c456:	4689      	mov	r9, r1
 800c458:	6919      	ldr	r1, [r3, #16]
 800c45a:	9b00      	ldr	r3, [sp, #0]
 800c45c:	4604      	mov	r4, r0
 800c45e:	691b      	ldr	r3, [r3, #16]
 800c460:	4630      	mov	r0, r6
 800c462:	1ac9      	subs	r1, r1, r3
 800c464:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c468:	1a9b      	subs	r3, r3, r2
 800c46a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c46e:	2b00      	cmp	r3, #0
 800c470:	bfcd      	iteet	gt
 800c472:	463a      	movgt	r2, r7
 800c474:	462a      	movle	r2, r5
 800c476:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c47a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c47e:	bfd8      	it	le
 800c480:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c484:	464b      	mov	r3, r9
 800c486:	4622      	mov	r2, r4
 800c488:	4659      	mov	r1, fp
 800c48a:	f7f4 f94f 	bl	800072c <__aeabi_ddiv>
 800c48e:	b005      	add	sp, #20
 800c490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c494 <__copybits>:
 800c494:	3901      	subs	r1, #1
 800c496:	b570      	push	{r4, r5, r6, lr}
 800c498:	1149      	asrs	r1, r1, #5
 800c49a:	6914      	ldr	r4, [r2, #16]
 800c49c:	3101      	adds	r1, #1
 800c49e:	f102 0314 	add.w	r3, r2, #20
 800c4a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c4a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c4aa:	1f05      	subs	r5, r0, #4
 800c4ac:	42a3      	cmp	r3, r4
 800c4ae:	d30c      	bcc.n	800c4ca <__copybits+0x36>
 800c4b0:	1aa3      	subs	r3, r4, r2
 800c4b2:	3b11      	subs	r3, #17
 800c4b4:	f023 0303 	bic.w	r3, r3, #3
 800c4b8:	3211      	adds	r2, #17
 800c4ba:	42a2      	cmp	r2, r4
 800c4bc:	bf88      	it	hi
 800c4be:	2300      	movhi	r3, #0
 800c4c0:	4418      	add	r0, r3
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	4288      	cmp	r0, r1
 800c4c6:	d305      	bcc.n	800c4d4 <__copybits+0x40>
 800c4c8:	bd70      	pop	{r4, r5, r6, pc}
 800c4ca:	f853 6b04 	ldr.w	r6, [r3], #4
 800c4ce:	f845 6f04 	str.w	r6, [r5, #4]!
 800c4d2:	e7eb      	b.n	800c4ac <__copybits+0x18>
 800c4d4:	f840 3b04 	str.w	r3, [r0], #4
 800c4d8:	e7f4      	b.n	800c4c4 <__copybits+0x30>

0800c4da <__any_on>:
 800c4da:	f100 0214 	add.w	r2, r0, #20
 800c4de:	6900      	ldr	r0, [r0, #16]
 800c4e0:	114b      	asrs	r3, r1, #5
 800c4e2:	4298      	cmp	r0, r3
 800c4e4:	b510      	push	{r4, lr}
 800c4e6:	db11      	blt.n	800c50c <__any_on+0x32>
 800c4e8:	dd0a      	ble.n	800c500 <__any_on+0x26>
 800c4ea:	f011 011f 	ands.w	r1, r1, #31
 800c4ee:	d007      	beq.n	800c500 <__any_on+0x26>
 800c4f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c4f4:	fa24 f001 	lsr.w	r0, r4, r1
 800c4f8:	fa00 f101 	lsl.w	r1, r0, r1
 800c4fc:	428c      	cmp	r4, r1
 800c4fe:	d10b      	bne.n	800c518 <__any_on+0x3e>
 800c500:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c504:	4293      	cmp	r3, r2
 800c506:	d803      	bhi.n	800c510 <__any_on+0x36>
 800c508:	2000      	movs	r0, #0
 800c50a:	bd10      	pop	{r4, pc}
 800c50c:	4603      	mov	r3, r0
 800c50e:	e7f7      	b.n	800c500 <__any_on+0x26>
 800c510:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c514:	2900      	cmp	r1, #0
 800c516:	d0f5      	beq.n	800c504 <__any_on+0x2a>
 800c518:	2001      	movs	r0, #1
 800c51a:	e7f6      	b.n	800c50a <__any_on+0x30>

0800c51c <sulp>:
 800c51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c520:	460f      	mov	r7, r1
 800c522:	4690      	mov	r8, r2
 800c524:	f7ff fec6 	bl	800c2b4 <__ulp>
 800c528:	4604      	mov	r4, r0
 800c52a:	460d      	mov	r5, r1
 800c52c:	f1b8 0f00 	cmp.w	r8, #0
 800c530:	d011      	beq.n	800c556 <sulp+0x3a>
 800c532:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c536:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	dd0b      	ble.n	800c556 <sulp+0x3a>
 800c53e:	2400      	movs	r4, #0
 800c540:	051b      	lsls	r3, r3, #20
 800c542:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c546:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c54a:	4622      	mov	r2, r4
 800c54c:	462b      	mov	r3, r5
 800c54e:	f7f3 ffc3 	bl	80004d8 <__aeabi_dmul>
 800c552:	4604      	mov	r4, r0
 800c554:	460d      	mov	r5, r1
 800c556:	4620      	mov	r0, r4
 800c558:	4629      	mov	r1, r5
 800c55a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800c560 <_strtod_l>:
 800c560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c564:	b09f      	sub	sp, #124	@ 0x7c
 800c566:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c568:	2200      	movs	r2, #0
 800c56a:	460c      	mov	r4, r1
 800c56c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c56e:	f04f 0a00 	mov.w	sl, #0
 800c572:	f04f 0b00 	mov.w	fp, #0
 800c576:	460a      	mov	r2, r1
 800c578:	9005      	str	r0, [sp, #20]
 800c57a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c57c:	7811      	ldrb	r1, [r2, #0]
 800c57e:	292b      	cmp	r1, #43	@ 0x2b
 800c580:	d048      	beq.n	800c614 <_strtod_l+0xb4>
 800c582:	d836      	bhi.n	800c5f2 <_strtod_l+0x92>
 800c584:	290d      	cmp	r1, #13
 800c586:	d830      	bhi.n	800c5ea <_strtod_l+0x8a>
 800c588:	2908      	cmp	r1, #8
 800c58a:	d830      	bhi.n	800c5ee <_strtod_l+0x8e>
 800c58c:	2900      	cmp	r1, #0
 800c58e:	d039      	beq.n	800c604 <_strtod_l+0xa4>
 800c590:	2200      	movs	r2, #0
 800c592:	920e      	str	r2, [sp, #56]	@ 0x38
 800c594:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c596:	782a      	ldrb	r2, [r5, #0]
 800c598:	2a30      	cmp	r2, #48	@ 0x30
 800c59a:	f040 80b0 	bne.w	800c6fe <_strtod_l+0x19e>
 800c59e:	786a      	ldrb	r2, [r5, #1]
 800c5a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c5a4:	2a58      	cmp	r2, #88	@ 0x58
 800c5a6:	d16c      	bne.n	800c682 <_strtod_l+0x122>
 800c5a8:	9302      	str	r3, [sp, #8]
 800c5aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5ac:	4a8f      	ldr	r2, [pc, #572]	@ (800c7ec <_strtod_l+0x28c>)
 800c5ae:	9301      	str	r3, [sp, #4]
 800c5b0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	9805      	ldr	r0, [sp, #20]
 800c5b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c5b8:	a919      	add	r1, sp, #100	@ 0x64
 800c5ba:	f001 fe7b 	bl	800e2b4 <__gethex>
 800c5be:	f010 060f 	ands.w	r6, r0, #15
 800c5c2:	4604      	mov	r4, r0
 800c5c4:	d005      	beq.n	800c5d2 <_strtod_l+0x72>
 800c5c6:	2e06      	cmp	r6, #6
 800c5c8:	d126      	bne.n	800c618 <_strtod_l+0xb8>
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	3501      	adds	r5, #1
 800c5ce:	9519      	str	r5, [sp, #100]	@ 0x64
 800c5d0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c5d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	f040 8582 	bne.w	800d0de <_strtod_l+0xb7e>
 800c5da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5dc:	b1bb      	cbz	r3, 800c60e <_strtod_l+0xae>
 800c5de:	4650      	mov	r0, sl
 800c5e0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c5e4:	b01f      	add	sp, #124	@ 0x7c
 800c5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ea:	2920      	cmp	r1, #32
 800c5ec:	d1d0      	bne.n	800c590 <_strtod_l+0x30>
 800c5ee:	3201      	adds	r2, #1
 800c5f0:	e7c3      	b.n	800c57a <_strtod_l+0x1a>
 800c5f2:	292d      	cmp	r1, #45	@ 0x2d
 800c5f4:	d1cc      	bne.n	800c590 <_strtod_l+0x30>
 800c5f6:	2101      	movs	r1, #1
 800c5f8:	910e      	str	r1, [sp, #56]	@ 0x38
 800c5fa:	1c51      	adds	r1, r2, #1
 800c5fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c5fe:	7852      	ldrb	r2, [r2, #1]
 800c600:	2a00      	cmp	r2, #0
 800c602:	d1c7      	bne.n	800c594 <_strtod_l+0x34>
 800c604:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c606:	9419      	str	r4, [sp, #100]	@ 0x64
 800c608:	2b00      	cmp	r3, #0
 800c60a:	f040 8566 	bne.w	800d0da <_strtod_l+0xb7a>
 800c60e:	4650      	mov	r0, sl
 800c610:	4659      	mov	r1, fp
 800c612:	e7e7      	b.n	800c5e4 <_strtod_l+0x84>
 800c614:	2100      	movs	r1, #0
 800c616:	e7ef      	b.n	800c5f8 <_strtod_l+0x98>
 800c618:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c61a:	b13a      	cbz	r2, 800c62c <_strtod_l+0xcc>
 800c61c:	2135      	movs	r1, #53	@ 0x35
 800c61e:	a81c      	add	r0, sp, #112	@ 0x70
 800c620:	f7ff ff38 	bl	800c494 <__copybits>
 800c624:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c626:	9805      	ldr	r0, [sp, #20]
 800c628:	f7ff fb18 	bl	800bc5c <_Bfree>
 800c62c:	3e01      	subs	r6, #1
 800c62e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c630:	2e04      	cmp	r6, #4
 800c632:	d806      	bhi.n	800c642 <_strtod_l+0xe2>
 800c634:	e8df f006 	tbb	[pc, r6]
 800c638:	201d0314 	.word	0x201d0314
 800c63c:	14          	.byte	0x14
 800c63d:	00          	.byte	0x00
 800c63e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c642:	05e1      	lsls	r1, r4, #23
 800c644:	bf48      	it	mi
 800c646:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c64a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c64e:	0d1b      	lsrs	r3, r3, #20
 800c650:	051b      	lsls	r3, r3, #20
 800c652:	2b00      	cmp	r3, #0
 800c654:	d1bd      	bne.n	800c5d2 <_strtod_l+0x72>
 800c656:	f7fe fb11 	bl	800ac7c <__errno>
 800c65a:	2322      	movs	r3, #34	@ 0x22
 800c65c:	6003      	str	r3, [r0, #0]
 800c65e:	e7b8      	b.n	800c5d2 <_strtod_l+0x72>
 800c660:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c664:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c668:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c66c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c670:	e7e7      	b.n	800c642 <_strtod_l+0xe2>
 800c672:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c7f0 <_strtod_l+0x290>
 800c676:	e7e4      	b.n	800c642 <_strtod_l+0xe2>
 800c678:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c67c:	f04f 3aff 	mov.w	sl, #4294967295
 800c680:	e7df      	b.n	800c642 <_strtod_l+0xe2>
 800c682:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c684:	1c5a      	adds	r2, r3, #1
 800c686:	9219      	str	r2, [sp, #100]	@ 0x64
 800c688:	785b      	ldrb	r3, [r3, #1]
 800c68a:	2b30      	cmp	r3, #48	@ 0x30
 800c68c:	d0f9      	beq.n	800c682 <_strtod_l+0x122>
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d09f      	beq.n	800c5d2 <_strtod_l+0x72>
 800c692:	2301      	movs	r3, #1
 800c694:	2700      	movs	r7, #0
 800c696:	220a      	movs	r2, #10
 800c698:	46b9      	mov	r9, r7
 800c69a:	9308      	str	r3, [sp, #32]
 800c69c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c69e:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c6a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800c6a2:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c6a4:	7805      	ldrb	r5, [r0, #0]
 800c6a6:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c6aa:	b2d9      	uxtb	r1, r3
 800c6ac:	2909      	cmp	r1, #9
 800c6ae:	d928      	bls.n	800c702 <_strtod_l+0x1a2>
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	4950      	ldr	r1, [pc, #320]	@ (800c7f4 <_strtod_l+0x294>)
 800c6b4:	f001 fcf4 	bl	800e0a0 <strncmp>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	d032      	beq.n	800c722 <_strtod_l+0x1c2>
 800c6bc:	2000      	movs	r0, #0
 800c6be:	462a      	mov	r2, r5
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	464d      	mov	r5, r9
 800c6c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c6c6:	2a65      	cmp	r2, #101	@ 0x65
 800c6c8:	d001      	beq.n	800c6ce <_strtod_l+0x16e>
 800c6ca:	2a45      	cmp	r2, #69	@ 0x45
 800c6cc:	d114      	bne.n	800c6f8 <_strtod_l+0x198>
 800c6ce:	b91d      	cbnz	r5, 800c6d8 <_strtod_l+0x178>
 800c6d0:	9a08      	ldr	r2, [sp, #32]
 800c6d2:	4302      	orrs	r2, r0
 800c6d4:	d096      	beq.n	800c604 <_strtod_l+0xa4>
 800c6d6:	2500      	movs	r5, #0
 800c6d8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c6da:	1c62      	adds	r2, r4, #1
 800c6dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800c6de:	7862      	ldrb	r2, [r4, #1]
 800c6e0:	2a2b      	cmp	r2, #43	@ 0x2b
 800c6e2:	d07a      	beq.n	800c7da <_strtod_l+0x27a>
 800c6e4:	2a2d      	cmp	r2, #45	@ 0x2d
 800c6e6:	d07e      	beq.n	800c7e6 <_strtod_l+0x286>
 800c6e8:	f04f 0c00 	mov.w	ip, #0
 800c6ec:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c6f0:	2909      	cmp	r1, #9
 800c6f2:	f240 8085 	bls.w	800c800 <_strtod_l+0x2a0>
 800c6f6:	9419      	str	r4, [sp, #100]	@ 0x64
 800c6f8:	f04f 0800 	mov.w	r8, #0
 800c6fc:	e0a5      	b.n	800c84a <_strtod_l+0x2ea>
 800c6fe:	2300      	movs	r3, #0
 800c700:	e7c8      	b.n	800c694 <_strtod_l+0x134>
 800c702:	f1b9 0f08 	cmp.w	r9, #8
 800c706:	bfd8      	it	le
 800c708:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c70a:	f100 0001 	add.w	r0, r0, #1
 800c70e:	bfd6      	itet	le
 800c710:	fb02 3301 	mlale	r3, r2, r1, r3
 800c714:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c718:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c71a:	f109 0901 	add.w	r9, r9, #1
 800c71e:	9019      	str	r0, [sp, #100]	@ 0x64
 800c720:	e7bf      	b.n	800c6a2 <_strtod_l+0x142>
 800c722:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c724:	1c5a      	adds	r2, r3, #1
 800c726:	9219      	str	r2, [sp, #100]	@ 0x64
 800c728:	785a      	ldrb	r2, [r3, #1]
 800c72a:	f1b9 0f00 	cmp.w	r9, #0
 800c72e:	d03b      	beq.n	800c7a8 <_strtod_l+0x248>
 800c730:	464d      	mov	r5, r9
 800c732:	900a      	str	r0, [sp, #40]	@ 0x28
 800c734:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c738:	2b09      	cmp	r3, #9
 800c73a:	d912      	bls.n	800c762 <_strtod_l+0x202>
 800c73c:	2301      	movs	r3, #1
 800c73e:	e7c2      	b.n	800c6c6 <_strtod_l+0x166>
 800c740:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c742:	3001      	adds	r0, #1
 800c744:	1c5a      	adds	r2, r3, #1
 800c746:	9219      	str	r2, [sp, #100]	@ 0x64
 800c748:	785a      	ldrb	r2, [r3, #1]
 800c74a:	2a30      	cmp	r2, #48	@ 0x30
 800c74c:	d0f8      	beq.n	800c740 <_strtod_l+0x1e0>
 800c74e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c752:	2b08      	cmp	r3, #8
 800c754:	f200 84c8 	bhi.w	800d0e8 <_strtod_l+0xb88>
 800c758:	900a      	str	r0, [sp, #40]	@ 0x28
 800c75a:	2000      	movs	r0, #0
 800c75c:	4605      	mov	r5, r0
 800c75e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c760:	930c      	str	r3, [sp, #48]	@ 0x30
 800c762:	3a30      	subs	r2, #48	@ 0x30
 800c764:	f100 0301 	add.w	r3, r0, #1
 800c768:	d018      	beq.n	800c79c <_strtod_l+0x23c>
 800c76a:	462e      	mov	r6, r5
 800c76c:	f04f 0e0a 	mov.w	lr, #10
 800c770:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c772:	4419      	add	r1, r3
 800c774:	910a      	str	r1, [sp, #40]	@ 0x28
 800c776:	1c71      	adds	r1, r6, #1
 800c778:	eba1 0c05 	sub.w	ip, r1, r5
 800c77c:	4563      	cmp	r3, ip
 800c77e:	dc15      	bgt.n	800c7ac <_strtod_l+0x24c>
 800c780:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c784:	182b      	adds	r3, r5, r0
 800c786:	2b08      	cmp	r3, #8
 800c788:	f105 0501 	add.w	r5, r5, #1
 800c78c:	4405      	add	r5, r0
 800c78e:	dc1a      	bgt.n	800c7c6 <_strtod_l+0x266>
 800c790:	230a      	movs	r3, #10
 800c792:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c794:	fb03 2301 	mla	r3, r3, r1, r2
 800c798:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c79a:	2300      	movs	r3, #0
 800c79c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c79e:	4618      	mov	r0, r3
 800c7a0:	1c51      	adds	r1, r2, #1
 800c7a2:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7a4:	7852      	ldrb	r2, [r2, #1]
 800c7a6:	e7c5      	b.n	800c734 <_strtod_l+0x1d4>
 800c7a8:	4648      	mov	r0, r9
 800c7aa:	e7ce      	b.n	800c74a <_strtod_l+0x1ea>
 800c7ac:	2e08      	cmp	r6, #8
 800c7ae:	dc05      	bgt.n	800c7bc <_strtod_l+0x25c>
 800c7b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c7b2:	fb0e f606 	mul.w	r6, lr, r6
 800c7b6:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c7b8:	460e      	mov	r6, r1
 800c7ba:	e7dc      	b.n	800c776 <_strtod_l+0x216>
 800c7bc:	2910      	cmp	r1, #16
 800c7be:	bfd8      	it	le
 800c7c0:	fb0e f707 	mulle.w	r7, lr, r7
 800c7c4:	e7f8      	b.n	800c7b8 <_strtod_l+0x258>
 800c7c6:	2b0f      	cmp	r3, #15
 800c7c8:	bfdc      	itt	le
 800c7ca:	230a      	movle	r3, #10
 800c7cc:	fb03 2707 	mlale	r7, r3, r7, r2
 800c7d0:	e7e3      	b.n	800c79a <_strtod_l+0x23a>
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e77a      	b.n	800c6d0 <_strtod_l+0x170>
 800c7da:	f04f 0c00 	mov.w	ip, #0
 800c7de:	1ca2      	adds	r2, r4, #2
 800c7e0:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7e2:	78a2      	ldrb	r2, [r4, #2]
 800c7e4:	e782      	b.n	800c6ec <_strtod_l+0x18c>
 800c7e6:	f04f 0c01 	mov.w	ip, #1
 800c7ea:	e7f8      	b.n	800c7de <_strtod_l+0x27e>
 800c7ec:	0800eff4 	.word	0x0800eff4
 800c7f0:	7ff00000 	.word	0x7ff00000
 800c7f4:	0800ee4b 	.word	0x0800ee4b
 800c7f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c7fa:	1c51      	adds	r1, r2, #1
 800c7fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c7fe:	7852      	ldrb	r2, [r2, #1]
 800c800:	2a30      	cmp	r2, #48	@ 0x30
 800c802:	d0f9      	beq.n	800c7f8 <_strtod_l+0x298>
 800c804:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c808:	2908      	cmp	r1, #8
 800c80a:	f63f af75 	bhi.w	800c6f8 <_strtod_l+0x198>
 800c80e:	f04f 080a 	mov.w	r8, #10
 800c812:	3a30      	subs	r2, #48	@ 0x30
 800c814:	9209      	str	r2, [sp, #36]	@ 0x24
 800c816:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c818:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c81a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c81c:	1c56      	adds	r6, r2, #1
 800c81e:	9619      	str	r6, [sp, #100]	@ 0x64
 800c820:	7852      	ldrb	r2, [r2, #1]
 800c822:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c826:	f1be 0f09 	cmp.w	lr, #9
 800c82a:	d939      	bls.n	800c8a0 <_strtod_l+0x340>
 800c82c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c82e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c832:	1a76      	subs	r6, r6, r1
 800c834:	2e08      	cmp	r6, #8
 800c836:	dc03      	bgt.n	800c840 <_strtod_l+0x2e0>
 800c838:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c83a:	4588      	cmp	r8, r1
 800c83c:	bfa8      	it	ge
 800c83e:	4688      	movge	r8, r1
 800c840:	f1bc 0f00 	cmp.w	ip, #0
 800c844:	d001      	beq.n	800c84a <_strtod_l+0x2ea>
 800c846:	f1c8 0800 	rsb	r8, r8, #0
 800c84a:	2d00      	cmp	r5, #0
 800c84c:	d14e      	bne.n	800c8ec <_strtod_l+0x38c>
 800c84e:	9908      	ldr	r1, [sp, #32]
 800c850:	4308      	orrs	r0, r1
 800c852:	f47f aebe 	bne.w	800c5d2 <_strtod_l+0x72>
 800c856:	2b00      	cmp	r3, #0
 800c858:	f47f aed4 	bne.w	800c604 <_strtod_l+0xa4>
 800c85c:	2a69      	cmp	r2, #105	@ 0x69
 800c85e:	d028      	beq.n	800c8b2 <_strtod_l+0x352>
 800c860:	dc25      	bgt.n	800c8ae <_strtod_l+0x34e>
 800c862:	2a49      	cmp	r2, #73	@ 0x49
 800c864:	d025      	beq.n	800c8b2 <_strtod_l+0x352>
 800c866:	2a4e      	cmp	r2, #78	@ 0x4e
 800c868:	f47f aecc 	bne.w	800c604 <_strtod_l+0xa4>
 800c86c:	4999      	ldr	r1, [pc, #612]	@ (800cad4 <_strtod_l+0x574>)
 800c86e:	a819      	add	r0, sp, #100	@ 0x64
 800c870:	f001 ff42 	bl	800e6f8 <__match>
 800c874:	2800      	cmp	r0, #0
 800c876:	f43f aec5 	beq.w	800c604 <_strtod_l+0xa4>
 800c87a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c87c:	781b      	ldrb	r3, [r3, #0]
 800c87e:	2b28      	cmp	r3, #40	@ 0x28
 800c880:	d12e      	bne.n	800c8e0 <_strtod_l+0x380>
 800c882:	4995      	ldr	r1, [pc, #596]	@ (800cad8 <_strtod_l+0x578>)
 800c884:	aa1c      	add	r2, sp, #112	@ 0x70
 800c886:	a819      	add	r0, sp, #100	@ 0x64
 800c888:	f001 ff4a 	bl	800e720 <__hexnan>
 800c88c:	2805      	cmp	r0, #5
 800c88e:	d127      	bne.n	800c8e0 <_strtod_l+0x380>
 800c890:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c892:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c896:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c89a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c89e:	e698      	b.n	800c5d2 <_strtod_l+0x72>
 800c8a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8a2:	fb08 2101 	mla	r1, r8, r1, r2
 800c8a6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c8aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8ac:	e7b5      	b.n	800c81a <_strtod_l+0x2ba>
 800c8ae:	2a6e      	cmp	r2, #110	@ 0x6e
 800c8b0:	e7da      	b.n	800c868 <_strtod_l+0x308>
 800c8b2:	498a      	ldr	r1, [pc, #552]	@ (800cadc <_strtod_l+0x57c>)
 800c8b4:	a819      	add	r0, sp, #100	@ 0x64
 800c8b6:	f001 ff1f 	bl	800e6f8 <__match>
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	f43f aea2 	beq.w	800c604 <_strtod_l+0xa4>
 800c8c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8c2:	4987      	ldr	r1, [pc, #540]	@ (800cae0 <_strtod_l+0x580>)
 800c8c4:	3b01      	subs	r3, #1
 800c8c6:	a819      	add	r0, sp, #100	@ 0x64
 800c8c8:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8ca:	f001 ff15 	bl	800e6f8 <__match>
 800c8ce:	b910      	cbnz	r0, 800c8d6 <_strtod_l+0x376>
 800c8d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c8d6:	f04f 0a00 	mov.w	sl, #0
 800c8da:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800cae4 <_strtod_l+0x584>
 800c8de:	e678      	b.n	800c5d2 <_strtod_l+0x72>
 800c8e0:	4881      	ldr	r0, [pc, #516]	@ (800cae8 <_strtod_l+0x588>)
 800c8e2:	f001 fc65 	bl	800e1b0 <nan>
 800c8e6:	4682      	mov	sl, r0
 800c8e8:	468b      	mov	fp, r1
 800c8ea:	e672      	b.n	800c5d2 <_strtod_l+0x72>
 800c8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8ee:	f1b9 0f00 	cmp.w	r9, #0
 800c8f2:	bf08      	it	eq
 800c8f4:	46a9      	moveq	r9, r5
 800c8f6:	eba8 0303 	sub.w	r3, r8, r3
 800c8fa:	2d10      	cmp	r5, #16
 800c8fc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c8fe:	462c      	mov	r4, r5
 800c900:	9309      	str	r3, [sp, #36]	@ 0x24
 800c902:	bfa8      	it	ge
 800c904:	2410      	movge	r4, #16
 800c906:	f7f3 fd6d 	bl	80003e4 <__aeabi_ui2d>
 800c90a:	2d09      	cmp	r5, #9
 800c90c:	4682      	mov	sl, r0
 800c90e:	468b      	mov	fp, r1
 800c910:	dc11      	bgt.n	800c936 <_strtod_l+0x3d6>
 800c912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c914:	2b00      	cmp	r3, #0
 800c916:	f43f ae5c 	beq.w	800c5d2 <_strtod_l+0x72>
 800c91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91c:	dd76      	ble.n	800ca0c <_strtod_l+0x4ac>
 800c91e:	2b16      	cmp	r3, #22
 800c920:	dc5d      	bgt.n	800c9de <_strtod_l+0x47e>
 800c922:	4972      	ldr	r1, [pc, #456]	@ (800caec <_strtod_l+0x58c>)
 800c924:	4652      	mov	r2, sl
 800c926:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c92a:	465b      	mov	r3, fp
 800c92c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c930:	f7f3 fdd2 	bl	80004d8 <__aeabi_dmul>
 800c934:	e7d7      	b.n	800c8e6 <_strtod_l+0x386>
 800c936:	4b6d      	ldr	r3, [pc, #436]	@ (800caec <_strtod_l+0x58c>)
 800c938:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c93c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c940:	f7f3 fdca 	bl	80004d8 <__aeabi_dmul>
 800c944:	4682      	mov	sl, r0
 800c946:	4638      	mov	r0, r7
 800c948:	468b      	mov	fp, r1
 800c94a:	f7f3 fd4b 	bl	80003e4 <__aeabi_ui2d>
 800c94e:	4602      	mov	r2, r0
 800c950:	460b      	mov	r3, r1
 800c952:	4650      	mov	r0, sl
 800c954:	4659      	mov	r1, fp
 800c956:	f7f3 fc09 	bl	800016c <__adddf3>
 800c95a:	2d0f      	cmp	r5, #15
 800c95c:	4682      	mov	sl, r0
 800c95e:	468b      	mov	fp, r1
 800c960:	ddd7      	ble.n	800c912 <_strtod_l+0x3b2>
 800c962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c964:	1b2c      	subs	r4, r5, r4
 800c966:	441c      	add	r4, r3
 800c968:	2c00      	cmp	r4, #0
 800c96a:	f340 8093 	ble.w	800ca94 <_strtod_l+0x534>
 800c96e:	f014 030f 	ands.w	r3, r4, #15
 800c972:	d00a      	beq.n	800c98a <_strtod_l+0x42a>
 800c974:	495d      	ldr	r1, [pc, #372]	@ (800caec <_strtod_l+0x58c>)
 800c976:	4652      	mov	r2, sl
 800c978:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c97c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c980:	465b      	mov	r3, fp
 800c982:	f7f3 fda9 	bl	80004d8 <__aeabi_dmul>
 800c986:	4682      	mov	sl, r0
 800c988:	468b      	mov	fp, r1
 800c98a:	f034 040f 	bics.w	r4, r4, #15
 800c98e:	d073      	beq.n	800ca78 <_strtod_l+0x518>
 800c990:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c994:	dd49      	ble.n	800ca2a <_strtod_l+0x4ca>
 800c996:	2400      	movs	r4, #0
 800c998:	46a0      	mov	r8, r4
 800c99a:	46a1      	mov	r9, r4
 800c99c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c99e:	2322      	movs	r3, #34	@ 0x22
 800c9a0:	f04f 0a00 	mov.w	sl, #0
 800c9a4:	9a05      	ldr	r2, [sp, #20]
 800c9a6:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800cae4 <_strtod_l+0x584>
 800c9aa:	6013      	str	r3, [r2, #0]
 800c9ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	f43f ae0f 	beq.w	800c5d2 <_strtod_l+0x72>
 800c9b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c9b6:	9805      	ldr	r0, [sp, #20]
 800c9b8:	f7ff f950 	bl	800bc5c <_Bfree>
 800c9bc:	4649      	mov	r1, r9
 800c9be:	9805      	ldr	r0, [sp, #20]
 800c9c0:	f7ff f94c 	bl	800bc5c <_Bfree>
 800c9c4:	4641      	mov	r1, r8
 800c9c6:	9805      	ldr	r0, [sp, #20]
 800c9c8:	f7ff f948 	bl	800bc5c <_Bfree>
 800c9cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c9ce:	9805      	ldr	r0, [sp, #20]
 800c9d0:	f7ff f944 	bl	800bc5c <_Bfree>
 800c9d4:	4621      	mov	r1, r4
 800c9d6:	9805      	ldr	r0, [sp, #20]
 800c9d8:	f7ff f940 	bl	800bc5c <_Bfree>
 800c9dc:	e5f9      	b.n	800c5d2 <_strtod_l+0x72>
 800c9de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c9e0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	dbbc      	blt.n	800c962 <_strtod_l+0x402>
 800c9e8:	4c40      	ldr	r4, [pc, #256]	@ (800caec <_strtod_l+0x58c>)
 800c9ea:	f1c5 050f 	rsb	r5, r5, #15
 800c9ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c9f2:	4652      	mov	r2, sl
 800c9f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9f8:	465b      	mov	r3, fp
 800c9fa:	f7f3 fd6d 	bl	80004d8 <__aeabi_dmul>
 800c9fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca00:	1b5d      	subs	r5, r3, r5
 800ca02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca06:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ca0a:	e791      	b.n	800c930 <_strtod_l+0x3d0>
 800ca0c:	3316      	adds	r3, #22
 800ca0e:	dba8      	blt.n	800c962 <_strtod_l+0x402>
 800ca10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca12:	4650      	mov	r0, sl
 800ca14:	eba3 0808 	sub.w	r8, r3, r8
 800ca18:	4b34      	ldr	r3, [pc, #208]	@ (800caec <_strtod_l+0x58c>)
 800ca1a:	4659      	mov	r1, fp
 800ca1c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ca20:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ca24:	f7f3 fe82 	bl	800072c <__aeabi_ddiv>
 800ca28:	e75d      	b.n	800c8e6 <_strtod_l+0x386>
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	4650      	mov	r0, sl
 800ca2e:	4659      	mov	r1, fp
 800ca30:	461e      	mov	r6, r3
 800ca32:	4f2f      	ldr	r7, [pc, #188]	@ (800caf0 <_strtod_l+0x590>)
 800ca34:	1124      	asrs	r4, r4, #4
 800ca36:	2c01      	cmp	r4, #1
 800ca38:	dc21      	bgt.n	800ca7e <_strtod_l+0x51e>
 800ca3a:	b10b      	cbz	r3, 800ca40 <_strtod_l+0x4e0>
 800ca3c:	4682      	mov	sl, r0
 800ca3e:	468b      	mov	fp, r1
 800ca40:	492b      	ldr	r1, [pc, #172]	@ (800caf0 <_strtod_l+0x590>)
 800ca42:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ca46:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ca4a:	4652      	mov	r2, sl
 800ca4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca50:	465b      	mov	r3, fp
 800ca52:	f7f3 fd41 	bl	80004d8 <__aeabi_dmul>
 800ca56:	4b23      	ldr	r3, [pc, #140]	@ (800cae4 <_strtod_l+0x584>)
 800ca58:	460a      	mov	r2, r1
 800ca5a:	400b      	ands	r3, r1
 800ca5c:	4925      	ldr	r1, [pc, #148]	@ (800caf4 <_strtod_l+0x594>)
 800ca5e:	4682      	mov	sl, r0
 800ca60:	428b      	cmp	r3, r1
 800ca62:	d898      	bhi.n	800c996 <_strtod_l+0x436>
 800ca64:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ca68:	428b      	cmp	r3, r1
 800ca6a:	bf86      	itte	hi
 800ca6c:	f04f 3aff 	movhi.w	sl, #4294967295
 800ca70:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800caf8 <_strtod_l+0x598>
 800ca74:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ca78:	2300      	movs	r3, #0
 800ca7a:	9308      	str	r3, [sp, #32]
 800ca7c:	e076      	b.n	800cb6c <_strtod_l+0x60c>
 800ca7e:	07e2      	lsls	r2, r4, #31
 800ca80:	d504      	bpl.n	800ca8c <_strtod_l+0x52c>
 800ca82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca86:	f7f3 fd27 	bl	80004d8 <__aeabi_dmul>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	3601      	adds	r6, #1
 800ca8e:	1064      	asrs	r4, r4, #1
 800ca90:	3708      	adds	r7, #8
 800ca92:	e7d0      	b.n	800ca36 <_strtod_l+0x4d6>
 800ca94:	d0f0      	beq.n	800ca78 <_strtod_l+0x518>
 800ca96:	4264      	negs	r4, r4
 800ca98:	f014 020f 	ands.w	r2, r4, #15
 800ca9c:	d00a      	beq.n	800cab4 <_strtod_l+0x554>
 800ca9e:	4b13      	ldr	r3, [pc, #76]	@ (800caec <_strtod_l+0x58c>)
 800caa0:	4650      	mov	r0, sl
 800caa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800caa6:	4659      	mov	r1, fp
 800caa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caac:	f7f3 fe3e 	bl	800072c <__aeabi_ddiv>
 800cab0:	4682      	mov	sl, r0
 800cab2:	468b      	mov	fp, r1
 800cab4:	1124      	asrs	r4, r4, #4
 800cab6:	d0df      	beq.n	800ca78 <_strtod_l+0x518>
 800cab8:	2c1f      	cmp	r4, #31
 800caba:	dd1f      	ble.n	800cafc <_strtod_l+0x59c>
 800cabc:	2400      	movs	r4, #0
 800cabe:	46a0      	mov	r8, r4
 800cac0:	46a1      	mov	r9, r4
 800cac2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cac4:	2322      	movs	r3, #34	@ 0x22
 800cac6:	9a05      	ldr	r2, [sp, #20]
 800cac8:	f04f 0a00 	mov.w	sl, #0
 800cacc:	f04f 0b00 	mov.w	fp, #0
 800cad0:	6013      	str	r3, [r2, #0]
 800cad2:	e76b      	b.n	800c9ac <_strtod_l+0x44c>
 800cad4:	0800ed3b 	.word	0x0800ed3b
 800cad8:	0800efe0 	.word	0x0800efe0
 800cadc:	0800ed33 	.word	0x0800ed33
 800cae0:	0800ed68 	.word	0x0800ed68
 800cae4:	7ff00000 	.word	0x7ff00000
 800cae8:	0800ed2d 	.word	0x0800ed2d
 800caec:	0800ef18 	.word	0x0800ef18
 800caf0:	0800eef0 	.word	0x0800eef0
 800caf4:	7ca00000 	.word	0x7ca00000
 800caf8:	7fefffff 	.word	0x7fefffff
 800cafc:	f014 0310 	ands.w	r3, r4, #16
 800cb00:	bf18      	it	ne
 800cb02:	236a      	movne	r3, #106	@ 0x6a
 800cb04:	4650      	mov	r0, sl
 800cb06:	9308      	str	r3, [sp, #32]
 800cb08:	4659      	mov	r1, fp
 800cb0a:	2300      	movs	r3, #0
 800cb0c:	4e77      	ldr	r6, [pc, #476]	@ (800ccec <_strtod_l+0x78c>)
 800cb0e:	07e7      	lsls	r7, r4, #31
 800cb10:	d504      	bpl.n	800cb1c <_strtod_l+0x5bc>
 800cb12:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb16:	f7f3 fcdf 	bl	80004d8 <__aeabi_dmul>
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	1064      	asrs	r4, r4, #1
 800cb1e:	f106 0608 	add.w	r6, r6, #8
 800cb22:	d1f4      	bne.n	800cb0e <_strtod_l+0x5ae>
 800cb24:	b10b      	cbz	r3, 800cb2a <_strtod_l+0x5ca>
 800cb26:	4682      	mov	sl, r0
 800cb28:	468b      	mov	fp, r1
 800cb2a:	9b08      	ldr	r3, [sp, #32]
 800cb2c:	b1b3      	cbz	r3, 800cb5c <_strtod_l+0x5fc>
 800cb2e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cb32:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	4659      	mov	r1, fp
 800cb3a:	dd0f      	ble.n	800cb5c <_strtod_l+0x5fc>
 800cb3c:	2b1f      	cmp	r3, #31
 800cb3e:	dd58      	ble.n	800cbf2 <_strtod_l+0x692>
 800cb40:	2b34      	cmp	r3, #52	@ 0x34
 800cb42:	bfd8      	it	le
 800cb44:	f04f 33ff 	movle.w	r3, #4294967295
 800cb48:	f04f 0a00 	mov.w	sl, #0
 800cb4c:	bfcf      	iteee	gt
 800cb4e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cb52:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cb56:	4093      	lslle	r3, r2
 800cb58:	ea03 0b01 	andle.w	fp, r3, r1
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	2300      	movs	r3, #0
 800cb60:	4650      	mov	r0, sl
 800cb62:	4659      	mov	r1, fp
 800cb64:	f7f3 ff20 	bl	80009a8 <__aeabi_dcmpeq>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d1a7      	bne.n	800cabc <_strtod_l+0x55c>
 800cb6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb6e:	464a      	mov	r2, r9
 800cb70:	9300      	str	r3, [sp, #0]
 800cb72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cb74:	462b      	mov	r3, r5
 800cb76:	9805      	ldr	r0, [sp, #20]
 800cb78:	f7ff f8d8 	bl	800bd2c <__s2b>
 800cb7c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	f43f af09 	beq.w	800c996 <_strtod_l+0x436>
 800cb84:	2400      	movs	r4, #0
 800cb86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb8a:	2a00      	cmp	r2, #0
 800cb8c:	eba3 0308 	sub.w	r3, r3, r8
 800cb90:	bfa8      	it	ge
 800cb92:	2300      	movge	r3, #0
 800cb94:	46a0      	mov	r8, r4
 800cb96:	9312      	str	r3, [sp, #72]	@ 0x48
 800cb98:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cb9c:	9316      	str	r3, [sp, #88]	@ 0x58
 800cb9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cba0:	9805      	ldr	r0, [sp, #20]
 800cba2:	6859      	ldr	r1, [r3, #4]
 800cba4:	f7ff f81a 	bl	800bbdc <_Balloc>
 800cba8:	4681      	mov	r9, r0
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	f43f aef7 	beq.w	800c99e <_strtod_l+0x43e>
 800cbb0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbb2:	300c      	adds	r0, #12
 800cbb4:	691a      	ldr	r2, [r3, #16]
 800cbb6:	f103 010c 	add.w	r1, r3, #12
 800cbba:	3202      	adds	r2, #2
 800cbbc:	0092      	lsls	r2, r2, #2
 800cbbe:	f7fe f898 	bl	800acf2 <memcpy>
 800cbc2:	ab1c      	add	r3, sp, #112	@ 0x70
 800cbc4:	9301      	str	r3, [sp, #4]
 800cbc6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cbc8:	9300      	str	r3, [sp, #0]
 800cbca:	4652      	mov	r2, sl
 800cbcc:	465b      	mov	r3, fp
 800cbce:	9805      	ldr	r0, [sp, #20]
 800cbd0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cbd4:	f7ff fbd6 	bl	800c384 <__d2b>
 800cbd8:	901a      	str	r0, [sp, #104]	@ 0x68
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	f43f aedf 	beq.w	800c99e <_strtod_l+0x43e>
 800cbe0:	2101      	movs	r1, #1
 800cbe2:	9805      	ldr	r0, [sp, #20]
 800cbe4:	f7ff f938 	bl	800be58 <__i2b>
 800cbe8:	4680      	mov	r8, r0
 800cbea:	b948      	cbnz	r0, 800cc00 <_strtod_l+0x6a0>
 800cbec:	f04f 0800 	mov.w	r8, #0
 800cbf0:	e6d5      	b.n	800c99e <_strtod_l+0x43e>
 800cbf2:	f04f 32ff 	mov.w	r2, #4294967295
 800cbf6:	fa02 f303 	lsl.w	r3, r2, r3
 800cbfa:	ea03 0a0a 	and.w	sl, r3, sl
 800cbfe:	e7ad      	b.n	800cb5c <_strtod_l+0x5fc>
 800cc00:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cc02:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cc04:	2d00      	cmp	r5, #0
 800cc06:	bfab      	itete	ge
 800cc08:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cc0a:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cc0c:	18ef      	addge	r7, r5, r3
 800cc0e:	1b5e      	sublt	r6, r3, r5
 800cc10:	9b08      	ldr	r3, [sp, #32]
 800cc12:	bfa8      	it	ge
 800cc14:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cc16:	eba5 0503 	sub.w	r5, r5, r3
 800cc1a:	4415      	add	r5, r2
 800cc1c:	4b34      	ldr	r3, [pc, #208]	@ (800ccf0 <_strtod_l+0x790>)
 800cc1e:	f105 35ff 	add.w	r5, r5, #4294967295
 800cc22:	bfb8      	it	lt
 800cc24:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cc26:	429d      	cmp	r5, r3
 800cc28:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cc2c:	da50      	bge.n	800ccd0 <_strtod_l+0x770>
 800cc2e:	1b5b      	subs	r3, r3, r5
 800cc30:	2b1f      	cmp	r3, #31
 800cc32:	f04f 0101 	mov.w	r1, #1
 800cc36:	eba2 0203 	sub.w	r2, r2, r3
 800cc3a:	dc3d      	bgt.n	800ccb8 <_strtod_l+0x758>
 800cc3c:	fa01 f303 	lsl.w	r3, r1, r3
 800cc40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc42:	2300      	movs	r3, #0
 800cc44:	9310      	str	r3, [sp, #64]	@ 0x40
 800cc46:	18bd      	adds	r5, r7, r2
 800cc48:	9b08      	ldr	r3, [sp, #32]
 800cc4a:	42af      	cmp	r7, r5
 800cc4c:	4416      	add	r6, r2
 800cc4e:	441e      	add	r6, r3
 800cc50:	463b      	mov	r3, r7
 800cc52:	bfa8      	it	ge
 800cc54:	462b      	movge	r3, r5
 800cc56:	42b3      	cmp	r3, r6
 800cc58:	bfa8      	it	ge
 800cc5a:	4633      	movge	r3, r6
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	bfc2      	ittt	gt
 800cc60:	1aed      	subgt	r5, r5, r3
 800cc62:	1af6      	subgt	r6, r6, r3
 800cc64:	1aff      	subgt	r7, r7, r3
 800cc66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	dd16      	ble.n	800cc9a <_strtod_l+0x73a>
 800cc6c:	4641      	mov	r1, r8
 800cc6e:	461a      	mov	r2, r3
 800cc70:	9805      	ldr	r0, [sp, #20]
 800cc72:	f7ff f9a9 	bl	800bfc8 <__pow5mult>
 800cc76:	4680      	mov	r8, r0
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	d0b7      	beq.n	800cbec <_strtod_l+0x68c>
 800cc7c:	4601      	mov	r1, r0
 800cc7e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cc80:	9805      	ldr	r0, [sp, #20]
 800cc82:	f7ff f8ff 	bl	800be84 <__multiply>
 800cc86:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	f43f ae88 	beq.w	800c99e <_strtod_l+0x43e>
 800cc8e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cc90:	9805      	ldr	r0, [sp, #20]
 800cc92:	f7fe ffe3 	bl	800bc5c <_Bfree>
 800cc96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc98:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc9a:	2d00      	cmp	r5, #0
 800cc9c:	dc1d      	bgt.n	800ccda <_strtod_l+0x77a>
 800cc9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	dd27      	ble.n	800ccf4 <_strtod_l+0x794>
 800cca4:	4649      	mov	r1, r9
 800cca6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cca8:	9805      	ldr	r0, [sp, #20]
 800ccaa:	f7ff f98d 	bl	800bfc8 <__pow5mult>
 800ccae:	4681      	mov	r9, r0
 800ccb0:	bb00      	cbnz	r0, 800ccf4 <_strtod_l+0x794>
 800ccb2:	f04f 0900 	mov.w	r9, #0
 800ccb6:	e672      	b.n	800c99e <_strtod_l+0x43e>
 800ccb8:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ccbc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ccc0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ccc4:	35e2      	adds	r5, #226	@ 0xe2
 800ccc6:	fa01 f305 	lsl.w	r3, r1, r5
 800ccca:	9310      	str	r3, [sp, #64]	@ 0x40
 800cccc:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ccce:	e7ba      	b.n	800cc46 <_strtod_l+0x6e6>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccd4:	2301      	movs	r3, #1
 800ccd6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccd8:	e7b5      	b.n	800cc46 <_strtod_l+0x6e6>
 800ccda:	462a      	mov	r2, r5
 800ccdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccde:	9805      	ldr	r0, [sp, #20]
 800cce0:	f7ff f9cc 	bl	800c07c <__lshift>
 800cce4:	901a      	str	r0, [sp, #104]	@ 0x68
 800cce6:	2800      	cmp	r0, #0
 800cce8:	d1d9      	bne.n	800cc9e <_strtod_l+0x73e>
 800ccea:	e658      	b.n	800c99e <_strtod_l+0x43e>
 800ccec:	0800f008 	.word	0x0800f008
 800ccf0:	fffffc02 	.word	0xfffffc02
 800ccf4:	2e00      	cmp	r6, #0
 800ccf6:	dd07      	ble.n	800cd08 <_strtod_l+0x7a8>
 800ccf8:	4649      	mov	r1, r9
 800ccfa:	4632      	mov	r2, r6
 800ccfc:	9805      	ldr	r0, [sp, #20]
 800ccfe:	f7ff f9bd 	bl	800c07c <__lshift>
 800cd02:	4681      	mov	r9, r0
 800cd04:	2800      	cmp	r0, #0
 800cd06:	d0d4      	beq.n	800ccb2 <_strtod_l+0x752>
 800cd08:	2f00      	cmp	r7, #0
 800cd0a:	dd08      	ble.n	800cd1e <_strtod_l+0x7be>
 800cd0c:	4641      	mov	r1, r8
 800cd0e:	463a      	mov	r2, r7
 800cd10:	9805      	ldr	r0, [sp, #20]
 800cd12:	f7ff f9b3 	bl	800c07c <__lshift>
 800cd16:	4680      	mov	r8, r0
 800cd18:	2800      	cmp	r0, #0
 800cd1a:	f43f ae40 	beq.w	800c99e <_strtod_l+0x43e>
 800cd1e:	464a      	mov	r2, r9
 800cd20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd22:	9805      	ldr	r0, [sp, #20]
 800cd24:	f7ff fa32 	bl	800c18c <__mdiff>
 800cd28:	4604      	mov	r4, r0
 800cd2a:	2800      	cmp	r0, #0
 800cd2c:	f43f ae37 	beq.w	800c99e <_strtod_l+0x43e>
 800cd30:	68c3      	ldr	r3, [r0, #12]
 800cd32:	4641      	mov	r1, r8
 800cd34:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cd36:	2300      	movs	r3, #0
 800cd38:	60c3      	str	r3, [r0, #12]
 800cd3a:	f7ff fa0b 	bl	800c154 <__mcmp>
 800cd3e:	2800      	cmp	r0, #0
 800cd40:	da3d      	bge.n	800cdbe <_strtod_l+0x85e>
 800cd42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd44:	ea53 030a 	orrs.w	r3, r3, sl
 800cd48:	d163      	bne.n	800ce12 <_strtod_l+0x8b2>
 800cd4a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d15f      	bne.n	800ce12 <_strtod_l+0x8b2>
 800cd52:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd56:	0d1b      	lsrs	r3, r3, #20
 800cd58:	051b      	lsls	r3, r3, #20
 800cd5a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cd5e:	d958      	bls.n	800ce12 <_strtod_l+0x8b2>
 800cd60:	6963      	ldr	r3, [r4, #20]
 800cd62:	b913      	cbnz	r3, 800cd6a <_strtod_l+0x80a>
 800cd64:	6923      	ldr	r3, [r4, #16]
 800cd66:	2b01      	cmp	r3, #1
 800cd68:	dd53      	ble.n	800ce12 <_strtod_l+0x8b2>
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	2201      	movs	r2, #1
 800cd6e:	9805      	ldr	r0, [sp, #20]
 800cd70:	f7ff f984 	bl	800c07c <__lshift>
 800cd74:	4641      	mov	r1, r8
 800cd76:	4604      	mov	r4, r0
 800cd78:	f7ff f9ec 	bl	800c154 <__mcmp>
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	dd48      	ble.n	800ce12 <_strtod_l+0x8b2>
 800cd80:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd84:	9a08      	ldr	r2, [sp, #32]
 800cd86:	0d1b      	lsrs	r3, r3, #20
 800cd88:	051b      	lsls	r3, r3, #20
 800cd8a:	2a00      	cmp	r2, #0
 800cd8c:	d062      	beq.n	800ce54 <_strtod_l+0x8f4>
 800cd8e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cd92:	d85f      	bhi.n	800ce54 <_strtod_l+0x8f4>
 800cd94:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cd98:	f67f ae94 	bls.w	800cac4 <_strtod_l+0x564>
 800cd9c:	4650      	mov	r0, sl
 800cd9e:	4659      	mov	r1, fp
 800cda0:	4ba3      	ldr	r3, [pc, #652]	@ (800d030 <_strtod_l+0xad0>)
 800cda2:	2200      	movs	r2, #0
 800cda4:	f7f3 fb98 	bl	80004d8 <__aeabi_dmul>
 800cda8:	4ba2      	ldr	r3, [pc, #648]	@ (800d034 <_strtod_l+0xad4>)
 800cdaa:	4682      	mov	sl, r0
 800cdac:	400b      	ands	r3, r1
 800cdae:	468b      	mov	fp, r1
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	f47f adff 	bne.w	800c9b4 <_strtod_l+0x454>
 800cdb6:	2322      	movs	r3, #34	@ 0x22
 800cdb8:	9a05      	ldr	r2, [sp, #20]
 800cdba:	6013      	str	r3, [r2, #0]
 800cdbc:	e5fa      	b.n	800c9b4 <_strtod_l+0x454>
 800cdbe:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cdc2:	d165      	bne.n	800ce90 <_strtod_l+0x930>
 800cdc4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cdc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdca:	b35a      	cbz	r2, 800ce24 <_strtod_l+0x8c4>
 800cdcc:	4a9a      	ldr	r2, [pc, #616]	@ (800d038 <_strtod_l+0xad8>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d12b      	bne.n	800ce2a <_strtod_l+0x8ca>
 800cdd2:	9b08      	ldr	r3, [sp, #32]
 800cdd4:	4651      	mov	r1, sl
 800cdd6:	b303      	cbz	r3, 800ce1a <_strtod_l+0x8ba>
 800cdd8:	465a      	mov	r2, fp
 800cdda:	4b96      	ldr	r3, [pc, #600]	@ (800d034 <_strtod_l+0xad4>)
 800cddc:	4013      	ands	r3, r2
 800cdde:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cde2:	f04f 32ff 	mov.w	r2, #4294967295
 800cde6:	d81b      	bhi.n	800ce20 <_strtod_l+0x8c0>
 800cde8:	0d1b      	lsrs	r3, r3, #20
 800cdea:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cdee:	fa02 f303 	lsl.w	r3, r2, r3
 800cdf2:	4299      	cmp	r1, r3
 800cdf4:	d119      	bne.n	800ce2a <_strtod_l+0x8ca>
 800cdf6:	4b91      	ldr	r3, [pc, #580]	@ (800d03c <_strtod_l+0xadc>)
 800cdf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdfa:	429a      	cmp	r2, r3
 800cdfc:	d102      	bne.n	800ce04 <_strtod_l+0x8a4>
 800cdfe:	3101      	adds	r1, #1
 800ce00:	f43f adcd 	beq.w	800c99e <_strtod_l+0x43e>
 800ce04:	f04f 0a00 	mov.w	sl, #0
 800ce08:	4b8a      	ldr	r3, [pc, #552]	@ (800d034 <_strtod_l+0xad4>)
 800ce0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce0c:	401a      	ands	r2, r3
 800ce0e:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ce12:	9b08      	ldr	r3, [sp, #32]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d1c1      	bne.n	800cd9c <_strtod_l+0x83c>
 800ce18:	e5cc      	b.n	800c9b4 <_strtod_l+0x454>
 800ce1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ce1e:	e7e8      	b.n	800cdf2 <_strtod_l+0x892>
 800ce20:	4613      	mov	r3, r2
 800ce22:	e7e6      	b.n	800cdf2 <_strtod_l+0x892>
 800ce24:	ea53 030a 	orrs.w	r3, r3, sl
 800ce28:	d0aa      	beq.n	800cd80 <_strtod_l+0x820>
 800ce2a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce2c:	b1db      	cbz	r3, 800ce66 <_strtod_l+0x906>
 800ce2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce30:	4213      	tst	r3, r2
 800ce32:	d0ee      	beq.n	800ce12 <_strtod_l+0x8b2>
 800ce34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce36:	4650      	mov	r0, sl
 800ce38:	4659      	mov	r1, fp
 800ce3a:	9a08      	ldr	r2, [sp, #32]
 800ce3c:	b1bb      	cbz	r3, 800ce6e <_strtod_l+0x90e>
 800ce3e:	f7ff fb6d 	bl	800c51c <sulp>
 800ce42:	4602      	mov	r2, r0
 800ce44:	460b      	mov	r3, r1
 800ce46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce4a:	f7f3 f98f 	bl	800016c <__adddf3>
 800ce4e:	4682      	mov	sl, r0
 800ce50:	468b      	mov	fp, r1
 800ce52:	e7de      	b.n	800ce12 <_strtod_l+0x8b2>
 800ce54:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ce58:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ce5c:	f04f 3aff 	mov.w	sl, #4294967295
 800ce60:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ce64:	e7d5      	b.n	800ce12 <_strtod_l+0x8b2>
 800ce66:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ce68:	ea13 0f0a 	tst.w	r3, sl
 800ce6c:	e7e1      	b.n	800ce32 <_strtod_l+0x8d2>
 800ce6e:	f7ff fb55 	bl	800c51c <sulp>
 800ce72:	4602      	mov	r2, r0
 800ce74:	460b      	mov	r3, r1
 800ce76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ce7a:	f7f3 f975 	bl	8000168 <__aeabi_dsub>
 800ce7e:	2200      	movs	r2, #0
 800ce80:	2300      	movs	r3, #0
 800ce82:	4682      	mov	sl, r0
 800ce84:	468b      	mov	fp, r1
 800ce86:	f7f3 fd8f 	bl	80009a8 <__aeabi_dcmpeq>
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	d0c1      	beq.n	800ce12 <_strtod_l+0x8b2>
 800ce8e:	e619      	b.n	800cac4 <_strtod_l+0x564>
 800ce90:	4641      	mov	r1, r8
 800ce92:	4620      	mov	r0, r4
 800ce94:	f7ff face 	bl	800c434 <__ratio>
 800ce98:	2200      	movs	r2, #0
 800ce9a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ce9e:	4606      	mov	r6, r0
 800cea0:	460f      	mov	r7, r1
 800cea2:	f7f3 fd95 	bl	80009d0 <__aeabi_dcmple>
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d06d      	beq.n	800cf86 <_strtod_l+0xa26>
 800ceaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d178      	bne.n	800cfa2 <_strtod_l+0xa42>
 800ceb0:	f1ba 0f00 	cmp.w	sl, #0
 800ceb4:	d156      	bne.n	800cf64 <_strtod_l+0xa04>
 800ceb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d158      	bne.n	800cf72 <_strtod_l+0xa12>
 800cec0:	2200      	movs	r2, #0
 800cec2:	4630      	mov	r0, r6
 800cec4:	4639      	mov	r1, r7
 800cec6:	4b5e      	ldr	r3, [pc, #376]	@ (800d040 <_strtod_l+0xae0>)
 800cec8:	f7f3 fd78 	bl	80009bc <__aeabi_dcmplt>
 800cecc:	2800      	cmp	r0, #0
 800cece:	d157      	bne.n	800cf80 <_strtod_l+0xa20>
 800ced0:	4630      	mov	r0, r6
 800ced2:	4639      	mov	r1, r7
 800ced4:	2200      	movs	r2, #0
 800ced6:	4b5b      	ldr	r3, [pc, #364]	@ (800d044 <_strtod_l+0xae4>)
 800ced8:	f7f3 fafe 	bl	80004d8 <__aeabi_dmul>
 800cedc:	4606      	mov	r6, r0
 800cede:	460f      	mov	r7, r1
 800cee0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cee4:	9606      	str	r6, [sp, #24]
 800cee6:	9307      	str	r3, [sp, #28]
 800cee8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ceec:	4d51      	ldr	r5, [pc, #324]	@ (800d034 <_strtod_l+0xad4>)
 800ceee:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cef2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cef4:	401d      	ands	r5, r3
 800cef6:	4b54      	ldr	r3, [pc, #336]	@ (800d048 <_strtod_l+0xae8>)
 800cef8:	429d      	cmp	r5, r3
 800cefa:	f040 80ab 	bne.w	800d054 <_strtod_l+0xaf4>
 800cefe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf00:	4650      	mov	r0, sl
 800cf02:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cf06:	4659      	mov	r1, fp
 800cf08:	f7ff f9d4 	bl	800c2b4 <__ulp>
 800cf0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf10:	f7f3 fae2 	bl	80004d8 <__aeabi_dmul>
 800cf14:	4652      	mov	r2, sl
 800cf16:	465b      	mov	r3, fp
 800cf18:	f7f3 f928 	bl	800016c <__adddf3>
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	4945      	ldr	r1, [pc, #276]	@ (800d034 <_strtod_l+0xad4>)
 800cf20:	4a4a      	ldr	r2, [pc, #296]	@ (800d04c <_strtod_l+0xaec>)
 800cf22:	4019      	ands	r1, r3
 800cf24:	4291      	cmp	r1, r2
 800cf26:	4682      	mov	sl, r0
 800cf28:	d942      	bls.n	800cfb0 <_strtod_l+0xa50>
 800cf2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf2c:	4b43      	ldr	r3, [pc, #268]	@ (800d03c <_strtod_l+0xadc>)
 800cf2e:	429a      	cmp	r2, r3
 800cf30:	d103      	bne.n	800cf3a <_strtod_l+0x9da>
 800cf32:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cf34:	3301      	adds	r3, #1
 800cf36:	f43f ad32 	beq.w	800c99e <_strtod_l+0x43e>
 800cf3a:	f04f 3aff 	mov.w	sl, #4294967295
 800cf3e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800d03c <_strtod_l+0xadc>
 800cf42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cf44:	9805      	ldr	r0, [sp, #20]
 800cf46:	f7fe fe89 	bl	800bc5c <_Bfree>
 800cf4a:	4649      	mov	r1, r9
 800cf4c:	9805      	ldr	r0, [sp, #20]
 800cf4e:	f7fe fe85 	bl	800bc5c <_Bfree>
 800cf52:	4641      	mov	r1, r8
 800cf54:	9805      	ldr	r0, [sp, #20]
 800cf56:	f7fe fe81 	bl	800bc5c <_Bfree>
 800cf5a:	4621      	mov	r1, r4
 800cf5c:	9805      	ldr	r0, [sp, #20]
 800cf5e:	f7fe fe7d 	bl	800bc5c <_Bfree>
 800cf62:	e61c      	b.n	800cb9e <_strtod_l+0x63e>
 800cf64:	f1ba 0f01 	cmp.w	sl, #1
 800cf68:	d103      	bne.n	800cf72 <_strtod_l+0xa12>
 800cf6a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f43f ada9 	beq.w	800cac4 <_strtod_l+0x564>
 800cf72:	2200      	movs	r2, #0
 800cf74:	4b36      	ldr	r3, [pc, #216]	@ (800d050 <_strtod_l+0xaf0>)
 800cf76:	2600      	movs	r6, #0
 800cf78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cf7c:	4f30      	ldr	r7, [pc, #192]	@ (800d040 <_strtod_l+0xae0>)
 800cf7e:	e7b3      	b.n	800cee8 <_strtod_l+0x988>
 800cf80:	2600      	movs	r6, #0
 800cf82:	4f30      	ldr	r7, [pc, #192]	@ (800d044 <_strtod_l+0xae4>)
 800cf84:	e7ac      	b.n	800cee0 <_strtod_l+0x980>
 800cf86:	4630      	mov	r0, r6
 800cf88:	4639      	mov	r1, r7
 800cf8a:	4b2e      	ldr	r3, [pc, #184]	@ (800d044 <_strtod_l+0xae4>)
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	f7f3 faa3 	bl	80004d8 <__aeabi_dmul>
 800cf92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf94:	4606      	mov	r6, r0
 800cf96:	460f      	mov	r7, r1
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d0a1      	beq.n	800cee0 <_strtod_l+0x980>
 800cf9c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cfa0:	e7a2      	b.n	800cee8 <_strtod_l+0x988>
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	4b26      	ldr	r3, [pc, #152]	@ (800d040 <_strtod_l+0xae0>)
 800cfa6:	4616      	mov	r6, r2
 800cfa8:	461f      	mov	r7, r3
 800cfaa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cfae:	e79b      	b.n	800cee8 <_strtod_l+0x988>
 800cfb0:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cfb4:	9b08      	ldr	r3, [sp, #32]
 800cfb6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d1c1      	bne.n	800cf42 <_strtod_l+0x9e2>
 800cfbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cfc2:	0d1b      	lsrs	r3, r3, #20
 800cfc4:	051b      	lsls	r3, r3, #20
 800cfc6:	429d      	cmp	r5, r3
 800cfc8:	d1bb      	bne.n	800cf42 <_strtod_l+0x9e2>
 800cfca:	4630      	mov	r0, r6
 800cfcc:	4639      	mov	r1, r7
 800cfce:	f7f4 f829 	bl	8001024 <__aeabi_d2lz>
 800cfd2:	f7f3 fa53 	bl	800047c <__aeabi_l2d>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	4630      	mov	r0, r6
 800cfdc:	4639      	mov	r1, r7
 800cfde:	f7f3 f8c3 	bl	8000168 <__aeabi_dsub>
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	4602      	mov	r2, r0
 800cfe6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cfea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cfee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cff0:	ea46 060a 	orr.w	r6, r6, sl
 800cff4:	431e      	orrs	r6, r3
 800cff6:	d06a      	beq.n	800d0ce <_strtod_l+0xb6e>
 800cff8:	a309      	add	r3, pc, #36	@ (adr r3, 800d020 <_strtod_l+0xac0>)
 800cffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffe:	f7f3 fcdd 	bl	80009bc <__aeabi_dcmplt>
 800d002:	2800      	cmp	r0, #0
 800d004:	f47f acd6 	bne.w	800c9b4 <_strtod_l+0x454>
 800d008:	a307      	add	r3, pc, #28	@ (adr r3, 800d028 <_strtod_l+0xac8>)
 800d00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d00e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d012:	f7f3 fcf1 	bl	80009f8 <__aeabi_dcmpgt>
 800d016:	2800      	cmp	r0, #0
 800d018:	d093      	beq.n	800cf42 <_strtod_l+0x9e2>
 800d01a:	e4cb      	b.n	800c9b4 <_strtod_l+0x454>
 800d01c:	f3af 8000 	nop.w
 800d020:	94a03595 	.word	0x94a03595
 800d024:	3fdfffff 	.word	0x3fdfffff
 800d028:	35afe535 	.word	0x35afe535
 800d02c:	3fe00000 	.word	0x3fe00000
 800d030:	39500000 	.word	0x39500000
 800d034:	7ff00000 	.word	0x7ff00000
 800d038:	000fffff 	.word	0x000fffff
 800d03c:	7fefffff 	.word	0x7fefffff
 800d040:	3ff00000 	.word	0x3ff00000
 800d044:	3fe00000 	.word	0x3fe00000
 800d048:	7fe00000 	.word	0x7fe00000
 800d04c:	7c9fffff 	.word	0x7c9fffff
 800d050:	bff00000 	.word	0xbff00000
 800d054:	9b08      	ldr	r3, [sp, #32]
 800d056:	b323      	cbz	r3, 800d0a2 <_strtod_l+0xb42>
 800d058:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d05c:	d821      	bhi.n	800d0a2 <_strtod_l+0xb42>
 800d05e:	a328      	add	r3, pc, #160	@ (adr r3, 800d100 <_strtod_l+0xba0>)
 800d060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d064:	4630      	mov	r0, r6
 800d066:	4639      	mov	r1, r7
 800d068:	f7f3 fcb2 	bl	80009d0 <__aeabi_dcmple>
 800d06c:	b1a0      	cbz	r0, 800d098 <_strtod_l+0xb38>
 800d06e:	4639      	mov	r1, r7
 800d070:	4630      	mov	r0, r6
 800d072:	f7f3 fd09 	bl	8000a88 <__aeabi_d2uiz>
 800d076:	2801      	cmp	r0, #1
 800d078:	bf38      	it	cc
 800d07a:	2001      	movcc	r0, #1
 800d07c:	f7f3 f9b2 	bl	80003e4 <__aeabi_ui2d>
 800d080:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d082:	4606      	mov	r6, r0
 800d084:	460f      	mov	r7, r1
 800d086:	b9fb      	cbnz	r3, 800d0c8 <_strtod_l+0xb68>
 800d088:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d08c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d08e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d090:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d094:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d098:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d09a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d09e:	1b5b      	subs	r3, r3, r5
 800d0a0:	9311      	str	r3, [sp, #68]	@ 0x44
 800d0a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0a6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d0aa:	f7ff f903 	bl	800c2b4 <__ulp>
 800d0ae:	4602      	mov	r2, r0
 800d0b0:	460b      	mov	r3, r1
 800d0b2:	4650      	mov	r0, sl
 800d0b4:	4659      	mov	r1, fp
 800d0b6:	f7f3 fa0f 	bl	80004d8 <__aeabi_dmul>
 800d0ba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d0be:	f7f3 f855 	bl	800016c <__adddf3>
 800d0c2:	4682      	mov	sl, r0
 800d0c4:	468b      	mov	fp, r1
 800d0c6:	e775      	b.n	800cfb4 <_strtod_l+0xa54>
 800d0c8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d0cc:	e7e0      	b.n	800d090 <_strtod_l+0xb30>
 800d0ce:	a30e      	add	r3, pc, #56	@ (adr r3, 800d108 <_strtod_l+0xba8>)
 800d0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d4:	f7f3 fc72 	bl	80009bc <__aeabi_dcmplt>
 800d0d8:	e79d      	b.n	800d016 <_strtod_l+0xab6>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	930e      	str	r3, [sp, #56]	@ 0x38
 800d0de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d0e0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d0e2:	6013      	str	r3, [r2, #0]
 800d0e4:	f7ff ba79 	b.w	800c5da <_strtod_l+0x7a>
 800d0e8:	2a65      	cmp	r2, #101	@ 0x65
 800d0ea:	f43f ab72 	beq.w	800c7d2 <_strtod_l+0x272>
 800d0ee:	2a45      	cmp	r2, #69	@ 0x45
 800d0f0:	f43f ab6f 	beq.w	800c7d2 <_strtod_l+0x272>
 800d0f4:	2301      	movs	r3, #1
 800d0f6:	f7ff bbaa 	b.w	800c84e <_strtod_l+0x2ee>
 800d0fa:	bf00      	nop
 800d0fc:	f3af 8000 	nop.w
 800d100:	ffc00000 	.word	0xffc00000
 800d104:	41dfffff 	.word	0x41dfffff
 800d108:	94a03595 	.word	0x94a03595
 800d10c:	3fcfffff 	.word	0x3fcfffff

0800d110 <_strtod_r>:
 800d110:	4b01      	ldr	r3, [pc, #4]	@ (800d118 <_strtod_r+0x8>)
 800d112:	f7ff ba25 	b.w	800c560 <_strtod_l>
 800d116:	bf00      	nop
 800d118:	20000074 	.word	0x20000074

0800d11c <_strtol_l.isra.0>:
 800d11c:	2b24      	cmp	r3, #36	@ 0x24
 800d11e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d122:	4686      	mov	lr, r0
 800d124:	4690      	mov	r8, r2
 800d126:	d801      	bhi.n	800d12c <_strtol_l.isra.0+0x10>
 800d128:	2b01      	cmp	r3, #1
 800d12a:	d106      	bne.n	800d13a <_strtol_l.isra.0+0x1e>
 800d12c:	f7fd fda6 	bl	800ac7c <__errno>
 800d130:	2316      	movs	r3, #22
 800d132:	6003      	str	r3, [r0, #0]
 800d134:	2000      	movs	r0, #0
 800d136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d13a:	460d      	mov	r5, r1
 800d13c:	4833      	ldr	r0, [pc, #204]	@ (800d20c <_strtol_l.isra.0+0xf0>)
 800d13e:	462a      	mov	r2, r5
 800d140:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d144:	5d06      	ldrb	r6, [r0, r4]
 800d146:	f016 0608 	ands.w	r6, r6, #8
 800d14a:	d1f8      	bne.n	800d13e <_strtol_l.isra.0+0x22>
 800d14c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d14e:	d110      	bne.n	800d172 <_strtol_l.isra.0+0x56>
 800d150:	2601      	movs	r6, #1
 800d152:	782c      	ldrb	r4, [r5, #0]
 800d154:	1c95      	adds	r5, r2, #2
 800d156:	f033 0210 	bics.w	r2, r3, #16
 800d15a:	d115      	bne.n	800d188 <_strtol_l.isra.0+0x6c>
 800d15c:	2c30      	cmp	r4, #48	@ 0x30
 800d15e:	d10d      	bne.n	800d17c <_strtol_l.isra.0+0x60>
 800d160:	782a      	ldrb	r2, [r5, #0]
 800d162:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d166:	2a58      	cmp	r2, #88	@ 0x58
 800d168:	d108      	bne.n	800d17c <_strtol_l.isra.0+0x60>
 800d16a:	786c      	ldrb	r4, [r5, #1]
 800d16c:	3502      	adds	r5, #2
 800d16e:	2310      	movs	r3, #16
 800d170:	e00a      	b.n	800d188 <_strtol_l.isra.0+0x6c>
 800d172:	2c2b      	cmp	r4, #43	@ 0x2b
 800d174:	bf04      	itt	eq
 800d176:	782c      	ldrbeq	r4, [r5, #0]
 800d178:	1c95      	addeq	r5, r2, #2
 800d17a:	e7ec      	b.n	800d156 <_strtol_l.isra.0+0x3a>
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1f6      	bne.n	800d16e <_strtol_l.isra.0+0x52>
 800d180:	2c30      	cmp	r4, #48	@ 0x30
 800d182:	bf14      	ite	ne
 800d184:	230a      	movne	r3, #10
 800d186:	2308      	moveq	r3, #8
 800d188:	2200      	movs	r2, #0
 800d18a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d18e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d192:	fbbc f9f3 	udiv	r9, ip, r3
 800d196:	4610      	mov	r0, r2
 800d198:	fb03 ca19 	mls	sl, r3, r9, ip
 800d19c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d1a0:	2f09      	cmp	r7, #9
 800d1a2:	d80f      	bhi.n	800d1c4 <_strtol_l.isra.0+0xa8>
 800d1a4:	463c      	mov	r4, r7
 800d1a6:	42a3      	cmp	r3, r4
 800d1a8:	dd1b      	ble.n	800d1e2 <_strtol_l.isra.0+0xc6>
 800d1aa:	1c57      	adds	r7, r2, #1
 800d1ac:	d007      	beq.n	800d1be <_strtol_l.isra.0+0xa2>
 800d1ae:	4581      	cmp	r9, r0
 800d1b0:	d314      	bcc.n	800d1dc <_strtol_l.isra.0+0xc0>
 800d1b2:	d101      	bne.n	800d1b8 <_strtol_l.isra.0+0x9c>
 800d1b4:	45a2      	cmp	sl, r4
 800d1b6:	db11      	blt.n	800d1dc <_strtol_l.isra.0+0xc0>
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	fb00 4003 	mla	r0, r0, r3, r4
 800d1be:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1c2:	e7eb      	b.n	800d19c <_strtol_l.isra.0+0x80>
 800d1c4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d1c8:	2f19      	cmp	r7, #25
 800d1ca:	d801      	bhi.n	800d1d0 <_strtol_l.isra.0+0xb4>
 800d1cc:	3c37      	subs	r4, #55	@ 0x37
 800d1ce:	e7ea      	b.n	800d1a6 <_strtol_l.isra.0+0x8a>
 800d1d0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d1d4:	2f19      	cmp	r7, #25
 800d1d6:	d804      	bhi.n	800d1e2 <_strtol_l.isra.0+0xc6>
 800d1d8:	3c57      	subs	r4, #87	@ 0x57
 800d1da:	e7e4      	b.n	800d1a6 <_strtol_l.isra.0+0x8a>
 800d1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e0:	e7ed      	b.n	800d1be <_strtol_l.isra.0+0xa2>
 800d1e2:	1c53      	adds	r3, r2, #1
 800d1e4:	d108      	bne.n	800d1f8 <_strtol_l.isra.0+0xdc>
 800d1e6:	2322      	movs	r3, #34	@ 0x22
 800d1e8:	4660      	mov	r0, ip
 800d1ea:	f8ce 3000 	str.w	r3, [lr]
 800d1ee:	f1b8 0f00 	cmp.w	r8, #0
 800d1f2:	d0a0      	beq.n	800d136 <_strtol_l.isra.0+0x1a>
 800d1f4:	1e69      	subs	r1, r5, #1
 800d1f6:	e006      	b.n	800d206 <_strtol_l.isra.0+0xea>
 800d1f8:	b106      	cbz	r6, 800d1fc <_strtol_l.isra.0+0xe0>
 800d1fa:	4240      	negs	r0, r0
 800d1fc:	f1b8 0f00 	cmp.w	r8, #0
 800d200:	d099      	beq.n	800d136 <_strtol_l.isra.0+0x1a>
 800d202:	2a00      	cmp	r2, #0
 800d204:	d1f6      	bne.n	800d1f4 <_strtol_l.isra.0+0xd8>
 800d206:	f8c8 1000 	str.w	r1, [r8]
 800d20a:	e794      	b.n	800d136 <_strtol_l.isra.0+0x1a>
 800d20c:	0800f031 	.word	0x0800f031

0800d210 <_strtol_r>:
 800d210:	f7ff bf84 	b.w	800d11c <_strtol_l.isra.0>

0800d214 <__ssputs_r>:
 800d214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d218:	461f      	mov	r7, r3
 800d21a:	688e      	ldr	r6, [r1, #8]
 800d21c:	4682      	mov	sl, r0
 800d21e:	42be      	cmp	r6, r7
 800d220:	460c      	mov	r4, r1
 800d222:	4690      	mov	r8, r2
 800d224:	680b      	ldr	r3, [r1, #0]
 800d226:	d82d      	bhi.n	800d284 <__ssputs_r+0x70>
 800d228:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d22c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d230:	d026      	beq.n	800d280 <__ssputs_r+0x6c>
 800d232:	6965      	ldr	r5, [r4, #20]
 800d234:	6909      	ldr	r1, [r1, #16]
 800d236:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d23a:	eba3 0901 	sub.w	r9, r3, r1
 800d23e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d242:	1c7b      	adds	r3, r7, #1
 800d244:	444b      	add	r3, r9
 800d246:	106d      	asrs	r5, r5, #1
 800d248:	429d      	cmp	r5, r3
 800d24a:	bf38      	it	cc
 800d24c:	461d      	movcc	r5, r3
 800d24e:	0553      	lsls	r3, r2, #21
 800d250:	d527      	bpl.n	800d2a2 <__ssputs_r+0x8e>
 800d252:	4629      	mov	r1, r5
 800d254:	f7fe fc36 	bl	800bac4 <_malloc_r>
 800d258:	4606      	mov	r6, r0
 800d25a:	b360      	cbz	r0, 800d2b6 <__ssputs_r+0xa2>
 800d25c:	464a      	mov	r2, r9
 800d25e:	6921      	ldr	r1, [r4, #16]
 800d260:	f7fd fd47 	bl	800acf2 <memcpy>
 800d264:	89a3      	ldrh	r3, [r4, #12]
 800d266:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d26a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d26e:	81a3      	strh	r3, [r4, #12]
 800d270:	6126      	str	r6, [r4, #16]
 800d272:	444e      	add	r6, r9
 800d274:	6026      	str	r6, [r4, #0]
 800d276:	463e      	mov	r6, r7
 800d278:	6165      	str	r5, [r4, #20]
 800d27a:	eba5 0509 	sub.w	r5, r5, r9
 800d27e:	60a5      	str	r5, [r4, #8]
 800d280:	42be      	cmp	r6, r7
 800d282:	d900      	bls.n	800d286 <__ssputs_r+0x72>
 800d284:	463e      	mov	r6, r7
 800d286:	4632      	mov	r2, r6
 800d288:	4641      	mov	r1, r8
 800d28a:	6820      	ldr	r0, [r4, #0]
 800d28c:	f000 feee 	bl	800e06c <memmove>
 800d290:	2000      	movs	r0, #0
 800d292:	68a3      	ldr	r3, [r4, #8]
 800d294:	1b9b      	subs	r3, r3, r6
 800d296:	60a3      	str	r3, [r4, #8]
 800d298:	6823      	ldr	r3, [r4, #0]
 800d29a:	4433      	add	r3, r6
 800d29c:	6023      	str	r3, [r4, #0]
 800d29e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2a2:	462a      	mov	r2, r5
 800d2a4:	f001 fae9 	bl	800e87a <_realloc_r>
 800d2a8:	4606      	mov	r6, r0
 800d2aa:	2800      	cmp	r0, #0
 800d2ac:	d1e0      	bne.n	800d270 <__ssputs_r+0x5c>
 800d2ae:	4650      	mov	r0, sl
 800d2b0:	6921      	ldr	r1, [r4, #16]
 800d2b2:	f7fe fb95 	bl	800b9e0 <_free_r>
 800d2b6:	230c      	movs	r3, #12
 800d2b8:	f8ca 3000 	str.w	r3, [sl]
 800d2bc:	89a3      	ldrh	r3, [r4, #12]
 800d2be:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2c6:	81a3      	strh	r3, [r4, #12]
 800d2c8:	e7e9      	b.n	800d29e <__ssputs_r+0x8a>
	...

0800d2cc <_svfiprintf_r>:
 800d2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d0:	4698      	mov	r8, r3
 800d2d2:	898b      	ldrh	r3, [r1, #12]
 800d2d4:	4607      	mov	r7, r0
 800d2d6:	061b      	lsls	r3, r3, #24
 800d2d8:	460d      	mov	r5, r1
 800d2da:	4614      	mov	r4, r2
 800d2dc:	b09d      	sub	sp, #116	@ 0x74
 800d2de:	d510      	bpl.n	800d302 <_svfiprintf_r+0x36>
 800d2e0:	690b      	ldr	r3, [r1, #16]
 800d2e2:	b973      	cbnz	r3, 800d302 <_svfiprintf_r+0x36>
 800d2e4:	2140      	movs	r1, #64	@ 0x40
 800d2e6:	f7fe fbed 	bl	800bac4 <_malloc_r>
 800d2ea:	6028      	str	r0, [r5, #0]
 800d2ec:	6128      	str	r0, [r5, #16]
 800d2ee:	b930      	cbnz	r0, 800d2fe <_svfiprintf_r+0x32>
 800d2f0:	230c      	movs	r3, #12
 800d2f2:	603b      	str	r3, [r7, #0]
 800d2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f8:	b01d      	add	sp, #116	@ 0x74
 800d2fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2fe:	2340      	movs	r3, #64	@ 0x40
 800d300:	616b      	str	r3, [r5, #20]
 800d302:	2300      	movs	r3, #0
 800d304:	9309      	str	r3, [sp, #36]	@ 0x24
 800d306:	2320      	movs	r3, #32
 800d308:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d30c:	2330      	movs	r3, #48	@ 0x30
 800d30e:	f04f 0901 	mov.w	r9, #1
 800d312:	f8cd 800c 	str.w	r8, [sp, #12]
 800d316:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d4b0 <_svfiprintf_r+0x1e4>
 800d31a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d31e:	4623      	mov	r3, r4
 800d320:	469a      	mov	sl, r3
 800d322:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d326:	b10a      	cbz	r2, 800d32c <_svfiprintf_r+0x60>
 800d328:	2a25      	cmp	r2, #37	@ 0x25
 800d32a:	d1f9      	bne.n	800d320 <_svfiprintf_r+0x54>
 800d32c:	ebba 0b04 	subs.w	fp, sl, r4
 800d330:	d00b      	beq.n	800d34a <_svfiprintf_r+0x7e>
 800d332:	465b      	mov	r3, fp
 800d334:	4622      	mov	r2, r4
 800d336:	4629      	mov	r1, r5
 800d338:	4638      	mov	r0, r7
 800d33a:	f7ff ff6b 	bl	800d214 <__ssputs_r>
 800d33e:	3001      	adds	r0, #1
 800d340:	f000 80a7 	beq.w	800d492 <_svfiprintf_r+0x1c6>
 800d344:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d346:	445a      	add	r2, fp
 800d348:	9209      	str	r2, [sp, #36]	@ 0x24
 800d34a:	f89a 3000 	ldrb.w	r3, [sl]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	f000 809f 	beq.w	800d492 <_svfiprintf_r+0x1c6>
 800d354:	2300      	movs	r3, #0
 800d356:	f04f 32ff 	mov.w	r2, #4294967295
 800d35a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d35e:	f10a 0a01 	add.w	sl, sl, #1
 800d362:	9304      	str	r3, [sp, #16]
 800d364:	9307      	str	r3, [sp, #28]
 800d366:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d36a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d36c:	4654      	mov	r4, sl
 800d36e:	2205      	movs	r2, #5
 800d370:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d374:	484e      	ldr	r0, [pc, #312]	@ (800d4b0 <_svfiprintf_r+0x1e4>)
 800d376:	f7fd fcae 	bl	800acd6 <memchr>
 800d37a:	9a04      	ldr	r2, [sp, #16]
 800d37c:	b9d8      	cbnz	r0, 800d3b6 <_svfiprintf_r+0xea>
 800d37e:	06d0      	lsls	r0, r2, #27
 800d380:	bf44      	itt	mi
 800d382:	2320      	movmi	r3, #32
 800d384:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d388:	0711      	lsls	r1, r2, #28
 800d38a:	bf44      	itt	mi
 800d38c:	232b      	movmi	r3, #43	@ 0x2b
 800d38e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d392:	f89a 3000 	ldrb.w	r3, [sl]
 800d396:	2b2a      	cmp	r3, #42	@ 0x2a
 800d398:	d015      	beq.n	800d3c6 <_svfiprintf_r+0xfa>
 800d39a:	4654      	mov	r4, sl
 800d39c:	2000      	movs	r0, #0
 800d39e:	f04f 0c0a 	mov.w	ip, #10
 800d3a2:	9a07      	ldr	r2, [sp, #28]
 800d3a4:	4621      	mov	r1, r4
 800d3a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3aa:	3b30      	subs	r3, #48	@ 0x30
 800d3ac:	2b09      	cmp	r3, #9
 800d3ae:	d94b      	bls.n	800d448 <_svfiprintf_r+0x17c>
 800d3b0:	b1b0      	cbz	r0, 800d3e0 <_svfiprintf_r+0x114>
 800d3b2:	9207      	str	r2, [sp, #28]
 800d3b4:	e014      	b.n	800d3e0 <_svfiprintf_r+0x114>
 800d3b6:	eba0 0308 	sub.w	r3, r0, r8
 800d3ba:	fa09 f303 	lsl.w	r3, r9, r3
 800d3be:	4313      	orrs	r3, r2
 800d3c0:	46a2      	mov	sl, r4
 800d3c2:	9304      	str	r3, [sp, #16]
 800d3c4:	e7d2      	b.n	800d36c <_svfiprintf_r+0xa0>
 800d3c6:	9b03      	ldr	r3, [sp, #12]
 800d3c8:	1d19      	adds	r1, r3, #4
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	9103      	str	r1, [sp, #12]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	bfbb      	ittet	lt
 800d3d2:	425b      	neglt	r3, r3
 800d3d4:	f042 0202 	orrlt.w	r2, r2, #2
 800d3d8:	9307      	strge	r3, [sp, #28]
 800d3da:	9307      	strlt	r3, [sp, #28]
 800d3dc:	bfb8      	it	lt
 800d3de:	9204      	strlt	r2, [sp, #16]
 800d3e0:	7823      	ldrb	r3, [r4, #0]
 800d3e2:	2b2e      	cmp	r3, #46	@ 0x2e
 800d3e4:	d10a      	bne.n	800d3fc <_svfiprintf_r+0x130>
 800d3e6:	7863      	ldrb	r3, [r4, #1]
 800d3e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3ea:	d132      	bne.n	800d452 <_svfiprintf_r+0x186>
 800d3ec:	9b03      	ldr	r3, [sp, #12]
 800d3ee:	3402      	adds	r4, #2
 800d3f0:	1d1a      	adds	r2, r3, #4
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	9203      	str	r2, [sp, #12]
 800d3f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d3fa:	9305      	str	r3, [sp, #20]
 800d3fc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d4b4 <_svfiprintf_r+0x1e8>
 800d400:	2203      	movs	r2, #3
 800d402:	4650      	mov	r0, sl
 800d404:	7821      	ldrb	r1, [r4, #0]
 800d406:	f7fd fc66 	bl	800acd6 <memchr>
 800d40a:	b138      	cbz	r0, 800d41c <_svfiprintf_r+0x150>
 800d40c:	2240      	movs	r2, #64	@ 0x40
 800d40e:	9b04      	ldr	r3, [sp, #16]
 800d410:	eba0 000a 	sub.w	r0, r0, sl
 800d414:	4082      	lsls	r2, r0
 800d416:	4313      	orrs	r3, r2
 800d418:	3401      	adds	r4, #1
 800d41a:	9304      	str	r3, [sp, #16]
 800d41c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d420:	2206      	movs	r2, #6
 800d422:	4825      	ldr	r0, [pc, #148]	@ (800d4b8 <_svfiprintf_r+0x1ec>)
 800d424:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d428:	f7fd fc55 	bl	800acd6 <memchr>
 800d42c:	2800      	cmp	r0, #0
 800d42e:	d036      	beq.n	800d49e <_svfiprintf_r+0x1d2>
 800d430:	4b22      	ldr	r3, [pc, #136]	@ (800d4bc <_svfiprintf_r+0x1f0>)
 800d432:	bb1b      	cbnz	r3, 800d47c <_svfiprintf_r+0x1b0>
 800d434:	9b03      	ldr	r3, [sp, #12]
 800d436:	3307      	adds	r3, #7
 800d438:	f023 0307 	bic.w	r3, r3, #7
 800d43c:	3308      	adds	r3, #8
 800d43e:	9303      	str	r3, [sp, #12]
 800d440:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d442:	4433      	add	r3, r6
 800d444:	9309      	str	r3, [sp, #36]	@ 0x24
 800d446:	e76a      	b.n	800d31e <_svfiprintf_r+0x52>
 800d448:	460c      	mov	r4, r1
 800d44a:	2001      	movs	r0, #1
 800d44c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d450:	e7a8      	b.n	800d3a4 <_svfiprintf_r+0xd8>
 800d452:	2300      	movs	r3, #0
 800d454:	f04f 0c0a 	mov.w	ip, #10
 800d458:	4619      	mov	r1, r3
 800d45a:	3401      	adds	r4, #1
 800d45c:	9305      	str	r3, [sp, #20]
 800d45e:	4620      	mov	r0, r4
 800d460:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d464:	3a30      	subs	r2, #48	@ 0x30
 800d466:	2a09      	cmp	r2, #9
 800d468:	d903      	bls.n	800d472 <_svfiprintf_r+0x1a6>
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d0c6      	beq.n	800d3fc <_svfiprintf_r+0x130>
 800d46e:	9105      	str	r1, [sp, #20]
 800d470:	e7c4      	b.n	800d3fc <_svfiprintf_r+0x130>
 800d472:	4604      	mov	r4, r0
 800d474:	2301      	movs	r3, #1
 800d476:	fb0c 2101 	mla	r1, ip, r1, r2
 800d47a:	e7f0      	b.n	800d45e <_svfiprintf_r+0x192>
 800d47c:	ab03      	add	r3, sp, #12
 800d47e:	9300      	str	r3, [sp, #0]
 800d480:	462a      	mov	r2, r5
 800d482:	4638      	mov	r0, r7
 800d484:	4b0e      	ldr	r3, [pc, #56]	@ (800d4c0 <_svfiprintf_r+0x1f4>)
 800d486:	a904      	add	r1, sp, #16
 800d488:	f7fc faaa 	bl	80099e0 <_printf_float>
 800d48c:	1c42      	adds	r2, r0, #1
 800d48e:	4606      	mov	r6, r0
 800d490:	d1d6      	bne.n	800d440 <_svfiprintf_r+0x174>
 800d492:	89ab      	ldrh	r3, [r5, #12]
 800d494:	065b      	lsls	r3, r3, #25
 800d496:	f53f af2d 	bmi.w	800d2f4 <_svfiprintf_r+0x28>
 800d49a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d49c:	e72c      	b.n	800d2f8 <_svfiprintf_r+0x2c>
 800d49e:	ab03      	add	r3, sp, #12
 800d4a0:	9300      	str	r3, [sp, #0]
 800d4a2:	462a      	mov	r2, r5
 800d4a4:	4638      	mov	r0, r7
 800d4a6:	4b06      	ldr	r3, [pc, #24]	@ (800d4c0 <_svfiprintf_r+0x1f4>)
 800d4a8:	a904      	add	r1, sp, #16
 800d4aa:	f7fc fd37 	bl	8009f1c <_printf_i>
 800d4ae:	e7ed      	b.n	800d48c <_svfiprintf_r+0x1c0>
 800d4b0:	0800ee4d 	.word	0x0800ee4d
 800d4b4:	0800ee53 	.word	0x0800ee53
 800d4b8:	0800ee57 	.word	0x0800ee57
 800d4bc:	080099e1 	.word	0x080099e1
 800d4c0:	0800d215 	.word	0x0800d215

0800d4c4 <_sungetc_r>:
 800d4c4:	b538      	push	{r3, r4, r5, lr}
 800d4c6:	1c4b      	adds	r3, r1, #1
 800d4c8:	4614      	mov	r4, r2
 800d4ca:	d103      	bne.n	800d4d4 <_sungetc_r+0x10>
 800d4cc:	f04f 35ff 	mov.w	r5, #4294967295
 800d4d0:	4628      	mov	r0, r5
 800d4d2:	bd38      	pop	{r3, r4, r5, pc}
 800d4d4:	8993      	ldrh	r3, [r2, #12]
 800d4d6:	b2cd      	uxtb	r5, r1
 800d4d8:	f023 0320 	bic.w	r3, r3, #32
 800d4dc:	8193      	strh	r3, [r2, #12]
 800d4de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d4e0:	6852      	ldr	r2, [r2, #4]
 800d4e2:	b18b      	cbz	r3, 800d508 <_sungetc_r+0x44>
 800d4e4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800d4e6:	4293      	cmp	r3, r2
 800d4e8:	dd08      	ble.n	800d4fc <_sungetc_r+0x38>
 800d4ea:	6823      	ldr	r3, [r4, #0]
 800d4ec:	1e5a      	subs	r2, r3, #1
 800d4ee:	6022      	str	r2, [r4, #0]
 800d4f0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d4f4:	6863      	ldr	r3, [r4, #4]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	6063      	str	r3, [r4, #4]
 800d4fa:	e7e9      	b.n	800d4d0 <_sungetc_r+0xc>
 800d4fc:	4621      	mov	r1, r4
 800d4fe:	f000 fd7d 	bl	800dffc <__submore>
 800d502:	2800      	cmp	r0, #0
 800d504:	d0f1      	beq.n	800d4ea <_sungetc_r+0x26>
 800d506:	e7e1      	b.n	800d4cc <_sungetc_r+0x8>
 800d508:	6921      	ldr	r1, [r4, #16]
 800d50a:	6823      	ldr	r3, [r4, #0]
 800d50c:	b151      	cbz	r1, 800d524 <_sungetc_r+0x60>
 800d50e:	4299      	cmp	r1, r3
 800d510:	d208      	bcs.n	800d524 <_sungetc_r+0x60>
 800d512:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d516:	42a9      	cmp	r1, r5
 800d518:	d104      	bne.n	800d524 <_sungetc_r+0x60>
 800d51a:	3b01      	subs	r3, #1
 800d51c:	3201      	adds	r2, #1
 800d51e:	6023      	str	r3, [r4, #0]
 800d520:	6062      	str	r2, [r4, #4]
 800d522:	e7d5      	b.n	800d4d0 <_sungetc_r+0xc>
 800d524:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800d528:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d52c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d52e:	2303      	movs	r3, #3
 800d530:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d532:	4623      	mov	r3, r4
 800d534:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d538:	6023      	str	r3, [r4, #0]
 800d53a:	2301      	movs	r3, #1
 800d53c:	e7dc      	b.n	800d4f8 <_sungetc_r+0x34>

0800d53e <__ssrefill_r>:
 800d53e:	b510      	push	{r4, lr}
 800d540:	460c      	mov	r4, r1
 800d542:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d544:	b169      	cbz	r1, 800d562 <__ssrefill_r+0x24>
 800d546:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d54a:	4299      	cmp	r1, r3
 800d54c:	d001      	beq.n	800d552 <__ssrefill_r+0x14>
 800d54e:	f7fe fa47 	bl	800b9e0 <_free_r>
 800d552:	2000      	movs	r0, #0
 800d554:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d556:	6360      	str	r0, [r4, #52]	@ 0x34
 800d558:	6063      	str	r3, [r4, #4]
 800d55a:	b113      	cbz	r3, 800d562 <__ssrefill_r+0x24>
 800d55c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d55e:	6023      	str	r3, [r4, #0]
 800d560:	bd10      	pop	{r4, pc}
 800d562:	6923      	ldr	r3, [r4, #16]
 800d564:	f04f 30ff 	mov.w	r0, #4294967295
 800d568:	6023      	str	r3, [r4, #0]
 800d56a:	2300      	movs	r3, #0
 800d56c:	6063      	str	r3, [r4, #4]
 800d56e:	89a3      	ldrh	r3, [r4, #12]
 800d570:	f043 0320 	orr.w	r3, r3, #32
 800d574:	81a3      	strh	r3, [r4, #12]
 800d576:	e7f3      	b.n	800d560 <__ssrefill_r+0x22>

0800d578 <__ssvfiscanf_r>:
 800d578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57c:	460c      	mov	r4, r1
 800d57e:	2100      	movs	r1, #0
 800d580:	4606      	mov	r6, r0
 800d582:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800d586:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800d58a:	49ab      	ldr	r1, [pc, #684]	@ (800d838 <__ssvfiscanf_r+0x2c0>)
 800d58c:	f10d 0804 	add.w	r8, sp, #4
 800d590:	91a0      	str	r1, [sp, #640]	@ 0x280
 800d592:	49aa      	ldr	r1, [pc, #680]	@ (800d83c <__ssvfiscanf_r+0x2c4>)
 800d594:	4faa      	ldr	r7, [pc, #680]	@ (800d840 <__ssvfiscanf_r+0x2c8>)
 800d596:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800d59a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800d59c:	9300      	str	r3, [sp, #0]
 800d59e:	f892 9000 	ldrb.w	r9, [r2]
 800d5a2:	f1b9 0f00 	cmp.w	r9, #0
 800d5a6:	f000 8159 	beq.w	800d85c <__ssvfiscanf_r+0x2e4>
 800d5aa:	f817 3009 	ldrb.w	r3, [r7, r9]
 800d5ae:	1c55      	adds	r5, r2, #1
 800d5b0:	f013 0308 	ands.w	r3, r3, #8
 800d5b4:	d019      	beq.n	800d5ea <__ssvfiscanf_r+0x72>
 800d5b6:	6863      	ldr	r3, [r4, #4]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	dd0f      	ble.n	800d5dc <__ssvfiscanf_r+0x64>
 800d5bc:	6823      	ldr	r3, [r4, #0]
 800d5be:	781a      	ldrb	r2, [r3, #0]
 800d5c0:	5cba      	ldrb	r2, [r7, r2]
 800d5c2:	0712      	lsls	r2, r2, #28
 800d5c4:	d401      	bmi.n	800d5ca <__ssvfiscanf_r+0x52>
 800d5c6:	462a      	mov	r2, r5
 800d5c8:	e7e9      	b.n	800d59e <__ssvfiscanf_r+0x26>
 800d5ca:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	3201      	adds	r2, #1
 800d5d0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d5d2:	6862      	ldr	r2, [r4, #4]
 800d5d4:	6023      	str	r3, [r4, #0]
 800d5d6:	3a01      	subs	r2, #1
 800d5d8:	6062      	str	r2, [r4, #4]
 800d5da:	e7ec      	b.n	800d5b6 <__ssvfiscanf_r+0x3e>
 800d5dc:	4621      	mov	r1, r4
 800d5de:	4630      	mov	r0, r6
 800d5e0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d5e2:	4798      	blx	r3
 800d5e4:	2800      	cmp	r0, #0
 800d5e6:	d0e9      	beq.n	800d5bc <__ssvfiscanf_r+0x44>
 800d5e8:	e7ed      	b.n	800d5c6 <__ssvfiscanf_r+0x4e>
 800d5ea:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800d5ee:	f040 8086 	bne.w	800d6fe <__ssvfiscanf_r+0x186>
 800d5f2:	9341      	str	r3, [sp, #260]	@ 0x104
 800d5f4:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d5f6:	7853      	ldrb	r3, [r2, #1]
 800d5f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5fa:	bf04      	itt	eq
 800d5fc:	2310      	moveq	r3, #16
 800d5fe:	1c95      	addeq	r5, r2, #2
 800d600:	f04f 020a 	mov.w	r2, #10
 800d604:	bf08      	it	eq
 800d606:	9341      	streq	r3, [sp, #260]	@ 0x104
 800d608:	46aa      	mov	sl, r5
 800d60a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d60e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800d612:	2b09      	cmp	r3, #9
 800d614:	d91e      	bls.n	800d654 <__ssvfiscanf_r+0xdc>
 800d616:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800d844 <__ssvfiscanf_r+0x2cc>
 800d61a:	2203      	movs	r2, #3
 800d61c:	4658      	mov	r0, fp
 800d61e:	f7fd fb5a 	bl	800acd6 <memchr>
 800d622:	b138      	cbz	r0, 800d634 <__ssvfiscanf_r+0xbc>
 800d624:	2301      	movs	r3, #1
 800d626:	4655      	mov	r5, sl
 800d628:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d62a:	eba0 000b 	sub.w	r0, r0, fp
 800d62e:	4083      	lsls	r3, r0
 800d630:	4313      	orrs	r3, r2
 800d632:	9341      	str	r3, [sp, #260]	@ 0x104
 800d634:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d638:	2b78      	cmp	r3, #120	@ 0x78
 800d63a:	d806      	bhi.n	800d64a <__ssvfiscanf_r+0xd2>
 800d63c:	2b57      	cmp	r3, #87	@ 0x57
 800d63e:	d810      	bhi.n	800d662 <__ssvfiscanf_r+0xea>
 800d640:	2b25      	cmp	r3, #37	@ 0x25
 800d642:	d05c      	beq.n	800d6fe <__ssvfiscanf_r+0x186>
 800d644:	d856      	bhi.n	800d6f4 <__ssvfiscanf_r+0x17c>
 800d646:	2b00      	cmp	r3, #0
 800d648:	d074      	beq.n	800d734 <__ssvfiscanf_r+0x1bc>
 800d64a:	2303      	movs	r3, #3
 800d64c:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d64e:	230a      	movs	r3, #10
 800d650:	9342      	str	r3, [sp, #264]	@ 0x108
 800d652:	e087      	b.n	800d764 <__ssvfiscanf_r+0x1ec>
 800d654:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d656:	4655      	mov	r5, sl
 800d658:	fb02 1103 	mla	r1, r2, r3, r1
 800d65c:	3930      	subs	r1, #48	@ 0x30
 800d65e:	9143      	str	r1, [sp, #268]	@ 0x10c
 800d660:	e7d2      	b.n	800d608 <__ssvfiscanf_r+0x90>
 800d662:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800d666:	2a20      	cmp	r2, #32
 800d668:	d8ef      	bhi.n	800d64a <__ssvfiscanf_r+0xd2>
 800d66a:	a101      	add	r1, pc, #4	@ (adr r1, 800d670 <__ssvfiscanf_r+0xf8>)
 800d66c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d670:	0800d743 	.word	0x0800d743
 800d674:	0800d64b 	.word	0x0800d64b
 800d678:	0800d64b 	.word	0x0800d64b
 800d67c:	0800d79d 	.word	0x0800d79d
 800d680:	0800d64b 	.word	0x0800d64b
 800d684:	0800d64b 	.word	0x0800d64b
 800d688:	0800d64b 	.word	0x0800d64b
 800d68c:	0800d64b 	.word	0x0800d64b
 800d690:	0800d64b 	.word	0x0800d64b
 800d694:	0800d64b 	.word	0x0800d64b
 800d698:	0800d64b 	.word	0x0800d64b
 800d69c:	0800d7b3 	.word	0x0800d7b3
 800d6a0:	0800d799 	.word	0x0800d799
 800d6a4:	0800d6fb 	.word	0x0800d6fb
 800d6a8:	0800d6fb 	.word	0x0800d6fb
 800d6ac:	0800d6fb 	.word	0x0800d6fb
 800d6b0:	0800d64b 	.word	0x0800d64b
 800d6b4:	0800d755 	.word	0x0800d755
 800d6b8:	0800d64b 	.word	0x0800d64b
 800d6bc:	0800d64b 	.word	0x0800d64b
 800d6c0:	0800d64b 	.word	0x0800d64b
 800d6c4:	0800d64b 	.word	0x0800d64b
 800d6c8:	0800d7c3 	.word	0x0800d7c3
 800d6cc:	0800d75d 	.word	0x0800d75d
 800d6d0:	0800d73b 	.word	0x0800d73b
 800d6d4:	0800d64b 	.word	0x0800d64b
 800d6d8:	0800d64b 	.word	0x0800d64b
 800d6dc:	0800d7bf 	.word	0x0800d7bf
 800d6e0:	0800d64b 	.word	0x0800d64b
 800d6e4:	0800d799 	.word	0x0800d799
 800d6e8:	0800d64b 	.word	0x0800d64b
 800d6ec:	0800d64b 	.word	0x0800d64b
 800d6f0:	0800d743 	.word	0x0800d743
 800d6f4:	3b45      	subs	r3, #69	@ 0x45
 800d6f6:	2b02      	cmp	r3, #2
 800d6f8:	d8a7      	bhi.n	800d64a <__ssvfiscanf_r+0xd2>
 800d6fa:	2305      	movs	r3, #5
 800d6fc:	e031      	b.n	800d762 <__ssvfiscanf_r+0x1ea>
 800d6fe:	6863      	ldr	r3, [r4, #4]
 800d700:	2b00      	cmp	r3, #0
 800d702:	dd0d      	ble.n	800d720 <__ssvfiscanf_r+0x1a8>
 800d704:	6823      	ldr	r3, [r4, #0]
 800d706:	781a      	ldrb	r2, [r3, #0]
 800d708:	454a      	cmp	r2, r9
 800d70a:	f040 80a7 	bne.w	800d85c <__ssvfiscanf_r+0x2e4>
 800d70e:	3301      	adds	r3, #1
 800d710:	6862      	ldr	r2, [r4, #4]
 800d712:	6023      	str	r3, [r4, #0]
 800d714:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800d716:	3a01      	subs	r2, #1
 800d718:	3301      	adds	r3, #1
 800d71a:	6062      	str	r2, [r4, #4]
 800d71c:	9345      	str	r3, [sp, #276]	@ 0x114
 800d71e:	e752      	b.n	800d5c6 <__ssvfiscanf_r+0x4e>
 800d720:	4621      	mov	r1, r4
 800d722:	4630      	mov	r0, r6
 800d724:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d726:	4798      	blx	r3
 800d728:	2800      	cmp	r0, #0
 800d72a:	d0eb      	beq.n	800d704 <__ssvfiscanf_r+0x18c>
 800d72c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d72e:	2800      	cmp	r0, #0
 800d730:	f040 808c 	bne.w	800d84c <__ssvfiscanf_r+0x2d4>
 800d734:	f04f 30ff 	mov.w	r0, #4294967295
 800d738:	e08c      	b.n	800d854 <__ssvfiscanf_r+0x2dc>
 800d73a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d73c:	f042 0220 	orr.w	r2, r2, #32
 800d740:	9241      	str	r2, [sp, #260]	@ 0x104
 800d742:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800d744:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d748:	9241      	str	r2, [sp, #260]	@ 0x104
 800d74a:	2210      	movs	r2, #16
 800d74c:	2b6e      	cmp	r3, #110	@ 0x6e
 800d74e:	9242      	str	r2, [sp, #264]	@ 0x108
 800d750:	d902      	bls.n	800d758 <__ssvfiscanf_r+0x1e0>
 800d752:	e005      	b.n	800d760 <__ssvfiscanf_r+0x1e8>
 800d754:	2300      	movs	r3, #0
 800d756:	9342      	str	r3, [sp, #264]	@ 0x108
 800d758:	2303      	movs	r3, #3
 800d75a:	e002      	b.n	800d762 <__ssvfiscanf_r+0x1ea>
 800d75c:	2308      	movs	r3, #8
 800d75e:	9342      	str	r3, [sp, #264]	@ 0x108
 800d760:	2304      	movs	r3, #4
 800d762:	9347      	str	r3, [sp, #284]	@ 0x11c
 800d764:	6863      	ldr	r3, [r4, #4]
 800d766:	2b00      	cmp	r3, #0
 800d768:	dd39      	ble.n	800d7de <__ssvfiscanf_r+0x266>
 800d76a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d76c:	0659      	lsls	r1, r3, #25
 800d76e:	d404      	bmi.n	800d77a <__ssvfiscanf_r+0x202>
 800d770:	6823      	ldr	r3, [r4, #0]
 800d772:	781a      	ldrb	r2, [r3, #0]
 800d774:	5cba      	ldrb	r2, [r7, r2]
 800d776:	0712      	lsls	r2, r2, #28
 800d778:	d438      	bmi.n	800d7ec <__ssvfiscanf_r+0x274>
 800d77a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800d77c:	2b02      	cmp	r3, #2
 800d77e:	dc47      	bgt.n	800d810 <__ssvfiscanf_r+0x298>
 800d780:	466b      	mov	r3, sp
 800d782:	4622      	mov	r2, r4
 800d784:	4630      	mov	r0, r6
 800d786:	a941      	add	r1, sp, #260	@ 0x104
 800d788:	f000 f9aa 	bl	800dae0 <_scanf_chars>
 800d78c:	2801      	cmp	r0, #1
 800d78e:	d065      	beq.n	800d85c <__ssvfiscanf_r+0x2e4>
 800d790:	2802      	cmp	r0, #2
 800d792:	f47f af18 	bne.w	800d5c6 <__ssvfiscanf_r+0x4e>
 800d796:	e7c9      	b.n	800d72c <__ssvfiscanf_r+0x1b4>
 800d798:	220a      	movs	r2, #10
 800d79a:	e7d7      	b.n	800d74c <__ssvfiscanf_r+0x1d4>
 800d79c:	4629      	mov	r1, r5
 800d79e:	4640      	mov	r0, r8
 800d7a0:	f000 fbf3 	bl	800df8a <__sccl>
 800d7a4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d7a6:	4605      	mov	r5, r0
 800d7a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7ac:	9341      	str	r3, [sp, #260]	@ 0x104
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	e7d7      	b.n	800d762 <__ssvfiscanf_r+0x1ea>
 800d7b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800d7b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7b8:	9341      	str	r3, [sp, #260]	@ 0x104
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	e7d1      	b.n	800d762 <__ssvfiscanf_r+0x1ea>
 800d7be:	2302      	movs	r3, #2
 800d7c0:	e7cf      	b.n	800d762 <__ssvfiscanf_r+0x1ea>
 800d7c2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800d7c4:	06c3      	lsls	r3, r0, #27
 800d7c6:	f53f aefe 	bmi.w	800d5c6 <__ssvfiscanf_r+0x4e>
 800d7ca:	9b00      	ldr	r3, [sp, #0]
 800d7cc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d7ce:	1d19      	adds	r1, r3, #4
 800d7d0:	9100      	str	r1, [sp, #0]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	07c0      	lsls	r0, r0, #31
 800d7d6:	bf4c      	ite	mi
 800d7d8:	801a      	strhmi	r2, [r3, #0]
 800d7da:	601a      	strpl	r2, [r3, #0]
 800d7dc:	e6f3      	b.n	800d5c6 <__ssvfiscanf_r+0x4e>
 800d7de:	4621      	mov	r1, r4
 800d7e0:	4630      	mov	r0, r6
 800d7e2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d7e4:	4798      	blx	r3
 800d7e6:	2800      	cmp	r0, #0
 800d7e8:	d0bf      	beq.n	800d76a <__ssvfiscanf_r+0x1f2>
 800d7ea:	e79f      	b.n	800d72c <__ssvfiscanf_r+0x1b4>
 800d7ec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800d7ee:	3201      	adds	r2, #1
 800d7f0:	9245      	str	r2, [sp, #276]	@ 0x114
 800d7f2:	6862      	ldr	r2, [r4, #4]
 800d7f4:	3a01      	subs	r2, #1
 800d7f6:	2a00      	cmp	r2, #0
 800d7f8:	6062      	str	r2, [r4, #4]
 800d7fa:	dd02      	ble.n	800d802 <__ssvfiscanf_r+0x28a>
 800d7fc:	3301      	adds	r3, #1
 800d7fe:	6023      	str	r3, [r4, #0]
 800d800:	e7b6      	b.n	800d770 <__ssvfiscanf_r+0x1f8>
 800d802:	4621      	mov	r1, r4
 800d804:	4630      	mov	r0, r6
 800d806:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800d808:	4798      	blx	r3
 800d80a:	2800      	cmp	r0, #0
 800d80c:	d0b0      	beq.n	800d770 <__ssvfiscanf_r+0x1f8>
 800d80e:	e78d      	b.n	800d72c <__ssvfiscanf_r+0x1b4>
 800d810:	2b04      	cmp	r3, #4
 800d812:	dc06      	bgt.n	800d822 <__ssvfiscanf_r+0x2aa>
 800d814:	466b      	mov	r3, sp
 800d816:	4622      	mov	r2, r4
 800d818:	4630      	mov	r0, r6
 800d81a:	a941      	add	r1, sp, #260	@ 0x104
 800d81c:	f000 f9ba 	bl	800db94 <_scanf_i>
 800d820:	e7b4      	b.n	800d78c <__ssvfiscanf_r+0x214>
 800d822:	4b09      	ldr	r3, [pc, #36]	@ (800d848 <__ssvfiscanf_r+0x2d0>)
 800d824:	2b00      	cmp	r3, #0
 800d826:	f43f aece 	beq.w	800d5c6 <__ssvfiscanf_r+0x4e>
 800d82a:	466b      	mov	r3, sp
 800d82c:	4622      	mov	r2, r4
 800d82e:	4630      	mov	r0, r6
 800d830:	a941      	add	r1, sp, #260	@ 0x104
 800d832:	f7fc fc91 	bl	800a158 <_scanf_float>
 800d836:	e7a9      	b.n	800d78c <__ssvfiscanf_r+0x214>
 800d838:	0800d4c5 	.word	0x0800d4c5
 800d83c:	0800d53f 	.word	0x0800d53f
 800d840:	0800f031 	.word	0x0800f031
 800d844:	0800ee53 	.word	0x0800ee53
 800d848:	0800a159 	.word	0x0800a159
 800d84c:	89a3      	ldrh	r3, [r4, #12]
 800d84e:	065b      	lsls	r3, r3, #25
 800d850:	f53f af70 	bmi.w	800d734 <__ssvfiscanf_r+0x1bc>
 800d854:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800d858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d85c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800d85e:	e7f9      	b.n	800d854 <__ssvfiscanf_r+0x2dc>

0800d860 <__sfputc_r>:
 800d860:	6893      	ldr	r3, [r2, #8]
 800d862:	b410      	push	{r4}
 800d864:	3b01      	subs	r3, #1
 800d866:	2b00      	cmp	r3, #0
 800d868:	6093      	str	r3, [r2, #8]
 800d86a:	da07      	bge.n	800d87c <__sfputc_r+0x1c>
 800d86c:	6994      	ldr	r4, [r2, #24]
 800d86e:	42a3      	cmp	r3, r4
 800d870:	db01      	blt.n	800d876 <__sfputc_r+0x16>
 800d872:	290a      	cmp	r1, #10
 800d874:	d102      	bne.n	800d87c <__sfputc_r+0x1c>
 800d876:	bc10      	pop	{r4}
 800d878:	f7fd b903 	b.w	800aa82 <__swbuf_r>
 800d87c:	6813      	ldr	r3, [r2, #0]
 800d87e:	1c58      	adds	r0, r3, #1
 800d880:	6010      	str	r0, [r2, #0]
 800d882:	7019      	strb	r1, [r3, #0]
 800d884:	4608      	mov	r0, r1
 800d886:	bc10      	pop	{r4}
 800d888:	4770      	bx	lr

0800d88a <__sfputs_r>:
 800d88a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d88c:	4606      	mov	r6, r0
 800d88e:	460f      	mov	r7, r1
 800d890:	4614      	mov	r4, r2
 800d892:	18d5      	adds	r5, r2, r3
 800d894:	42ac      	cmp	r4, r5
 800d896:	d101      	bne.n	800d89c <__sfputs_r+0x12>
 800d898:	2000      	movs	r0, #0
 800d89a:	e007      	b.n	800d8ac <__sfputs_r+0x22>
 800d89c:	463a      	mov	r2, r7
 800d89e:	4630      	mov	r0, r6
 800d8a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8a4:	f7ff ffdc 	bl	800d860 <__sfputc_r>
 800d8a8:	1c43      	adds	r3, r0, #1
 800d8aa:	d1f3      	bne.n	800d894 <__sfputs_r+0xa>
 800d8ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8b0 <_vfiprintf_r>:
 800d8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b4:	460d      	mov	r5, r1
 800d8b6:	4614      	mov	r4, r2
 800d8b8:	4698      	mov	r8, r3
 800d8ba:	4606      	mov	r6, r0
 800d8bc:	b09d      	sub	sp, #116	@ 0x74
 800d8be:	b118      	cbz	r0, 800d8c8 <_vfiprintf_r+0x18>
 800d8c0:	6a03      	ldr	r3, [r0, #32]
 800d8c2:	b90b      	cbnz	r3, 800d8c8 <_vfiprintf_r+0x18>
 800d8c4:	f7fc fede 	bl	800a684 <__sinit>
 800d8c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8ca:	07d9      	lsls	r1, r3, #31
 800d8cc:	d405      	bmi.n	800d8da <_vfiprintf_r+0x2a>
 800d8ce:	89ab      	ldrh	r3, [r5, #12]
 800d8d0:	059a      	lsls	r2, r3, #22
 800d8d2:	d402      	bmi.n	800d8da <_vfiprintf_r+0x2a>
 800d8d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8d6:	f7fd f9fc 	bl	800acd2 <__retarget_lock_acquire_recursive>
 800d8da:	89ab      	ldrh	r3, [r5, #12]
 800d8dc:	071b      	lsls	r3, r3, #28
 800d8de:	d501      	bpl.n	800d8e4 <_vfiprintf_r+0x34>
 800d8e0:	692b      	ldr	r3, [r5, #16]
 800d8e2:	b99b      	cbnz	r3, 800d90c <_vfiprintf_r+0x5c>
 800d8e4:	4629      	mov	r1, r5
 800d8e6:	4630      	mov	r0, r6
 800d8e8:	f7fd f90a 	bl	800ab00 <__swsetup_r>
 800d8ec:	b170      	cbz	r0, 800d90c <_vfiprintf_r+0x5c>
 800d8ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8f0:	07dc      	lsls	r4, r3, #31
 800d8f2:	d504      	bpl.n	800d8fe <_vfiprintf_r+0x4e>
 800d8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f8:	b01d      	add	sp, #116	@ 0x74
 800d8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8fe:	89ab      	ldrh	r3, [r5, #12]
 800d900:	0598      	lsls	r0, r3, #22
 800d902:	d4f7      	bmi.n	800d8f4 <_vfiprintf_r+0x44>
 800d904:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d906:	f7fd f9e5 	bl	800acd4 <__retarget_lock_release_recursive>
 800d90a:	e7f3      	b.n	800d8f4 <_vfiprintf_r+0x44>
 800d90c:	2300      	movs	r3, #0
 800d90e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d910:	2320      	movs	r3, #32
 800d912:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d916:	2330      	movs	r3, #48	@ 0x30
 800d918:	f04f 0901 	mov.w	r9, #1
 800d91c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d920:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800dacc <_vfiprintf_r+0x21c>
 800d924:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d928:	4623      	mov	r3, r4
 800d92a:	469a      	mov	sl, r3
 800d92c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d930:	b10a      	cbz	r2, 800d936 <_vfiprintf_r+0x86>
 800d932:	2a25      	cmp	r2, #37	@ 0x25
 800d934:	d1f9      	bne.n	800d92a <_vfiprintf_r+0x7a>
 800d936:	ebba 0b04 	subs.w	fp, sl, r4
 800d93a:	d00b      	beq.n	800d954 <_vfiprintf_r+0xa4>
 800d93c:	465b      	mov	r3, fp
 800d93e:	4622      	mov	r2, r4
 800d940:	4629      	mov	r1, r5
 800d942:	4630      	mov	r0, r6
 800d944:	f7ff ffa1 	bl	800d88a <__sfputs_r>
 800d948:	3001      	adds	r0, #1
 800d94a:	f000 80a7 	beq.w	800da9c <_vfiprintf_r+0x1ec>
 800d94e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d950:	445a      	add	r2, fp
 800d952:	9209      	str	r2, [sp, #36]	@ 0x24
 800d954:	f89a 3000 	ldrb.w	r3, [sl]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	f000 809f 	beq.w	800da9c <_vfiprintf_r+0x1ec>
 800d95e:	2300      	movs	r3, #0
 800d960:	f04f 32ff 	mov.w	r2, #4294967295
 800d964:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d968:	f10a 0a01 	add.w	sl, sl, #1
 800d96c:	9304      	str	r3, [sp, #16]
 800d96e:	9307      	str	r3, [sp, #28]
 800d970:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d974:	931a      	str	r3, [sp, #104]	@ 0x68
 800d976:	4654      	mov	r4, sl
 800d978:	2205      	movs	r2, #5
 800d97a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d97e:	4853      	ldr	r0, [pc, #332]	@ (800dacc <_vfiprintf_r+0x21c>)
 800d980:	f7fd f9a9 	bl	800acd6 <memchr>
 800d984:	9a04      	ldr	r2, [sp, #16]
 800d986:	b9d8      	cbnz	r0, 800d9c0 <_vfiprintf_r+0x110>
 800d988:	06d1      	lsls	r1, r2, #27
 800d98a:	bf44      	itt	mi
 800d98c:	2320      	movmi	r3, #32
 800d98e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d992:	0713      	lsls	r3, r2, #28
 800d994:	bf44      	itt	mi
 800d996:	232b      	movmi	r3, #43	@ 0x2b
 800d998:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d99c:	f89a 3000 	ldrb.w	r3, [sl]
 800d9a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9a2:	d015      	beq.n	800d9d0 <_vfiprintf_r+0x120>
 800d9a4:	4654      	mov	r4, sl
 800d9a6:	2000      	movs	r0, #0
 800d9a8:	f04f 0c0a 	mov.w	ip, #10
 800d9ac:	9a07      	ldr	r2, [sp, #28]
 800d9ae:	4621      	mov	r1, r4
 800d9b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9b4:	3b30      	subs	r3, #48	@ 0x30
 800d9b6:	2b09      	cmp	r3, #9
 800d9b8:	d94b      	bls.n	800da52 <_vfiprintf_r+0x1a2>
 800d9ba:	b1b0      	cbz	r0, 800d9ea <_vfiprintf_r+0x13a>
 800d9bc:	9207      	str	r2, [sp, #28]
 800d9be:	e014      	b.n	800d9ea <_vfiprintf_r+0x13a>
 800d9c0:	eba0 0308 	sub.w	r3, r0, r8
 800d9c4:	fa09 f303 	lsl.w	r3, r9, r3
 800d9c8:	4313      	orrs	r3, r2
 800d9ca:	46a2      	mov	sl, r4
 800d9cc:	9304      	str	r3, [sp, #16]
 800d9ce:	e7d2      	b.n	800d976 <_vfiprintf_r+0xc6>
 800d9d0:	9b03      	ldr	r3, [sp, #12]
 800d9d2:	1d19      	adds	r1, r3, #4
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	9103      	str	r1, [sp, #12]
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	bfbb      	ittet	lt
 800d9dc:	425b      	neglt	r3, r3
 800d9de:	f042 0202 	orrlt.w	r2, r2, #2
 800d9e2:	9307      	strge	r3, [sp, #28]
 800d9e4:	9307      	strlt	r3, [sp, #28]
 800d9e6:	bfb8      	it	lt
 800d9e8:	9204      	strlt	r2, [sp, #16]
 800d9ea:	7823      	ldrb	r3, [r4, #0]
 800d9ec:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9ee:	d10a      	bne.n	800da06 <_vfiprintf_r+0x156>
 800d9f0:	7863      	ldrb	r3, [r4, #1]
 800d9f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9f4:	d132      	bne.n	800da5c <_vfiprintf_r+0x1ac>
 800d9f6:	9b03      	ldr	r3, [sp, #12]
 800d9f8:	3402      	adds	r4, #2
 800d9fa:	1d1a      	adds	r2, r3, #4
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	9203      	str	r2, [sp, #12]
 800da00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da04:	9305      	str	r3, [sp, #20]
 800da06:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800dad0 <_vfiprintf_r+0x220>
 800da0a:	2203      	movs	r2, #3
 800da0c:	4650      	mov	r0, sl
 800da0e:	7821      	ldrb	r1, [r4, #0]
 800da10:	f7fd f961 	bl	800acd6 <memchr>
 800da14:	b138      	cbz	r0, 800da26 <_vfiprintf_r+0x176>
 800da16:	2240      	movs	r2, #64	@ 0x40
 800da18:	9b04      	ldr	r3, [sp, #16]
 800da1a:	eba0 000a 	sub.w	r0, r0, sl
 800da1e:	4082      	lsls	r2, r0
 800da20:	4313      	orrs	r3, r2
 800da22:	3401      	adds	r4, #1
 800da24:	9304      	str	r3, [sp, #16]
 800da26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da2a:	2206      	movs	r2, #6
 800da2c:	4829      	ldr	r0, [pc, #164]	@ (800dad4 <_vfiprintf_r+0x224>)
 800da2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da32:	f7fd f950 	bl	800acd6 <memchr>
 800da36:	2800      	cmp	r0, #0
 800da38:	d03f      	beq.n	800daba <_vfiprintf_r+0x20a>
 800da3a:	4b27      	ldr	r3, [pc, #156]	@ (800dad8 <_vfiprintf_r+0x228>)
 800da3c:	bb1b      	cbnz	r3, 800da86 <_vfiprintf_r+0x1d6>
 800da3e:	9b03      	ldr	r3, [sp, #12]
 800da40:	3307      	adds	r3, #7
 800da42:	f023 0307 	bic.w	r3, r3, #7
 800da46:	3308      	adds	r3, #8
 800da48:	9303      	str	r3, [sp, #12]
 800da4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da4c:	443b      	add	r3, r7
 800da4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800da50:	e76a      	b.n	800d928 <_vfiprintf_r+0x78>
 800da52:	460c      	mov	r4, r1
 800da54:	2001      	movs	r0, #1
 800da56:	fb0c 3202 	mla	r2, ip, r2, r3
 800da5a:	e7a8      	b.n	800d9ae <_vfiprintf_r+0xfe>
 800da5c:	2300      	movs	r3, #0
 800da5e:	f04f 0c0a 	mov.w	ip, #10
 800da62:	4619      	mov	r1, r3
 800da64:	3401      	adds	r4, #1
 800da66:	9305      	str	r3, [sp, #20]
 800da68:	4620      	mov	r0, r4
 800da6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da6e:	3a30      	subs	r2, #48	@ 0x30
 800da70:	2a09      	cmp	r2, #9
 800da72:	d903      	bls.n	800da7c <_vfiprintf_r+0x1cc>
 800da74:	2b00      	cmp	r3, #0
 800da76:	d0c6      	beq.n	800da06 <_vfiprintf_r+0x156>
 800da78:	9105      	str	r1, [sp, #20]
 800da7a:	e7c4      	b.n	800da06 <_vfiprintf_r+0x156>
 800da7c:	4604      	mov	r4, r0
 800da7e:	2301      	movs	r3, #1
 800da80:	fb0c 2101 	mla	r1, ip, r1, r2
 800da84:	e7f0      	b.n	800da68 <_vfiprintf_r+0x1b8>
 800da86:	ab03      	add	r3, sp, #12
 800da88:	9300      	str	r3, [sp, #0]
 800da8a:	462a      	mov	r2, r5
 800da8c:	4630      	mov	r0, r6
 800da8e:	4b13      	ldr	r3, [pc, #76]	@ (800dadc <_vfiprintf_r+0x22c>)
 800da90:	a904      	add	r1, sp, #16
 800da92:	f7fb ffa5 	bl	80099e0 <_printf_float>
 800da96:	4607      	mov	r7, r0
 800da98:	1c78      	adds	r0, r7, #1
 800da9a:	d1d6      	bne.n	800da4a <_vfiprintf_r+0x19a>
 800da9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da9e:	07d9      	lsls	r1, r3, #31
 800daa0:	d405      	bmi.n	800daae <_vfiprintf_r+0x1fe>
 800daa2:	89ab      	ldrh	r3, [r5, #12]
 800daa4:	059a      	lsls	r2, r3, #22
 800daa6:	d402      	bmi.n	800daae <_vfiprintf_r+0x1fe>
 800daa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800daaa:	f7fd f913 	bl	800acd4 <__retarget_lock_release_recursive>
 800daae:	89ab      	ldrh	r3, [r5, #12]
 800dab0:	065b      	lsls	r3, r3, #25
 800dab2:	f53f af1f 	bmi.w	800d8f4 <_vfiprintf_r+0x44>
 800dab6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dab8:	e71e      	b.n	800d8f8 <_vfiprintf_r+0x48>
 800daba:	ab03      	add	r3, sp, #12
 800dabc:	9300      	str	r3, [sp, #0]
 800dabe:	462a      	mov	r2, r5
 800dac0:	4630      	mov	r0, r6
 800dac2:	4b06      	ldr	r3, [pc, #24]	@ (800dadc <_vfiprintf_r+0x22c>)
 800dac4:	a904      	add	r1, sp, #16
 800dac6:	f7fc fa29 	bl	8009f1c <_printf_i>
 800daca:	e7e4      	b.n	800da96 <_vfiprintf_r+0x1e6>
 800dacc:	0800ee4d 	.word	0x0800ee4d
 800dad0:	0800ee53 	.word	0x0800ee53
 800dad4:	0800ee57 	.word	0x0800ee57
 800dad8:	080099e1 	.word	0x080099e1
 800dadc:	0800d88b 	.word	0x0800d88b

0800dae0 <_scanf_chars>:
 800dae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dae4:	4615      	mov	r5, r2
 800dae6:	688a      	ldr	r2, [r1, #8]
 800dae8:	4680      	mov	r8, r0
 800daea:	460c      	mov	r4, r1
 800daec:	b932      	cbnz	r2, 800dafc <_scanf_chars+0x1c>
 800daee:	698a      	ldr	r2, [r1, #24]
 800daf0:	2a00      	cmp	r2, #0
 800daf2:	bf14      	ite	ne
 800daf4:	f04f 32ff 	movne.w	r2, #4294967295
 800daf8:	2201      	moveq	r2, #1
 800dafa:	608a      	str	r2, [r1, #8]
 800dafc:	2700      	movs	r7, #0
 800dafe:	6822      	ldr	r2, [r4, #0]
 800db00:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800db90 <_scanf_chars+0xb0>
 800db04:	06d1      	lsls	r1, r2, #27
 800db06:	bf5f      	itttt	pl
 800db08:	681a      	ldrpl	r2, [r3, #0]
 800db0a:	1d11      	addpl	r1, r2, #4
 800db0c:	6019      	strpl	r1, [r3, #0]
 800db0e:	6816      	ldrpl	r6, [r2, #0]
 800db10:	69a0      	ldr	r0, [r4, #24]
 800db12:	b188      	cbz	r0, 800db38 <_scanf_chars+0x58>
 800db14:	2801      	cmp	r0, #1
 800db16:	d107      	bne.n	800db28 <_scanf_chars+0x48>
 800db18:	682b      	ldr	r3, [r5, #0]
 800db1a:	781a      	ldrb	r2, [r3, #0]
 800db1c:	6963      	ldr	r3, [r4, #20]
 800db1e:	5c9b      	ldrb	r3, [r3, r2]
 800db20:	b953      	cbnz	r3, 800db38 <_scanf_chars+0x58>
 800db22:	2f00      	cmp	r7, #0
 800db24:	d031      	beq.n	800db8a <_scanf_chars+0xaa>
 800db26:	e022      	b.n	800db6e <_scanf_chars+0x8e>
 800db28:	2802      	cmp	r0, #2
 800db2a:	d120      	bne.n	800db6e <_scanf_chars+0x8e>
 800db2c:	682b      	ldr	r3, [r5, #0]
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	f819 3003 	ldrb.w	r3, [r9, r3]
 800db34:	071b      	lsls	r3, r3, #28
 800db36:	d41a      	bmi.n	800db6e <_scanf_chars+0x8e>
 800db38:	6823      	ldr	r3, [r4, #0]
 800db3a:	3701      	adds	r7, #1
 800db3c:	06da      	lsls	r2, r3, #27
 800db3e:	bf5e      	ittt	pl
 800db40:	682b      	ldrpl	r3, [r5, #0]
 800db42:	781b      	ldrbpl	r3, [r3, #0]
 800db44:	f806 3b01 	strbpl.w	r3, [r6], #1
 800db48:	682a      	ldr	r2, [r5, #0]
 800db4a:	686b      	ldr	r3, [r5, #4]
 800db4c:	3201      	adds	r2, #1
 800db4e:	602a      	str	r2, [r5, #0]
 800db50:	68a2      	ldr	r2, [r4, #8]
 800db52:	3b01      	subs	r3, #1
 800db54:	3a01      	subs	r2, #1
 800db56:	606b      	str	r3, [r5, #4]
 800db58:	60a2      	str	r2, [r4, #8]
 800db5a:	b142      	cbz	r2, 800db6e <_scanf_chars+0x8e>
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	dcd7      	bgt.n	800db10 <_scanf_chars+0x30>
 800db60:	4629      	mov	r1, r5
 800db62:	4640      	mov	r0, r8
 800db64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800db68:	4798      	blx	r3
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d0d0      	beq.n	800db10 <_scanf_chars+0x30>
 800db6e:	6823      	ldr	r3, [r4, #0]
 800db70:	f013 0310 	ands.w	r3, r3, #16
 800db74:	d105      	bne.n	800db82 <_scanf_chars+0xa2>
 800db76:	68e2      	ldr	r2, [r4, #12]
 800db78:	3201      	adds	r2, #1
 800db7a:	60e2      	str	r2, [r4, #12]
 800db7c:	69a2      	ldr	r2, [r4, #24]
 800db7e:	b102      	cbz	r2, 800db82 <_scanf_chars+0xa2>
 800db80:	7033      	strb	r3, [r6, #0]
 800db82:	2000      	movs	r0, #0
 800db84:	6923      	ldr	r3, [r4, #16]
 800db86:	443b      	add	r3, r7
 800db88:	6123      	str	r3, [r4, #16]
 800db8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db8e:	bf00      	nop
 800db90:	0800f031 	.word	0x0800f031

0800db94 <_scanf_i>:
 800db94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db98:	460c      	mov	r4, r1
 800db9a:	4698      	mov	r8, r3
 800db9c:	4b72      	ldr	r3, [pc, #456]	@ (800dd68 <_scanf_i+0x1d4>)
 800db9e:	b087      	sub	sp, #28
 800dba0:	4682      	mov	sl, r0
 800dba2:	4616      	mov	r6, r2
 800dba4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dba8:	ab03      	add	r3, sp, #12
 800dbaa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800dbae:	4b6f      	ldr	r3, [pc, #444]	@ (800dd6c <_scanf_i+0x1d8>)
 800dbb0:	69a1      	ldr	r1, [r4, #24]
 800dbb2:	4a6f      	ldr	r2, [pc, #444]	@ (800dd70 <_scanf_i+0x1dc>)
 800dbb4:	4627      	mov	r7, r4
 800dbb6:	2903      	cmp	r1, #3
 800dbb8:	bf08      	it	eq
 800dbba:	461a      	moveq	r2, r3
 800dbbc:	68a3      	ldr	r3, [r4, #8]
 800dbbe:	9201      	str	r2, [sp, #4]
 800dbc0:	1e5a      	subs	r2, r3, #1
 800dbc2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800dbc6:	bf81      	itttt	hi
 800dbc8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800dbcc:	eb03 0905 	addhi.w	r9, r3, r5
 800dbd0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800dbd4:	60a3      	strhi	r3, [r4, #8]
 800dbd6:	f857 3b1c 	ldr.w	r3, [r7], #28
 800dbda:	bf98      	it	ls
 800dbdc:	f04f 0900 	movls.w	r9, #0
 800dbe0:	463d      	mov	r5, r7
 800dbe2:	f04f 0b00 	mov.w	fp, #0
 800dbe6:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800dbea:	6023      	str	r3, [r4, #0]
 800dbec:	6831      	ldr	r1, [r6, #0]
 800dbee:	ab03      	add	r3, sp, #12
 800dbf0:	2202      	movs	r2, #2
 800dbf2:	7809      	ldrb	r1, [r1, #0]
 800dbf4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800dbf8:	f7fd f86d 	bl	800acd6 <memchr>
 800dbfc:	b328      	cbz	r0, 800dc4a <_scanf_i+0xb6>
 800dbfe:	f1bb 0f01 	cmp.w	fp, #1
 800dc02:	d159      	bne.n	800dcb8 <_scanf_i+0x124>
 800dc04:	6862      	ldr	r2, [r4, #4]
 800dc06:	b92a      	cbnz	r2, 800dc14 <_scanf_i+0x80>
 800dc08:	2108      	movs	r1, #8
 800dc0a:	6822      	ldr	r2, [r4, #0]
 800dc0c:	6061      	str	r1, [r4, #4]
 800dc0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800dc12:	6022      	str	r2, [r4, #0]
 800dc14:	6822      	ldr	r2, [r4, #0]
 800dc16:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800dc1a:	6022      	str	r2, [r4, #0]
 800dc1c:	68a2      	ldr	r2, [r4, #8]
 800dc1e:	1e51      	subs	r1, r2, #1
 800dc20:	60a1      	str	r1, [r4, #8]
 800dc22:	b192      	cbz	r2, 800dc4a <_scanf_i+0xb6>
 800dc24:	6832      	ldr	r2, [r6, #0]
 800dc26:	1c51      	adds	r1, r2, #1
 800dc28:	6031      	str	r1, [r6, #0]
 800dc2a:	7812      	ldrb	r2, [r2, #0]
 800dc2c:	f805 2b01 	strb.w	r2, [r5], #1
 800dc30:	6872      	ldr	r2, [r6, #4]
 800dc32:	3a01      	subs	r2, #1
 800dc34:	2a00      	cmp	r2, #0
 800dc36:	6072      	str	r2, [r6, #4]
 800dc38:	dc07      	bgt.n	800dc4a <_scanf_i+0xb6>
 800dc3a:	4631      	mov	r1, r6
 800dc3c:	4650      	mov	r0, sl
 800dc3e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800dc42:	4790      	blx	r2
 800dc44:	2800      	cmp	r0, #0
 800dc46:	f040 8085 	bne.w	800dd54 <_scanf_i+0x1c0>
 800dc4a:	f10b 0b01 	add.w	fp, fp, #1
 800dc4e:	f1bb 0f03 	cmp.w	fp, #3
 800dc52:	d1cb      	bne.n	800dbec <_scanf_i+0x58>
 800dc54:	6863      	ldr	r3, [r4, #4]
 800dc56:	b90b      	cbnz	r3, 800dc5c <_scanf_i+0xc8>
 800dc58:	230a      	movs	r3, #10
 800dc5a:	6063      	str	r3, [r4, #4]
 800dc5c:	6863      	ldr	r3, [r4, #4]
 800dc5e:	4945      	ldr	r1, [pc, #276]	@ (800dd74 <_scanf_i+0x1e0>)
 800dc60:	6960      	ldr	r0, [r4, #20]
 800dc62:	1ac9      	subs	r1, r1, r3
 800dc64:	f000 f991 	bl	800df8a <__sccl>
 800dc68:	f04f 0b00 	mov.w	fp, #0
 800dc6c:	68a3      	ldr	r3, [r4, #8]
 800dc6e:	6822      	ldr	r2, [r4, #0]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d03d      	beq.n	800dcf0 <_scanf_i+0x15c>
 800dc74:	6831      	ldr	r1, [r6, #0]
 800dc76:	6960      	ldr	r0, [r4, #20]
 800dc78:	f891 c000 	ldrb.w	ip, [r1]
 800dc7c:	f810 000c 	ldrb.w	r0, [r0, ip]
 800dc80:	2800      	cmp	r0, #0
 800dc82:	d035      	beq.n	800dcf0 <_scanf_i+0x15c>
 800dc84:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800dc88:	d124      	bne.n	800dcd4 <_scanf_i+0x140>
 800dc8a:	0510      	lsls	r0, r2, #20
 800dc8c:	d522      	bpl.n	800dcd4 <_scanf_i+0x140>
 800dc8e:	f10b 0b01 	add.w	fp, fp, #1
 800dc92:	f1b9 0f00 	cmp.w	r9, #0
 800dc96:	d003      	beq.n	800dca0 <_scanf_i+0x10c>
 800dc98:	3301      	adds	r3, #1
 800dc9a:	f109 39ff 	add.w	r9, r9, #4294967295
 800dc9e:	60a3      	str	r3, [r4, #8]
 800dca0:	6873      	ldr	r3, [r6, #4]
 800dca2:	3b01      	subs	r3, #1
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	6073      	str	r3, [r6, #4]
 800dca8:	dd1b      	ble.n	800dce2 <_scanf_i+0x14e>
 800dcaa:	6833      	ldr	r3, [r6, #0]
 800dcac:	3301      	adds	r3, #1
 800dcae:	6033      	str	r3, [r6, #0]
 800dcb0:	68a3      	ldr	r3, [r4, #8]
 800dcb2:	3b01      	subs	r3, #1
 800dcb4:	60a3      	str	r3, [r4, #8]
 800dcb6:	e7d9      	b.n	800dc6c <_scanf_i+0xd8>
 800dcb8:	f1bb 0f02 	cmp.w	fp, #2
 800dcbc:	d1ae      	bne.n	800dc1c <_scanf_i+0x88>
 800dcbe:	6822      	ldr	r2, [r4, #0]
 800dcc0:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800dcc4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800dcc8:	d1c4      	bne.n	800dc54 <_scanf_i+0xc0>
 800dcca:	2110      	movs	r1, #16
 800dccc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800dcd0:	6061      	str	r1, [r4, #4]
 800dcd2:	e7a2      	b.n	800dc1a <_scanf_i+0x86>
 800dcd4:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800dcd8:	6022      	str	r2, [r4, #0]
 800dcda:	780b      	ldrb	r3, [r1, #0]
 800dcdc:	f805 3b01 	strb.w	r3, [r5], #1
 800dce0:	e7de      	b.n	800dca0 <_scanf_i+0x10c>
 800dce2:	4631      	mov	r1, r6
 800dce4:	4650      	mov	r0, sl
 800dce6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dcea:	4798      	blx	r3
 800dcec:	2800      	cmp	r0, #0
 800dcee:	d0df      	beq.n	800dcb0 <_scanf_i+0x11c>
 800dcf0:	6823      	ldr	r3, [r4, #0]
 800dcf2:	05d9      	lsls	r1, r3, #23
 800dcf4:	d50d      	bpl.n	800dd12 <_scanf_i+0x17e>
 800dcf6:	42bd      	cmp	r5, r7
 800dcf8:	d909      	bls.n	800dd0e <_scanf_i+0x17a>
 800dcfa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800dcfe:	4632      	mov	r2, r6
 800dd00:	4650      	mov	r0, sl
 800dd02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800dd06:	f105 39ff 	add.w	r9, r5, #4294967295
 800dd0a:	4798      	blx	r3
 800dd0c:	464d      	mov	r5, r9
 800dd0e:	42bd      	cmp	r5, r7
 800dd10:	d028      	beq.n	800dd64 <_scanf_i+0x1d0>
 800dd12:	6822      	ldr	r2, [r4, #0]
 800dd14:	f012 0210 	ands.w	r2, r2, #16
 800dd18:	d113      	bne.n	800dd42 <_scanf_i+0x1ae>
 800dd1a:	702a      	strb	r2, [r5, #0]
 800dd1c:	4639      	mov	r1, r7
 800dd1e:	6863      	ldr	r3, [r4, #4]
 800dd20:	4650      	mov	r0, sl
 800dd22:	9e01      	ldr	r6, [sp, #4]
 800dd24:	47b0      	blx	r6
 800dd26:	f8d8 3000 	ldr.w	r3, [r8]
 800dd2a:	6821      	ldr	r1, [r4, #0]
 800dd2c:	1d1a      	adds	r2, r3, #4
 800dd2e:	f8c8 2000 	str.w	r2, [r8]
 800dd32:	f011 0f20 	tst.w	r1, #32
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	d00f      	beq.n	800dd5a <_scanf_i+0x1c6>
 800dd3a:	6018      	str	r0, [r3, #0]
 800dd3c:	68e3      	ldr	r3, [r4, #12]
 800dd3e:	3301      	adds	r3, #1
 800dd40:	60e3      	str	r3, [r4, #12]
 800dd42:	2000      	movs	r0, #0
 800dd44:	6923      	ldr	r3, [r4, #16]
 800dd46:	1bed      	subs	r5, r5, r7
 800dd48:	445d      	add	r5, fp
 800dd4a:	442b      	add	r3, r5
 800dd4c:	6123      	str	r3, [r4, #16]
 800dd4e:	b007      	add	sp, #28
 800dd50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd54:	f04f 0b00 	mov.w	fp, #0
 800dd58:	e7ca      	b.n	800dcf0 <_scanf_i+0x15c>
 800dd5a:	07ca      	lsls	r2, r1, #31
 800dd5c:	bf4c      	ite	mi
 800dd5e:	8018      	strhmi	r0, [r3, #0]
 800dd60:	6018      	strpl	r0, [r3, #0]
 800dd62:	e7eb      	b.n	800dd3c <_scanf_i+0x1a8>
 800dd64:	2001      	movs	r0, #1
 800dd66:	e7f2      	b.n	800dd4e <_scanf_i+0x1ba>
 800dd68:	0800ebe8 	.word	0x0800ebe8
 800dd6c:	0800d211 	.word	0x0800d211
 800dd70:	0800e9b5 	.word	0x0800e9b5
 800dd74:	0800ee6e 	.word	0x0800ee6e

0800dd78 <__sflush_r>:
 800dd78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd7e:	0716      	lsls	r6, r2, #28
 800dd80:	4605      	mov	r5, r0
 800dd82:	460c      	mov	r4, r1
 800dd84:	d454      	bmi.n	800de30 <__sflush_r+0xb8>
 800dd86:	684b      	ldr	r3, [r1, #4]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	dc02      	bgt.n	800dd92 <__sflush_r+0x1a>
 800dd8c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	dd48      	ble.n	800de24 <__sflush_r+0xac>
 800dd92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dd94:	2e00      	cmp	r6, #0
 800dd96:	d045      	beq.n	800de24 <__sflush_r+0xac>
 800dd98:	2300      	movs	r3, #0
 800dd9a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dd9e:	682f      	ldr	r7, [r5, #0]
 800dda0:	6a21      	ldr	r1, [r4, #32]
 800dda2:	602b      	str	r3, [r5, #0]
 800dda4:	d030      	beq.n	800de08 <__sflush_r+0x90>
 800dda6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dda8:	89a3      	ldrh	r3, [r4, #12]
 800ddaa:	0759      	lsls	r1, r3, #29
 800ddac:	d505      	bpl.n	800ddba <__sflush_r+0x42>
 800ddae:	6863      	ldr	r3, [r4, #4]
 800ddb0:	1ad2      	subs	r2, r2, r3
 800ddb2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ddb4:	b10b      	cbz	r3, 800ddba <__sflush_r+0x42>
 800ddb6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ddb8:	1ad2      	subs	r2, r2, r3
 800ddba:	2300      	movs	r3, #0
 800ddbc:	4628      	mov	r0, r5
 800ddbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ddc0:	6a21      	ldr	r1, [r4, #32]
 800ddc2:	47b0      	blx	r6
 800ddc4:	1c43      	adds	r3, r0, #1
 800ddc6:	89a3      	ldrh	r3, [r4, #12]
 800ddc8:	d106      	bne.n	800ddd8 <__sflush_r+0x60>
 800ddca:	6829      	ldr	r1, [r5, #0]
 800ddcc:	291d      	cmp	r1, #29
 800ddce:	d82b      	bhi.n	800de28 <__sflush_r+0xb0>
 800ddd0:	4a28      	ldr	r2, [pc, #160]	@ (800de74 <__sflush_r+0xfc>)
 800ddd2:	40ca      	lsrs	r2, r1
 800ddd4:	07d6      	lsls	r6, r2, #31
 800ddd6:	d527      	bpl.n	800de28 <__sflush_r+0xb0>
 800ddd8:	2200      	movs	r2, #0
 800ddda:	6062      	str	r2, [r4, #4]
 800dddc:	6922      	ldr	r2, [r4, #16]
 800ddde:	04d9      	lsls	r1, r3, #19
 800dde0:	6022      	str	r2, [r4, #0]
 800dde2:	d504      	bpl.n	800ddee <__sflush_r+0x76>
 800dde4:	1c42      	adds	r2, r0, #1
 800dde6:	d101      	bne.n	800ddec <__sflush_r+0x74>
 800dde8:	682b      	ldr	r3, [r5, #0]
 800ddea:	b903      	cbnz	r3, 800ddee <__sflush_r+0x76>
 800ddec:	6560      	str	r0, [r4, #84]	@ 0x54
 800ddee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ddf0:	602f      	str	r7, [r5, #0]
 800ddf2:	b1b9      	cbz	r1, 800de24 <__sflush_r+0xac>
 800ddf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ddf8:	4299      	cmp	r1, r3
 800ddfa:	d002      	beq.n	800de02 <__sflush_r+0x8a>
 800ddfc:	4628      	mov	r0, r5
 800ddfe:	f7fd fdef 	bl	800b9e0 <_free_r>
 800de02:	2300      	movs	r3, #0
 800de04:	6363      	str	r3, [r4, #52]	@ 0x34
 800de06:	e00d      	b.n	800de24 <__sflush_r+0xac>
 800de08:	2301      	movs	r3, #1
 800de0a:	4628      	mov	r0, r5
 800de0c:	47b0      	blx	r6
 800de0e:	4602      	mov	r2, r0
 800de10:	1c50      	adds	r0, r2, #1
 800de12:	d1c9      	bne.n	800dda8 <__sflush_r+0x30>
 800de14:	682b      	ldr	r3, [r5, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d0c6      	beq.n	800dda8 <__sflush_r+0x30>
 800de1a:	2b1d      	cmp	r3, #29
 800de1c:	d001      	beq.n	800de22 <__sflush_r+0xaa>
 800de1e:	2b16      	cmp	r3, #22
 800de20:	d11d      	bne.n	800de5e <__sflush_r+0xe6>
 800de22:	602f      	str	r7, [r5, #0]
 800de24:	2000      	movs	r0, #0
 800de26:	e021      	b.n	800de6c <__sflush_r+0xf4>
 800de28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de2c:	b21b      	sxth	r3, r3
 800de2e:	e01a      	b.n	800de66 <__sflush_r+0xee>
 800de30:	690f      	ldr	r7, [r1, #16]
 800de32:	2f00      	cmp	r7, #0
 800de34:	d0f6      	beq.n	800de24 <__sflush_r+0xac>
 800de36:	0793      	lsls	r3, r2, #30
 800de38:	bf18      	it	ne
 800de3a:	2300      	movne	r3, #0
 800de3c:	680e      	ldr	r6, [r1, #0]
 800de3e:	bf08      	it	eq
 800de40:	694b      	ldreq	r3, [r1, #20]
 800de42:	1bf6      	subs	r6, r6, r7
 800de44:	600f      	str	r7, [r1, #0]
 800de46:	608b      	str	r3, [r1, #8]
 800de48:	2e00      	cmp	r6, #0
 800de4a:	ddeb      	ble.n	800de24 <__sflush_r+0xac>
 800de4c:	4633      	mov	r3, r6
 800de4e:	463a      	mov	r2, r7
 800de50:	4628      	mov	r0, r5
 800de52:	6a21      	ldr	r1, [r4, #32]
 800de54:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800de58:	47e0      	blx	ip
 800de5a:	2800      	cmp	r0, #0
 800de5c:	dc07      	bgt.n	800de6e <__sflush_r+0xf6>
 800de5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de66:	f04f 30ff 	mov.w	r0, #4294967295
 800de6a:	81a3      	strh	r3, [r4, #12]
 800de6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de6e:	4407      	add	r7, r0
 800de70:	1a36      	subs	r6, r6, r0
 800de72:	e7e9      	b.n	800de48 <__sflush_r+0xd0>
 800de74:	20400001 	.word	0x20400001

0800de78 <_fflush_r>:
 800de78:	b538      	push	{r3, r4, r5, lr}
 800de7a:	690b      	ldr	r3, [r1, #16]
 800de7c:	4605      	mov	r5, r0
 800de7e:	460c      	mov	r4, r1
 800de80:	b913      	cbnz	r3, 800de88 <_fflush_r+0x10>
 800de82:	2500      	movs	r5, #0
 800de84:	4628      	mov	r0, r5
 800de86:	bd38      	pop	{r3, r4, r5, pc}
 800de88:	b118      	cbz	r0, 800de92 <_fflush_r+0x1a>
 800de8a:	6a03      	ldr	r3, [r0, #32]
 800de8c:	b90b      	cbnz	r3, 800de92 <_fflush_r+0x1a>
 800de8e:	f7fc fbf9 	bl	800a684 <__sinit>
 800de92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d0f3      	beq.n	800de82 <_fflush_r+0xa>
 800de9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800de9c:	07d0      	lsls	r0, r2, #31
 800de9e:	d404      	bmi.n	800deaa <_fflush_r+0x32>
 800dea0:	0599      	lsls	r1, r3, #22
 800dea2:	d402      	bmi.n	800deaa <_fflush_r+0x32>
 800dea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dea6:	f7fc ff14 	bl	800acd2 <__retarget_lock_acquire_recursive>
 800deaa:	4628      	mov	r0, r5
 800deac:	4621      	mov	r1, r4
 800deae:	f7ff ff63 	bl	800dd78 <__sflush_r>
 800deb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800deb4:	4605      	mov	r5, r0
 800deb6:	07da      	lsls	r2, r3, #31
 800deb8:	d4e4      	bmi.n	800de84 <_fflush_r+0xc>
 800deba:	89a3      	ldrh	r3, [r4, #12]
 800debc:	059b      	lsls	r3, r3, #22
 800debe:	d4e1      	bmi.n	800de84 <_fflush_r+0xc>
 800dec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dec2:	f7fc ff07 	bl	800acd4 <__retarget_lock_release_recursive>
 800dec6:	e7dd      	b.n	800de84 <_fflush_r+0xc>

0800dec8 <__swhatbuf_r>:
 800dec8:	b570      	push	{r4, r5, r6, lr}
 800deca:	460c      	mov	r4, r1
 800decc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ded0:	4615      	mov	r5, r2
 800ded2:	2900      	cmp	r1, #0
 800ded4:	461e      	mov	r6, r3
 800ded6:	b096      	sub	sp, #88	@ 0x58
 800ded8:	da0c      	bge.n	800def4 <__swhatbuf_r+0x2c>
 800deda:	89a3      	ldrh	r3, [r4, #12]
 800dedc:	2100      	movs	r1, #0
 800dede:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dee2:	bf14      	ite	ne
 800dee4:	2340      	movne	r3, #64	@ 0x40
 800dee6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800deea:	2000      	movs	r0, #0
 800deec:	6031      	str	r1, [r6, #0]
 800deee:	602b      	str	r3, [r5, #0]
 800def0:	b016      	add	sp, #88	@ 0x58
 800def2:	bd70      	pop	{r4, r5, r6, pc}
 800def4:	466a      	mov	r2, sp
 800def6:	f000 f915 	bl	800e124 <_fstat_r>
 800defa:	2800      	cmp	r0, #0
 800defc:	dbed      	blt.n	800deda <__swhatbuf_r+0x12>
 800defe:	9901      	ldr	r1, [sp, #4]
 800df00:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800df04:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800df08:	4259      	negs	r1, r3
 800df0a:	4159      	adcs	r1, r3
 800df0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800df10:	e7eb      	b.n	800deea <__swhatbuf_r+0x22>

0800df12 <__smakebuf_r>:
 800df12:	898b      	ldrh	r3, [r1, #12]
 800df14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df16:	079d      	lsls	r5, r3, #30
 800df18:	4606      	mov	r6, r0
 800df1a:	460c      	mov	r4, r1
 800df1c:	d507      	bpl.n	800df2e <__smakebuf_r+0x1c>
 800df1e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800df22:	6023      	str	r3, [r4, #0]
 800df24:	6123      	str	r3, [r4, #16]
 800df26:	2301      	movs	r3, #1
 800df28:	6163      	str	r3, [r4, #20]
 800df2a:	b003      	add	sp, #12
 800df2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df2e:	466a      	mov	r2, sp
 800df30:	ab01      	add	r3, sp, #4
 800df32:	f7ff ffc9 	bl	800dec8 <__swhatbuf_r>
 800df36:	9f00      	ldr	r7, [sp, #0]
 800df38:	4605      	mov	r5, r0
 800df3a:	4639      	mov	r1, r7
 800df3c:	4630      	mov	r0, r6
 800df3e:	f7fd fdc1 	bl	800bac4 <_malloc_r>
 800df42:	b948      	cbnz	r0, 800df58 <__smakebuf_r+0x46>
 800df44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df48:	059a      	lsls	r2, r3, #22
 800df4a:	d4ee      	bmi.n	800df2a <__smakebuf_r+0x18>
 800df4c:	f023 0303 	bic.w	r3, r3, #3
 800df50:	f043 0302 	orr.w	r3, r3, #2
 800df54:	81a3      	strh	r3, [r4, #12]
 800df56:	e7e2      	b.n	800df1e <__smakebuf_r+0xc>
 800df58:	89a3      	ldrh	r3, [r4, #12]
 800df5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800df5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df62:	81a3      	strh	r3, [r4, #12]
 800df64:	9b01      	ldr	r3, [sp, #4]
 800df66:	6020      	str	r0, [r4, #0]
 800df68:	b15b      	cbz	r3, 800df82 <__smakebuf_r+0x70>
 800df6a:	4630      	mov	r0, r6
 800df6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800df70:	f000 f8ea 	bl	800e148 <_isatty_r>
 800df74:	b128      	cbz	r0, 800df82 <__smakebuf_r+0x70>
 800df76:	89a3      	ldrh	r3, [r4, #12]
 800df78:	f023 0303 	bic.w	r3, r3, #3
 800df7c:	f043 0301 	orr.w	r3, r3, #1
 800df80:	81a3      	strh	r3, [r4, #12]
 800df82:	89a3      	ldrh	r3, [r4, #12]
 800df84:	431d      	orrs	r5, r3
 800df86:	81a5      	strh	r5, [r4, #12]
 800df88:	e7cf      	b.n	800df2a <__smakebuf_r+0x18>

0800df8a <__sccl>:
 800df8a:	b570      	push	{r4, r5, r6, lr}
 800df8c:	780b      	ldrb	r3, [r1, #0]
 800df8e:	4604      	mov	r4, r0
 800df90:	2b5e      	cmp	r3, #94	@ 0x5e
 800df92:	bf0b      	itete	eq
 800df94:	784b      	ldrbeq	r3, [r1, #1]
 800df96:	1c4a      	addne	r2, r1, #1
 800df98:	1c8a      	addeq	r2, r1, #2
 800df9a:	2100      	movne	r1, #0
 800df9c:	bf08      	it	eq
 800df9e:	2101      	moveq	r1, #1
 800dfa0:	3801      	subs	r0, #1
 800dfa2:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800dfa6:	f800 1f01 	strb.w	r1, [r0, #1]!
 800dfaa:	42a8      	cmp	r0, r5
 800dfac:	d1fb      	bne.n	800dfa6 <__sccl+0x1c>
 800dfae:	b90b      	cbnz	r3, 800dfb4 <__sccl+0x2a>
 800dfb0:	1e50      	subs	r0, r2, #1
 800dfb2:	bd70      	pop	{r4, r5, r6, pc}
 800dfb4:	f081 0101 	eor.w	r1, r1, #1
 800dfb8:	4610      	mov	r0, r2
 800dfba:	54e1      	strb	r1, [r4, r3]
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	f812 5b01 	ldrb.w	r5, [r2], #1
 800dfc2:	2d2d      	cmp	r5, #45	@ 0x2d
 800dfc4:	d005      	beq.n	800dfd2 <__sccl+0x48>
 800dfc6:	2d5d      	cmp	r5, #93	@ 0x5d
 800dfc8:	d016      	beq.n	800dff8 <__sccl+0x6e>
 800dfca:	2d00      	cmp	r5, #0
 800dfcc:	d0f1      	beq.n	800dfb2 <__sccl+0x28>
 800dfce:	462b      	mov	r3, r5
 800dfd0:	e7f2      	b.n	800dfb8 <__sccl+0x2e>
 800dfd2:	7846      	ldrb	r6, [r0, #1]
 800dfd4:	2e5d      	cmp	r6, #93	@ 0x5d
 800dfd6:	d0fa      	beq.n	800dfce <__sccl+0x44>
 800dfd8:	42b3      	cmp	r3, r6
 800dfda:	dcf8      	bgt.n	800dfce <__sccl+0x44>
 800dfdc:	461a      	mov	r2, r3
 800dfde:	3002      	adds	r0, #2
 800dfe0:	3201      	adds	r2, #1
 800dfe2:	4296      	cmp	r6, r2
 800dfe4:	54a1      	strb	r1, [r4, r2]
 800dfe6:	dcfb      	bgt.n	800dfe0 <__sccl+0x56>
 800dfe8:	1af2      	subs	r2, r6, r3
 800dfea:	3a01      	subs	r2, #1
 800dfec:	42b3      	cmp	r3, r6
 800dfee:	bfa8      	it	ge
 800dff0:	2200      	movge	r2, #0
 800dff2:	1c5d      	adds	r5, r3, #1
 800dff4:	18ab      	adds	r3, r5, r2
 800dff6:	e7e1      	b.n	800dfbc <__sccl+0x32>
 800dff8:	4610      	mov	r0, r2
 800dffa:	e7da      	b.n	800dfb2 <__sccl+0x28>

0800dffc <__submore>:
 800dffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e000:	460c      	mov	r4, r1
 800e002:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e004:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e008:	4299      	cmp	r1, r3
 800e00a:	d11b      	bne.n	800e044 <__submore+0x48>
 800e00c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e010:	f7fd fd58 	bl	800bac4 <_malloc_r>
 800e014:	b918      	cbnz	r0, 800e01e <__submore+0x22>
 800e016:	f04f 30ff 	mov.w	r0, #4294967295
 800e01a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e01e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e022:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e024:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e028:	6360      	str	r0, [r4, #52]	@ 0x34
 800e02a:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e02e:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e032:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e036:	7043      	strb	r3, [r0, #1]
 800e038:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e03c:	7003      	strb	r3, [r0, #0]
 800e03e:	6020      	str	r0, [r4, #0]
 800e040:	2000      	movs	r0, #0
 800e042:	e7ea      	b.n	800e01a <__submore+0x1e>
 800e044:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e046:	0077      	lsls	r7, r6, #1
 800e048:	463a      	mov	r2, r7
 800e04a:	f000 fc16 	bl	800e87a <_realloc_r>
 800e04e:	4605      	mov	r5, r0
 800e050:	2800      	cmp	r0, #0
 800e052:	d0e0      	beq.n	800e016 <__submore+0x1a>
 800e054:	eb00 0806 	add.w	r8, r0, r6
 800e058:	4601      	mov	r1, r0
 800e05a:	4632      	mov	r2, r6
 800e05c:	4640      	mov	r0, r8
 800e05e:	f7fc fe48 	bl	800acf2 <memcpy>
 800e062:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e066:	f8c4 8000 	str.w	r8, [r4]
 800e06a:	e7e9      	b.n	800e040 <__submore+0x44>

0800e06c <memmove>:
 800e06c:	4288      	cmp	r0, r1
 800e06e:	b510      	push	{r4, lr}
 800e070:	eb01 0402 	add.w	r4, r1, r2
 800e074:	d902      	bls.n	800e07c <memmove+0x10>
 800e076:	4284      	cmp	r4, r0
 800e078:	4623      	mov	r3, r4
 800e07a:	d807      	bhi.n	800e08c <memmove+0x20>
 800e07c:	1e43      	subs	r3, r0, #1
 800e07e:	42a1      	cmp	r1, r4
 800e080:	d008      	beq.n	800e094 <memmove+0x28>
 800e082:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e086:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e08a:	e7f8      	b.n	800e07e <memmove+0x12>
 800e08c:	4601      	mov	r1, r0
 800e08e:	4402      	add	r2, r0
 800e090:	428a      	cmp	r2, r1
 800e092:	d100      	bne.n	800e096 <memmove+0x2a>
 800e094:	bd10      	pop	{r4, pc}
 800e096:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e09a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e09e:	e7f7      	b.n	800e090 <memmove+0x24>

0800e0a0 <strncmp>:
 800e0a0:	b510      	push	{r4, lr}
 800e0a2:	b16a      	cbz	r2, 800e0c0 <strncmp+0x20>
 800e0a4:	3901      	subs	r1, #1
 800e0a6:	1884      	adds	r4, r0, r2
 800e0a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0b0:	429a      	cmp	r2, r3
 800e0b2:	d103      	bne.n	800e0bc <strncmp+0x1c>
 800e0b4:	42a0      	cmp	r0, r4
 800e0b6:	d001      	beq.n	800e0bc <strncmp+0x1c>
 800e0b8:	2a00      	cmp	r2, #0
 800e0ba:	d1f5      	bne.n	800e0a8 <strncmp+0x8>
 800e0bc:	1ad0      	subs	r0, r2, r3
 800e0be:	bd10      	pop	{r4, pc}
 800e0c0:	4610      	mov	r0, r2
 800e0c2:	e7fc      	b.n	800e0be <strncmp+0x1e>

0800e0c4 <_raise_r>:
 800e0c4:	291f      	cmp	r1, #31
 800e0c6:	b538      	push	{r3, r4, r5, lr}
 800e0c8:	4605      	mov	r5, r0
 800e0ca:	460c      	mov	r4, r1
 800e0cc:	d904      	bls.n	800e0d8 <_raise_r+0x14>
 800e0ce:	2316      	movs	r3, #22
 800e0d0:	6003      	str	r3, [r0, #0]
 800e0d2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0d6:	bd38      	pop	{r3, r4, r5, pc}
 800e0d8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e0da:	b112      	cbz	r2, 800e0e2 <_raise_r+0x1e>
 800e0dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e0e0:	b94b      	cbnz	r3, 800e0f6 <_raise_r+0x32>
 800e0e2:	4628      	mov	r0, r5
 800e0e4:	f000 f852 	bl	800e18c <_getpid_r>
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	4601      	mov	r1, r0
 800e0ec:	4628      	mov	r0, r5
 800e0ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0f2:	f000 b839 	b.w	800e168 <_kill_r>
 800e0f6:	2b01      	cmp	r3, #1
 800e0f8:	d00a      	beq.n	800e110 <_raise_r+0x4c>
 800e0fa:	1c59      	adds	r1, r3, #1
 800e0fc:	d103      	bne.n	800e106 <_raise_r+0x42>
 800e0fe:	2316      	movs	r3, #22
 800e100:	6003      	str	r3, [r0, #0]
 800e102:	2001      	movs	r0, #1
 800e104:	e7e7      	b.n	800e0d6 <_raise_r+0x12>
 800e106:	2100      	movs	r1, #0
 800e108:	4620      	mov	r0, r4
 800e10a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e10e:	4798      	blx	r3
 800e110:	2000      	movs	r0, #0
 800e112:	e7e0      	b.n	800e0d6 <_raise_r+0x12>

0800e114 <raise>:
 800e114:	4b02      	ldr	r3, [pc, #8]	@ (800e120 <raise+0xc>)
 800e116:	4601      	mov	r1, r0
 800e118:	6818      	ldr	r0, [r3, #0]
 800e11a:	f7ff bfd3 	b.w	800e0c4 <_raise_r>
 800e11e:	bf00      	nop
 800e120:	20000024 	.word	0x20000024

0800e124 <_fstat_r>:
 800e124:	b538      	push	{r3, r4, r5, lr}
 800e126:	2300      	movs	r3, #0
 800e128:	4d06      	ldr	r5, [pc, #24]	@ (800e144 <_fstat_r+0x20>)
 800e12a:	4604      	mov	r4, r0
 800e12c:	4608      	mov	r0, r1
 800e12e:	4611      	mov	r1, r2
 800e130:	602b      	str	r3, [r5, #0]
 800e132:	f7f3 ffa9 	bl	8002088 <_fstat>
 800e136:	1c43      	adds	r3, r0, #1
 800e138:	d102      	bne.n	800e140 <_fstat_r+0x1c>
 800e13a:	682b      	ldr	r3, [r5, #0]
 800e13c:	b103      	cbz	r3, 800e140 <_fstat_r+0x1c>
 800e13e:	6023      	str	r3, [r4, #0]
 800e140:	bd38      	pop	{r3, r4, r5, pc}
 800e142:	bf00      	nop
 800e144:	20003a5c 	.word	0x20003a5c

0800e148 <_isatty_r>:
 800e148:	b538      	push	{r3, r4, r5, lr}
 800e14a:	2300      	movs	r3, #0
 800e14c:	4d05      	ldr	r5, [pc, #20]	@ (800e164 <_isatty_r+0x1c>)
 800e14e:	4604      	mov	r4, r0
 800e150:	4608      	mov	r0, r1
 800e152:	602b      	str	r3, [r5, #0]
 800e154:	f7f3 ffa7 	bl	80020a6 <_isatty>
 800e158:	1c43      	adds	r3, r0, #1
 800e15a:	d102      	bne.n	800e162 <_isatty_r+0x1a>
 800e15c:	682b      	ldr	r3, [r5, #0]
 800e15e:	b103      	cbz	r3, 800e162 <_isatty_r+0x1a>
 800e160:	6023      	str	r3, [r4, #0]
 800e162:	bd38      	pop	{r3, r4, r5, pc}
 800e164:	20003a5c 	.word	0x20003a5c

0800e168 <_kill_r>:
 800e168:	b538      	push	{r3, r4, r5, lr}
 800e16a:	2300      	movs	r3, #0
 800e16c:	4d06      	ldr	r5, [pc, #24]	@ (800e188 <_kill_r+0x20>)
 800e16e:	4604      	mov	r4, r0
 800e170:	4608      	mov	r0, r1
 800e172:	4611      	mov	r1, r2
 800e174:	602b      	str	r3, [r5, #0]
 800e176:	f7f3 ff44 	bl	8002002 <_kill>
 800e17a:	1c43      	adds	r3, r0, #1
 800e17c:	d102      	bne.n	800e184 <_kill_r+0x1c>
 800e17e:	682b      	ldr	r3, [r5, #0]
 800e180:	b103      	cbz	r3, 800e184 <_kill_r+0x1c>
 800e182:	6023      	str	r3, [r4, #0]
 800e184:	bd38      	pop	{r3, r4, r5, pc}
 800e186:	bf00      	nop
 800e188:	20003a5c 	.word	0x20003a5c

0800e18c <_getpid_r>:
 800e18c:	f7f3 bf32 	b.w	8001ff4 <_getpid>

0800e190 <_sbrk_r>:
 800e190:	b538      	push	{r3, r4, r5, lr}
 800e192:	2300      	movs	r3, #0
 800e194:	4d05      	ldr	r5, [pc, #20]	@ (800e1ac <_sbrk_r+0x1c>)
 800e196:	4604      	mov	r4, r0
 800e198:	4608      	mov	r0, r1
 800e19a:	602b      	str	r3, [r5, #0]
 800e19c:	f7f3 ff9a 	bl	80020d4 <_sbrk>
 800e1a0:	1c43      	adds	r3, r0, #1
 800e1a2:	d102      	bne.n	800e1aa <_sbrk_r+0x1a>
 800e1a4:	682b      	ldr	r3, [r5, #0]
 800e1a6:	b103      	cbz	r3, 800e1aa <_sbrk_r+0x1a>
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	bd38      	pop	{r3, r4, r5, pc}
 800e1ac:	20003a5c 	.word	0x20003a5c

0800e1b0 <nan>:
 800e1b0:	2000      	movs	r0, #0
 800e1b2:	4901      	ldr	r1, [pc, #4]	@ (800e1b8 <nan+0x8>)
 800e1b4:	4770      	bx	lr
 800e1b6:	bf00      	nop
 800e1b8:	7ff80000 	.word	0x7ff80000

0800e1bc <_calloc_r>:
 800e1bc:	b570      	push	{r4, r5, r6, lr}
 800e1be:	fba1 5402 	umull	r5, r4, r1, r2
 800e1c2:	b934      	cbnz	r4, 800e1d2 <_calloc_r+0x16>
 800e1c4:	4629      	mov	r1, r5
 800e1c6:	f7fd fc7d 	bl	800bac4 <_malloc_r>
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	b928      	cbnz	r0, 800e1da <_calloc_r+0x1e>
 800e1ce:	4630      	mov	r0, r6
 800e1d0:	bd70      	pop	{r4, r5, r6, pc}
 800e1d2:	220c      	movs	r2, #12
 800e1d4:	2600      	movs	r6, #0
 800e1d6:	6002      	str	r2, [r0, #0]
 800e1d8:	e7f9      	b.n	800e1ce <_calloc_r+0x12>
 800e1da:	462a      	mov	r2, r5
 800e1dc:	4621      	mov	r1, r4
 800e1de:	f7fc fce5 	bl	800abac <memset>
 800e1e2:	e7f4      	b.n	800e1ce <_calloc_r+0x12>

0800e1e4 <rshift>:
 800e1e4:	6903      	ldr	r3, [r0, #16]
 800e1e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e1ea:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e1ee:	f100 0414 	add.w	r4, r0, #20
 800e1f2:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e1f6:	dd46      	ble.n	800e286 <rshift+0xa2>
 800e1f8:	f011 011f 	ands.w	r1, r1, #31
 800e1fc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e200:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e204:	d10c      	bne.n	800e220 <rshift+0x3c>
 800e206:	4629      	mov	r1, r5
 800e208:	f100 0710 	add.w	r7, r0, #16
 800e20c:	42b1      	cmp	r1, r6
 800e20e:	d335      	bcc.n	800e27c <rshift+0x98>
 800e210:	1a9b      	subs	r3, r3, r2
 800e212:	009b      	lsls	r3, r3, #2
 800e214:	1eea      	subs	r2, r5, #3
 800e216:	4296      	cmp	r6, r2
 800e218:	bf38      	it	cc
 800e21a:	2300      	movcc	r3, #0
 800e21c:	4423      	add	r3, r4
 800e21e:	e015      	b.n	800e24c <rshift+0x68>
 800e220:	46a1      	mov	r9, r4
 800e222:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e226:	f1c1 0820 	rsb	r8, r1, #32
 800e22a:	40cf      	lsrs	r7, r1
 800e22c:	f105 0e04 	add.w	lr, r5, #4
 800e230:	4576      	cmp	r6, lr
 800e232:	46f4      	mov	ip, lr
 800e234:	d816      	bhi.n	800e264 <rshift+0x80>
 800e236:	1a9a      	subs	r2, r3, r2
 800e238:	0092      	lsls	r2, r2, #2
 800e23a:	3a04      	subs	r2, #4
 800e23c:	3501      	adds	r5, #1
 800e23e:	42ae      	cmp	r6, r5
 800e240:	bf38      	it	cc
 800e242:	2200      	movcc	r2, #0
 800e244:	18a3      	adds	r3, r4, r2
 800e246:	50a7      	str	r7, [r4, r2]
 800e248:	b107      	cbz	r7, 800e24c <rshift+0x68>
 800e24a:	3304      	adds	r3, #4
 800e24c:	42a3      	cmp	r3, r4
 800e24e:	eba3 0204 	sub.w	r2, r3, r4
 800e252:	bf08      	it	eq
 800e254:	2300      	moveq	r3, #0
 800e256:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e25a:	6102      	str	r2, [r0, #16]
 800e25c:	bf08      	it	eq
 800e25e:	6143      	streq	r3, [r0, #20]
 800e260:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e264:	f8dc c000 	ldr.w	ip, [ip]
 800e268:	fa0c fc08 	lsl.w	ip, ip, r8
 800e26c:	ea4c 0707 	orr.w	r7, ip, r7
 800e270:	f849 7b04 	str.w	r7, [r9], #4
 800e274:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e278:	40cf      	lsrs	r7, r1
 800e27a:	e7d9      	b.n	800e230 <rshift+0x4c>
 800e27c:	f851 cb04 	ldr.w	ip, [r1], #4
 800e280:	f847 cf04 	str.w	ip, [r7, #4]!
 800e284:	e7c2      	b.n	800e20c <rshift+0x28>
 800e286:	4623      	mov	r3, r4
 800e288:	e7e0      	b.n	800e24c <rshift+0x68>

0800e28a <__hexdig_fun>:
 800e28a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e28e:	2b09      	cmp	r3, #9
 800e290:	d802      	bhi.n	800e298 <__hexdig_fun+0xe>
 800e292:	3820      	subs	r0, #32
 800e294:	b2c0      	uxtb	r0, r0
 800e296:	4770      	bx	lr
 800e298:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e29c:	2b05      	cmp	r3, #5
 800e29e:	d801      	bhi.n	800e2a4 <__hexdig_fun+0x1a>
 800e2a0:	3847      	subs	r0, #71	@ 0x47
 800e2a2:	e7f7      	b.n	800e294 <__hexdig_fun+0xa>
 800e2a4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e2a8:	2b05      	cmp	r3, #5
 800e2aa:	d801      	bhi.n	800e2b0 <__hexdig_fun+0x26>
 800e2ac:	3827      	subs	r0, #39	@ 0x27
 800e2ae:	e7f1      	b.n	800e294 <__hexdig_fun+0xa>
 800e2b0:	2000      	movs	r0, #0
 800e2b2:	4770      	bx	lr

0800e2b4 <__gethex>:
 800e2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b8:	468a      	mov	sl, r1
 800e2ba:	4690      	mov	r8, r2
 800e2bc:	b085      	sub	sp, #20
 800e2be:	9302      	str	r3, [sp, #8]
 800e2c0:	680b      	ldr	r3, [r1, #0]
 800e2c2:	9001      	str	r0, [sp, #4]
 800e2c4:	1c9c      	adds	r4, r3, #2
 800e2c6:	46a1      	mov	r9, r4
 800e2c8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e2cc:	2830      	cmp	r0, #48	@ 0x30
 800e2ce:	d0fa      	beq.n	800e2c6 <__gethex+0x12>
 800e2d0:	eba9 0303 	sub.w	r3, r9, r3
 800e2d4:	f1a3 0b02 	sub.w	fp, r3, #2
 800e2d8:	f7ff ffd7 	bl	800e28a <__hexdig_fun>
 800e2dc:	4605      	mov	r5, r0
 800e2de:	2800      	cmp	r0, #0
 800e2e0:	d168      	bne.n	800e3b4 <__gethex+0x100>
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	4648      	mov	r0, r9
 800e2e6:	499f      	ldr	r1, [pc, #636]	@ (800e564 <__gethex+0x2b0>)
 800e2e8:	f7ff feda 	bl	800e0a0 <strncmp>
 800e2ec:	4607      	mov	r7, r0
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	d167      	bne.n	800e3c2 <__gethex+0x10e>
 800e2f2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e2f6:	4626      	mov	r6, r4
 800e2f8:	f7ff ffc7 	bl	800e28a <__hexdig_fun>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d062      	beq.n	800e3c6 <__gethex+0x112>
 800e300:	4623      	mov	r3, r4
 800e302:	7818      	ldrb	r0, [r3, #0]
 800e304:	4699      	mov	r9, r3
 800e306:	2830      	cmp	r0, #48	@ 0x30
 800e308:	f103 0301 	add.w	r3, r3, #1
 800e30c:	d0f9      	beq.n	800e302 <__gethex+0x4e>
 800e30e:	f7ff ffbc 	bl	800e28a <__hexdig_fun>
 800e312:	fab0 f580 	clz	r5, r0
 800e316:	f04f 0b01 	mov.w	fp, #1
 800e31a:	096d      	lsrs	r5, r5, #5
 800e31c:	464a      	mov	r2, r9
 800e31e:	4616      	mov	r6, r2
 800e320:	7830      	ldrb	r0, [r6, #0]
 800e322:	3201      	adds	r2, #1
 800e324:	f7ff ffb1 	bl	800e28a <__hexdig_fun>
 800e328:	2800      	cmp	r0, #0
 800e32a:	d1f8      	bne.n	800e31e <__gethex+0x6a>
 800e32c:	2201      	movs	r2, #1
 800e32e:	4630      	mov	r0, r6
 800e330:	498c      	ldr	r1, [pc, #560]	@ (800e564 <__gethex+0x2b0>)
 800e332:	f7ff feb5 	bl	800e0a0 <strncmp>
 800e336:	2800      	cmp	r0, #0
 800e338:	d13f      	bne.n	800e3ba <__gethex+0x106>
 800e33a:	b944      	cbnz	r4, 800e34e <__gethex+0x9a>
 800e33c:	1c74      	adds	r4, r6, #1
 800e33e:	4622      	mov	r2, r4
 800e340:	4616      	mov	r6, r2
 800e342:	7830      	ldrb	r0, [r6, #0]
 800e344:	3201      	adds	r2, #1
 800e346:	f7ff ffa0 	bl	800e28a <__hexdig_fun>
 800e34a:	2800      	cmp	r0, #0
 800e34c:	d1f8      	bne.n	800e340 <__gethex+0x8c>
 800e34e:	1ba4      	subs	r4, r4, r6
 800e350:	00a7      	lsls	r7, r4, #2
 800e352:	7833      	ldrb	r3, [r6, #0]
 800e354:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e358:	2b50      	cmp	r3, #80	@ 0x50
 800e35a:	d13e      	bne.n	800e3da <__gethex+0x126>
 800e35c:	7873      	ldrb	r3, [r6, #1]
 800e35e:	2b2b      	cmp	r3, #43	@ 0x2b
 800e360:	d033      	beq.n	800e3ca <__gethex+0x116>
 800e362:	2b2d      	cmp	r3, #45	@ 0x2d
 800e364:	d034      	beq.n	800e3d0 <__gethex+0x11c>
 800e366:	2400      	movs	r4, #0
 800e368:	1c71      	adds	r1, r6, #1
 800e36a:	7808      	ldrb	r0, [r1, #0]
 800e36c:	f7ff ff8d 	bl	800e28a <__hexdig_fun>
 800e370:	1e43      	subs	r3, r0, #1
 800e372:	b2db      	uxtb	r3, r3
 800e374:	2b18      	cmp	r3, #24
 800e376:	d830      	bhi.n	800e3da <__gethex+0x126>
 800e378:	f1a0 0210 	sub.w	r2, r0, #16
 800e37c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e380:	f7ff ff83 	bl	800e28a <__hexdig_fun>
 800e384:	f100 3cff 	add.w	ip, r0, #4294967295
 800e388:	fa5f fc8c 	uxtb.w	ip, ip
 800e38c:	f1bc 0f18 	cmp.w	ip, #24
 800e390:	f04f 030a 	mov.w	r3, #10
 800e394:	d91e      	bls.n	800e3d4 <__gethex+0x120>
 800e396:	b104      	cbz	r4, 800e39a <__gethex+0xe6>
 800e398:	4252      	negs	r2, r2
 800e39a:	4417      	add	r7, r2
 800e39c:	f8ca 1000 	str.w	r1, [sl]
 800e3a0:	b1ed      	cbz	r5, 800e3de <__gethex+0x12a>
 800e3a2:	f1bb 0f00 	cmp.w	fp, #0
 800e3a6:	bf0c      	ite	eq
 800e3a8:	2506      	moveq	r5, #6
 800e3aa:	2500      	movne	r5, #0
 800e3ac:	4628      	mov	r0, r5
 800e3ae:	b005      	add	sp, #20
 800e3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3b4:	2500      	movs	r5, #0
 800e3b6:	462c      	mov	r4, r5
 800e3b8:	e7b0      	b.n	800e31c <__gethex+0x68>
 800e3ba:	2c00      	cmp	r4, #0
 800e3bc:	d1c7      	bne.n	800e34e <__gethex+0x9a>
 800e3be:	4627      	mov	r7, r4
 800e3c0:	e7c7      	b.n	800e352 <__gethex+0x9e>
 800e3c2:	464e      	mov	r6, r9
 800e3c4:	462f      	mov	r7, r5
 800e3c6:	2501      	movs	r5, #1
 800e3c8:	e7c3      	b.n	800e352 <__gethex+0x9e>
 800e3ca:	2400      	movs	r4, #0
 800e3cc:	1cb1      	adds	r1, r6, #2
 800e3ce:	e7cc      	b.n	800e36a <__gethex+0xb6>
 800e3d0:	2401      	movs	r4, #1
 800e3d2:	e7fb      	b.n	800e3cc <__gethex+0x118>
 800e3d4:	fb03 0002 	mla	r0, r3, r2, r0
 800e3d8:	e7ce      	b.n	800e378 <__gethex+0xc4>
 800e3da:	4631      	mov	r1, r6
 800e3dc:	e7de      	b.n	800e39c <__gethex+0xe8>
 800e3de:	4629      	mov	r1, r5
 800e3e0:	eba6 0309 	sub.w	r3, r6, r9
 800e3e4:	3b01      	subs	r3, #1
 800e3e6:	2b07      	cmp	r3, #7
 800e3e8:	dc0a      	bgt.n	800e400 <__gethex+0x14c>
 800e3ea:	9801      	ldr	r0, [sp, #4]
 800e3ec:	f7fd fbf6 	bl	800bbdc <_Balloc>
 800e3f0:	4604      	mov	r4, r0
 800e3f2:	b940      	cbnz	r0, 800e406 <__gethex+0x152>
 800e3f4:	4602      	mov	r2, r0
 800e3f6:	21e4      	movs	r1, #228	@ 0xe4
 800e3f8:	4b5b      	ldr	r3, [pc, #364]	@ (800e568 <__gethex+0x2b4>)
 800e3fa:	485c      	ldr	r0, [pc, #368]	@ (800e56c <__gethex+0x2b8>)
 800e3fc:	f7fb fa34 	bl	8009868 <__assert_func>
 800e400:	3101      	adds	r1, #1
 800e402:	105b      	asrs	r3, r3, #1
 800e404:	e7ef      	b.n	800e3e6 <__gethex+0x132>
 800e406:	2300      	movs	r3, #0
 800e408:	f100 0a14 	add.w	sl, r0, #20
 800e40c:	4655      	mov	r5, sl
 800e40e:	469b      	mov	fp, r3
 800e410:	45b1      	cmp	r9, r6
 800e412:	d337      	bcc.n	800e484 <__gethex+0x1d0>
 800e414:	f845 bb04 	str.w	fp, [r5], #4
 800e418:	eba5 050a 	sub.w	r5, r5, sl
 800e41c:	10ad      	asrs	r5, r5, #2
 800e41e:	6125      	str	r5, [r4, #16]
 800e420:	4658      	mov	r0, fp
 800e422:	f7fd fccd 	bl	800bdc0 <__hi0bits>
 800e426:	016d      	lsls	r5, r5, #5
 800e428:	f8d8 6000 	ldr.w	r6, [r8]
 800e42c:	1a2d      	subs	r5, r5, r0
 800e42e:	42b5      	cmp	r5, r6
 800e430:	dd54      	ble.n	800e4dc <__gethex+0x228>
 800e432:	1bad      	subs	r5, r5, r6
 800e434:	4629      	mov	r1, r5
 800e436:	4620      	mov	r0, r4
 800e438:	f7fe f84f 	bl	800c4da <__any_on>
 800e43c:	4681      	mov	r9, r0
 800e43e:	b178      	cbz	r0, 800e460 <__gethex+0x1ac>
 800e440:	f04f 0901 	mov.w	r9, #1
 800e444:	1e6b      	subs	r3, r5, #1
 800e446:	1159      	asrs	r1, r3, #5
 800e448:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e44c:	f003 021f 	and.w	r2, r3, #31
 800e450:	fa09 f202 	lsl.w	r2, r9, r2
 800e454:	420a      	tst	r2, r1
 800e456:	d003      	beq.n	800e460 <__gethex+0x1ac>
 800e458:	454b      	cmp	r3, r9
 800e45a:	dc36      	bgt.n	800e4ca <__gethex+0x216>
 800e45c:	f04f 0902 	mov.w	r9, #2
 800e460:	4629      	mov	r1, r5
 800e462:	4620      	mov	r0, r4
 800e464:	f7ff febe 	bl	800e1e4 <rshift>
 800e468:	442f      	add	r7, r5
 800e46a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e46e:	42bb      	cmp	r3, r7
 800e470:	da42      	bge.n	800e4f8 <__gethex+0x244>
 800e472:	4621      	mov	r1, r4
 800e474:	9801      	ldr	r0, [sp, #4]
 800e476:	f7fd fbf1 	bl	800bc5c <_Bfree>
 800e47a:	2300      	movs	r3, #0
 800e47c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e47e:	25a3      	movs	r5, #163	@ 0xa3
 800e480:	6013      	str	r3, [r2, #0]
 800e482:	e793      	b.n	800e3ac <__gethex+0xf8>
 800e484:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e488:	2a2e      	cmp	r2, #46	@ 0x2e
 800e48a:	d012      	beq.n	800e4b2 <__gethex+0x1fe>
 800e48c:	2b20      	cmp	r3, #32
 800e48e:	d104      	bne.n	800e49a <__gethex+0x1e6>
 800e490:	f845 bb04 	str.w	fp, [r5], #4
 800e494:	f04f 0b00 	mov.w	fp, #0
 800e498:	465b      	mov	r3, fp
 800e49a:	7830      	ldrb	r0, [r6, #0]
 800e49c:	9303      	str	r3, [sp, #12]
 800e49e:	f7ff fef4 	bl	800e28a <__hexdig_fun>
 800e4a2:	9b03      	ldr	r3, [sp, #12]
 800e4a4:	f000 000f 	and.w	r0, r0, #15
 800e4a8:	4098      	lsls	r0, r3
 800e4aa:	ea4b 0b00 	orr.w	fp, fp, r0
 800e4ae:	3304      	adds	r3, #4
 800e4b0:	e7ae      	b.n	800e410 <__gethex+0x15c>
 800e4b2:	45b1      	cmp	r9, r6
 800e4b4:	d8ea      	bhi.n	800e48c <__gethex+0x1d8>
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	4630      	mov	r0, r6
 800e4ba:	492a      	ldr	r1, [pc, #168]	@ (800e564 <__gethex+0x2b0>)
 800e4bc:	9303      	str	r3, [sp, #12]
 800e4be:	f7ff fdef 	bl	800e0a0 <strncmp>
 800e4c2:	9b03      	ldr	r3, [sp, #12]
 800e4c4:	2800      	cmp	r0, #0
 800e4c6:	d1e1      	bne.n	800e48c <__gethex+0x1d8>
 800e4c8:	e7a2      	b.n	800e410 <__gethex+0x15c>
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	1ea9      	subs	r1, r5, #2
 800e4ce:	f7fe f804 	bl	800c4da <__any_on>
 800e4d2:	2800      	cmp	r0, #0
 800e4d4:	d0c2      	beq.n	800e45c <__gethex+0x1a8>
 800e4d6:	f04f 0903 	mov.w	r9, #3
 800e4da:	e7c1      	b.n	800e460 <__gethex+0x1ac>
 800e4dc:	da09      	bge.n	800e4f2 <__gethex+0x23e>
 800e4de:	1b75      	subs	r5, r6, r5
 800e4e0:	4621      	mov	r1, r4
 800e4e2:	462a      	mov	r2, r5
 800e4e4:	9801      	ldr	r0, [sp, #4]
 800e4e6:	f7fd fdc9 	bl	800c07c <__lshift>
 800e4ea:	4604      	mov	r4, r0
 800e4ec:	1b7f      	subs	r7, r7, r5
 800e4ee:	f100 0a14 	add.w	sl, r0, #20
 800e4f2:	f04f 0900 	mov.w	r9, #0
 800e4f6:	e7b8      	b.n	800e46a <__gethex+0x1b6>
 800e4f8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e4fc:	42bd      	cmp	r5, r7
 800e4fe:	dd6f      	ble.n	800e5e0 <__gethex+0x32c>
 800e500:	1bed      	subs	r5, r5, r7
 800e502:	42ae      	cmp	r6, r5
 800e504:	dc34      	bgt.n	800e570 <__gethex+0x2bc>
 800e506:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e50a:	2b02      	cmp	r3, #2
 800e50c:	d022      	beq.n	800e554 <__gethex+0x2a0>
 800e50e:	2b03      	cmp	r3, #3
 800e510:	d024      	beq.n	800e55c <__gethex+0x2a8>
 800e512:	2b01      	cmp	r3, #1
 800e514:	d115      	bne.n	800e542 <__gethex+0x28e>
 800e516:	42ae      	cmp	r6, r5
 800e518:	d113      	bne.n	800e542 <__gethex+0x28e>
 800e51a:	2e01      	cmp	r6, #1
 800e51c:	d10b      	bne.n	800e536 <__gethex+0x282>
 800e51e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e522:	9a02      	ldr	r2, [sp, #8]
 800e524:	2562      	movs	r5, #98	@ 0x62
 800e526:	6013      	str	r3, [r2, #0]
 800e528:	2301      	movs	r3, #1
 800e52a:	6123      	str	r3, [r4, #16]
 800e52c:	f8ca 3000 	str.w	r3, [sl]
 800e530:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e532:	601c      	str	r4, [r3, #0]
 800e534:	e73a      	b.n	800e3ac <__gethex+0xf8>
 800e536:	4620      	mov	r0, r4
 800e538:	1e71      	subs	r1, r6, #1
 800e53a:	f7fd ffce 	bl	800c4da <__any_on>
 800e53e:	2800      	cmp	r0, #0
 800e540:	d1ed      	bne.n	800e51e <__gethex+0x26a>
 800e542:	4621      	mov	r1, r4
 800e544:	9801      	ldr	r0, [sp, #4]
 800e546:	f7fd fb89 	bl	800bc5c <_Bfree>
 800e54a:	2300      	movs	r3, #0
 800e54c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e54e:	2550      	movs	r5, #80	@ 0x50
 800e550:	6013      	str	r3, [r2, #0]
 800e552:	e72b      	b.n	800e3ac <__gethex+0xf8>
 800e554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e556:	2b00      	cmp	r3, #0
 800e558:	d1f3      	bne.n	800e542 <__gethex+0x28e>
 800e55a:	e7e0      	b.n	800e51e <__gethex+0x26a>
 800e55c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d1dd      	bne.n	800e51e <__gethex+0x26a>
 800e562:	e7ee      	b.n	800e542 <__gethex+0x28e>
 800e564:	0800ee4b 	.word	0x0800ee4b
 800e568:	0800ede1 	.word	0x0800ede1
 800e56c:	0800ee81 	.word	0x0800ee81
 800e570:	1e6f      	subs	r7, r5, #1
 800e572:	f1b9 0f00 	cmp.w	r9, #0
 800e576:	d130      	bne.n	800e5da <__gethex+0x326>
 800e578:	b127      	cbz	r7, 800e584 <__gethex+0x2d0>
 800e57a:	4639      	mov	r1, r7
 800e57c:	4620      	mov	r0, r4
 800e57e:	f7fd ffac 	bl	800c4da <__any_on>
 800e582:	4681      	mov	r9, r0
 800e584:	2301      	movs	r3, #1
 800e586:	4629      	mov	r1, r5
 800e588:	1b76      	subs	r6, r6, r5
 800e58a:	2502      	movs	r5, #2
 800e58c:	117a      	asrs	r2, r7, #5
 800e58e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e592:	f007 071f 	and.w	r7, r7, #31
 800e596:	40bb      	lsls	r3, r7
 800e598:	4213      	tst	r3, r2
 800e59a:	4620      	mov	r0, r4
 800e59c:	bf18      	it	ne
 800e59e:	f049 0902 	orrne.w	r9, r9, #2
 800e5a2:	f7ff fe1f 	bl	800e1e4 <rshift>
 800e5a6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e5aa:	f1b9 0f00 	cmp.w	r9, #0
 800e5ae:	d047      	beq.n	800e640 <__gethex+0x38c>
 800e5b0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e5b4:	2b02      	cmp	r3, #2
 800e5b6:	d015      	beq.n	800e5e4 <__gethex+0x330>
 800e5b8:	2b03      	cmp	r3, #3
 800e5ba:	d017      	beq.n	800e5ec <__gethex+0x338>
 800e5bc:	2b01      	cmp	r3, #1
 800e5be:	d109      	bne.n	800e5d4 <__gethex+0x320>
 800e5c0:	f019 0f02 	tst.w	r9, #2
 800e5c4:	d006      	beq.n	800e5d4 <__gethex+0x320>
 800e5c6:	f8da 3000 	ldr.w	r3, [sl]
 800e5ca:	ea49 0903 	orr.w	r9, r9, r3
 800e5ce:	f019 0f01 	tst.w	r9, #1
 800e5d2:	d10e      	bne.n	800e5f2 <__gethex+0x33e>
 800e5d4:	f045 0510 	orr.w	r5, r5, #16
 800e5d8:	e032      	b.n	800e640 <__gethex+0x38c>
 800e5da:	f04f 0901 	mov.w	r9, #1
 800e5de:	e7d1      	b.n	800e584 <__gethex+0x2d0>
 800e5e0:	2501      	movs	r5, #1
 800e5e2:	e7e2      	b.n	800e5aa <__gethex+0x2f6>
 800e5e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5e6:	f1c3 0301 	rsb	r3, r3, #1
 800e5ea:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e5ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d0f0      	beq.n	800e5d4 <__gethex+0x320>
 800e5f2:	f04f 0c00 	mov.w	ip, #0
 800e5f6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e5fa:	f104 0314 	add.w	r3, r4, #20
 800e5fe:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e602:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e606:	4618      	mov	r0, r3
 800e608:	f853 2b04 	ldr.w	r2, [r3], #4
 800e60c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e610:	d01b      	beq.n	800e64a <__gethex+0x396>
 800e612:	3201      	adds	r2, #1
 800e614:	6002      	str	r2, [r0, #0]
 800e616:	2d02      	cmp	r5, #2
 800e618:	f104 0314 	add.w	r3, r4, #20
 800e61c:	d13c      	bne.n	800e698 <__gethex+0x3e4>
 800e61e:	f8d8 2000 	ldr.w	r2, [r8]
 800e622:	3a01      	subs	r2, #1
 800e624:	42b2      	cmp	r2, r6
 800e626:	d109      	bne.n	800e63c <__gethex+0x388>
 800e628:	2201      	movs	r2, #1
 800e62a:	1171      	asrs	r1, r6, #5
 800e62c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e630:	f006 061f 	and.w	r6, r6, #31
 800e634:	fa02 f606 	lsl.w	r6, r2, r6
 800e638:	421e      	tst	r6, r3
 800e63a:	d13a      	bne.n	800e6b2 <__gethex+0x3fe>
 800e63c:	f045 0520 	orr.w	r5, r5, #32
 800e640:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e642:	601c      	str	r4, [r3, #0]
 800e644:	9b02      	ldr	r3, [sp, #8]
 800e646:	601f      	str	r7, [r3, #0]
 800e648:	e6b0      	b.n	800e3ac <__gethex+0xf8>
 800e64a:	4299      	cmp	r1, r3
 800e64c:	f843 cc04 	str.w	ip, [r3, #-4]
 800e650:	d8d9      	bhi.n	800e606 <__gethex+0x352>
 800e652:	68a3      	ldr	r3, [r4, #8]
 800e654:	459b      	cmp	fp, r3
 800e656:	db17      	blt.n	800e688 <__gethex+0x3d4>
 800e658:	6861      	ldr	r1, [r4, #4]
 800e65a:	9801      	ldr	r0, [sp, #4]
 800e65c:	3101      	adds	r1, #1
 800e65e:	f7fd fabd 	bl	800bbdc <_Balloc>
 800e662:	4681      	mov	r9, r0
 800e664:	b918      	cbnz	r0, 800e66e <__gethex+0x3ba>
 800e666:	4602      	mov	r2, r0
 800e668:	2184      	movs	r1, #132	@ 0x84
 800e66a:	4b19      	ldr	r3, [pc, #100]	@ (800e6d0 <__gethex+0x41c>)
 800e66c:	e6c5      	b.n	800e3fa <__gethex+0x146>
 800e66e:	6922      	ldr	r2, [r4, #16]
 800e670:	f104 010c 	add.w	r1, r4, #12
 800e674:	3202      	adds	r2, #2
 800e676:	0092      	lsls	r2, r2, #2
 800e678:	300c      	adds	r0, #12
 800e67a:	f7fc fb3a 	bl	800acf2 <memcpy>
 800e67e:	4621      	mov	r1, r4
 800e680:	9801      	ldr	r0, [sp, #4]
 800e682:	f7fd faeb 	bl	800bc5c <_Bfree>
 800e686:	464c      	mov	r4, r9
 800e688:	6923      	ldr	r3, [r4, #16]
 800e68a:	1c5a      	adds	r2, r3, #1
 800e68c:	6122      	str	r2, [r4, #16]
 800e68e:	2201      	movs	r2, #1
 800e690:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e694:	615a      	str	r2, [r3, #20]
 800e696:	e7be      	b.n	800e616 <__gethex+0x362>
 800e698:	6922      	ldr	r2, [r4, #16]
 800e69a:	455a      	cmp	r2, fp
 800e69c:	dd0b      	ble.n	800e6b6 <__gethex+0x402>
 800e69e:	2101      	movs	r1, #1
 800e6a0:	4620      	mov	r0, r4
 800e6a2:	f7ff fd9f 	bl	800e1e4 <rshift>
 800e6a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e6aa:	3701      	adds	r7, #1
 800e6ac:	42bb      	cmp	r3, r7
 800e6ae:	f6ff aee0 	blt.w	800e472 <__gethex+0x1be>
 800e6b2:	2501      	movs	r5, #1
 800e6b4:	e7c2      	b.n	800e63c <__gethex+0x388>
 800e6b6:	f016 061f 	ands.w	r6, r6, #31
 800e6ba:	d0fa      	beq.n	800e6b2 <__gethex+0x3fe>
 800e6bc:	4453      	add	r3, sl
 800e6be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e6c2:	f7fd fb7d 	bl	800bdc0 <__hi0bits>
 800e6c6:	f1c6 0620 	rsb	r6, r6, #32
 800e6ca:	42b0      	cmp	r0, r6
 800e6cc:	dbe7      	blt.n	800e69e <__gethex+0x3ea>
 800e6ce:	e7f0      	b.n	800e6b2 <__gethex+0x3fe>
 800e6d0:	0800ede1 	.word	0x0800ede1

0800e6d4 <L_shift>:
 800e6d4:	f1c2 0208 	rsb	r2, r2, #8
 800e6d8:	0092      	lsls	r2, r2, #2
 800e6da:	b570      	push	{r4, r5, r6, lr}
 800e6dc:	f1c2 0620 	rsb	r6, r2, #32
 800e6e0:	6843      	ldr	r3, [r0, #4]
 800e6e2:	6804      	ldr	r4, [r0, #0]
 800e6e4:	fa03 f506 	lsl.w	r5, r3, r6
 800e6e8:	432c      	orrs	r4, r5
 800e6ea:	40d3      	lsrs	r3, r2
 800e6ec:	6004      	str	r4, [r0, #0]
 800e6ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800e6f2:	4288      	cmp	r0, r1
 800e6f4:	d3f4      	bcc.n	800e6e0 <L_shift+0xc>
 800e6f6:	bd70      	pop	{r4, r5, r6, pc}

0800e6f8 <__match>:
 800e6f8:	b530      	push	{r4, r5, lr}
 800e6fa:	6803      	ldr	r3, [r0, #0]
 800e6fc:	3301      	adds	r3, #1
 800e6fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e702:	b914      	cbnz	r4, 800e70a <__match+0x12>
 800e704:	6003      	str	r3, [r0, #0]
 800e706:	2001      	movs	r0, #1
 800e708:	bd30      	pop	{r4, r5, pc}
 800e70a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e70e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e712:	2d19      	cmp	r5, #25
 800e714:	bf98      	it	ls
 800e716:	3220      	addls	r2, #32
 800e718:	42a2      	cmp	r2, r4
 800e71a:	d0f0      	beq.n	800e6fe <__match+0x6>
 800e71c:	2000      	movs	r0, #0
 800e71e:	e7f3      	b.n	800e708 <__match+0x10>

0800e720 <__hexnan>:
 800e720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e724:	2500      	movs	r5, #0
 800e726:	680b      	ldr	r3, [r1, #0]
 800e728:	4682      	mov	sl, r0
 800e72a:	115e      	asrs	r6, r3, #5
 800e72c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e730:	f013 031f 	ands.w	r3, r3, #31
 800e734:	bf18      	it	ne
 800e736:	3604      	addne	r6, #4
 800e738:	1f37      	subs	r7, r6, #4
 800e73a:	4690      	mov	r8, r2
 800e73c:	46b9      	mov	r9, r7
 800e73e:	463c      	mov	r4, r7
 800e740:	46ab      	mov	fp, r5
 800e742:	b087      	sub	sp, #28
 800e744:	6801      	ldr	r1, [r0, #0]
 800e746:	9301      	str	r3, [sp, #4]
 800e748:	f846 5c04 	str.w	r5, [r6, #-4]
 800e74c:	9502      	str	r5, [sp, #8]
 800e74e:	784a      	ldrb	r2, [r1, #1]
 800e750:	1c4b      	adds	r3, r1, #1
 800e752:	9303      	str	r3, [sp, #12]
 800e754:	b342      	cbz	r2, 800e7a8 <__hexnan+0x88>
 800e756:	4610      	mov	r0, r2
 800e758:	9105      	str	r1, [sp, #20]
 800e75a:	9204      	str	r2, [sp, #16]
 800e75c:	f7ff fd95 	bl	800e28a <__hexdig_fun>
 800e760:	2800      	cmp	r0, #0
 800e762:	d151      	bne.n	800e808 <__hexnan+0xe8>
 800e764:	9a04      	ldr	r2, [sp, #16]
 800e766:	9905      	ldr	r1, [sp, #20]
 800e768:	2a20      	cmp	r2, #32
 800e76a:	d818      	bhi.n	800e79e <__hexnan+0x7e>
 800e76c:	9b02      	ldr	r3, [sp, #8]
 800e76e:	459b      	cmp	fp, r3
 800e770:	dd13      	ble.n	800e79a <__hexnan+0x7a>
 800e772:	454c      	cmp	r4, r9
 800e774:	d206      	bcs.n	800e784 <__hexnan+0x64>
 800e776:	2d07      	cmp	r5, #7
 800e778:	dc04      	bgt.n	800e784 <__hexnan+0x64>
 800e77a:	462a      	mov	r2, r5
 800e77c:	4649      	mov	r1, r9
 800e77e:	4620      	mov	r0, r4
 800e780:	f7ff ffa8 	bl	800e6d4 <L_shift>
 800e784:	4544      	cmp	r4, r8
 800e786:	d952      	bls.n	800e82e <__hexnan+0x10e>
 800e788:	2300      	movs	r3, #0
 800e78a:	f1a4 0904 	sub.w	r9, r4, #4
 800e78e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e792:	461d      	mov	r5, r3
 800e794:	464c      	mov	r4, r9
 800e796:	f8cd b008 	str.w	fp, [sp, #8]
 800e79a:	9903      	ldr	r1, [sp, #12]
 800e79c:	e7d7      	b.n	800e74e <__hexnan+0x2e>
 800e79e:	2a29      	cmp	r2, #41	@ 0x29
 800e7a0:	d157      	bne.n	800e852 <__hexnan+0x132>
 800e7a2:	3102      	adds	r1, #2
 800e7a4:	f8ca 1000 	str.w	r1, [sl]
 800e7a8:	f1bb 0f00 	cmp.w	fp, #0
 800e7ac:	d051      	beq.n	800e852 <__hexnan+0x132>
 800e7ae:	454c      	cmp	r4, r9
 800e7b0:	d206      	bcs.n	800e7c0 <__hexnan+0xa0>
 800e7b2:	2d07      	cmp	r5, #7
 800e7b4:	dc04      	bgt.n	800e7c0 <__hexnan+0xa0>
 800e7b6:	462a      	mov	r2, r5
 800e7b8:	4649      	mov	r1, r9
 800e7ba:	4620      	mov	r0, r4
 800e7bc:	f7ff ff8a 	bl	800e6d4 <L_shift>
 800e7c0:	4544      	cmp	r4, r8
 800e7c2:	d936      	bls.n	800e832 <__hexnan+0x112>
 800e7c4:	4623      	mov	r3, r4
 800e7c6:	f1a8 0204 	sub.w	r2, r8, #4
 800e7ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800e7ce:	429f      	cmp	r7, r3
 800e7d0:	f842 1f04 	str.w	r1, [r2, #4]!
 800e7d4:	d2f9      	bcs.n	800e7ca <__hexnan+0xaa>
 800e7d6:	1b3b      	subs	r3, r7, r4
 800e7d8:	f023 0303 	bic.w	r3, r3, #3
 800e7dc:	3304      	adds	r3, #4
 800e7de:	3401      	adds	r4, #1
 800e7e0:	3e03      	subs	r6, #3
 800e7e2:	42b4      	cmp	r4, r6
 800e7e4:	bf88      	it	hi
 800e7e6:	2304      	movhi	r3, #4
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	4443      	add	r3, r8
 800e7ec:	f843 2b04 	str.w	r2, [r3], #4
 800e7f0:	429f      	cmp	r7, r3
 800e7f2:	d2fb      	bcs.n	800e7ec <__hexnan+0xcc>
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	b91b      	cbnz	r3, 800e800 <__hexnan+0xe0>
 800e7f8:	4547      	cmp	r7, r8
 800e7fa:	d128      	bne.n	800e84e <__hexnan+0x12e>
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	603b      	str	r3, [r7, #0]
 800e800:	2005      	movs	r0, #5
 800e802:	b007      	add	sp, #28
 800e804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e808:	3501      	adds	r5, #1
 800e80a:	2d08      	cmp	r5, #8
 800e80c:	f10b 0b01 	add.w	fp, fp, #1
 800e810:	dd06      	ble.n	800e820 <__hexnan+0x100>
 800e812:	4544      	cmp	r4, r8
 800e814:	d9c1      	bls.n	800e79a <__hexnan+0x7a>
 800e816:	2300      	movs	r3, #0
 800e818:	2501      	movs	r5, #1
 800e81a:	f844 3c04 	str.w	r3, [r4, #-4]
 800e81e:	3c04      	subs	r4, #4
 800e820:	6822      	ldr	r2, [r4, #0]
 800e822:	f000 000f 	and.w	r0, r0, #15
 800e826:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e82a:	6020      	str	r0, [r4, #0]
 800e82c:	e7b5      	b.n	800e79a <__hexnan+0x7a>
 800e82e:	2508      	movs	r5, #8
 800e830:	e7b3      	b.n	800e79a <__hexnan+0x7a>
 800e832:	9b01      	ldr	r3, [sp, #4]
 800e834:	2b00      	cmp	r3, #0
 800e836:	d0dd      	beq.n	800e7f4 <__hexnan+0xd4>
 800e838:	f04f 32ff 	mov.w	r2, #4294967295
 800e83c:	f1c3 0320 	rsb	r3, r3, #32
 800e840:	40da      	lsrs	r2, r3
 800e842:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e846:	4013      	ands	r3, r2
 800e848:	f846 3c04 	str.w	r3, [r6, #-4]
 800e84c:	e7d2      	b.n	800e7f4 <__hexnan+0xd4>
 800e84e:	3f04      	subs	r7, #4
 800e850:	e7d0      	b.n	800e7f4 <__hexnan+0xd4>
 800e852:	2004      	movs	r0, #4
 800e854:	e7d5      	b.n	800e802 <__hexnan+0xe2>

0800e856 <__ascii_mbtowc>:
 800e856:	b082      	sub	sp, #8
 800e858:	b901      	cbnz	r1, 800e85c <__ascii_mbtowc+0x6>
 800e85a:	a901      	add	r1, sp, #4
 800e85c:	b142      	cbz	r2, 800e870 <__ascii_mbtowc+0x1a>
 800e85e:	b14b      	cbz	r3, 800e874 <__ascii_mbtowc+0x1e>
 800e860:	7813      	ldrb	r3, [r2, #0]
 800e862:	600b      	str	r3, [r1, #0]
 800e864:	7812      	ldrb	r2, [r2, #0]
 800e866:	1e10      	subs	r0, r2, #0
 800e868:	bf18      	it	ne
 800e86a:	2001      	movne	r0, #1
 800e86c:	b002      	add	sp, #8
 800e86e:	4770      	bx	lr
 800e870:	4610      	mov	r0, r2
 800e872:	e7fb      	b.n	800e86c <__ascii_mbtowc+0x16>
 800e874:	f06f 0001 	mvn.w	r0, #1
 800e878:	e7f8      	b.n	800e86c <__ascii_mbtowc+0x16>

0800e87a <_realloc_r>:
 800e87a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e87e:	4607      	mov	r7, r0
 800e880:	4614      	mov	r4, r2
 800e882:	460d      	mov	r5, r1
 800e884:	b921      	cbnz	r1, 800e890 <_realloc_r+0x16>
 800e886:	4611      	mov	r1, r2
 800e888:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e88c:	f7fd b91a 	b.w	800bac4 <_malloc_r>
 800e890:	b92a      	cbnz	r2, 800e89e <_realloc_r+0x24>
 800e892:	f7fd f8a5 	bl	800b9e0 <_free_r>
 800e896:	4625      	mov	r5, r4
 800e898:	4628      	mov	r0, r5
 800e89a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e89e:	f000 f898 	bl	800e9d2 <_malloc_usable_size_r>
 800e8a2:	4284      	cmp	r4, r0
 800e8a4:	4606      	mov	r6, r0
 800e8a6:	d802      	bhi.n	800e8ae <_realloc_r+0x34>
 800e8a8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e8ac:	d8f4      	bhi.n	800e898 <_realloc_r+0x1e>
 800e8ae:	4621      	mov	r1, r4
 800e8b0:	4638      	mov	r0, r7
 800e8b2:	f7fd f907 	bl	800bac4 <_malloc_r>
 800e8b6:	4680      	mov	r8, r0
 800e8b8:	b908      	cbnz	r0, 800e8be <_realloc_r+0x44>
 800e8ba:	4645      	mov	r5, r8
 800e8bc:	e7ec      	b.n	800e898 <_realloc_r+0x1e>
 800e8be:	42b4      	cmp	r4, r6
 800e8c0:	4622      	mov	r2, r4
 800e8c2:	4629      	mov	r1, r5
 800e8c4:	bf28      	it	cs
 800e8c6:	4632      	movcs	r2, r6
 800e8c8:	f7fc fa13 	bl	800acf2 <memcpy>
 800e8cc:	4629      	mov	r1, r5
 800e8ce:	4638      	mov	r0, r7
 800e8d0:	f7fd f886 	bl	800b9e0 <_free_r>
 800e8d4:	e7f1      	b.n	800e8ba <_realloc_r+0x40>
	...

0800e8d8 <_strtoul_l.isra.0>:
 800e8d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e8dc:	4686      	mov	lr, r0
 800e8de:	460d      	mov	r5, r1
 800e8e0:	4e33      	ldr	r6, [pc, #204]	@ (800e9b0 <_strtoul_l.isra.0+0xd8>)
 800e8e2:	4628      	mov	r0, r5
 800e8e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8e8:	5d37      	ldrb	r7, [r6, r4]
 800e8ea:	f017 0708 	ands.w	r7, r7, #8
 800e8ee:	d1f8      	bne.n	800e8e2 <_strtoul_l.isra.0+0xa>
 800e8f0:	2c2d      	cmp	r4, #45	@ 0x2d
 800e8f2:	d110      	bne.n	800e916 <_strtoul_l.isra.0+0x3e>
 800e8f4:	2701      	movs	r7, #1
 800e8f6:	782c      	ldrb	r4, [r5, #0]
 800e8f8:	1c85      	adds	r5, r0, #2
 800e8fa:	f033 0010 	bics.w	r0, r3, #16
 800e8fe:	d115      	bne.n	800e92c <_strtoul_l.isra.0+0x54>
 800e900:	2c30      	cmp	r4, #48	@ 0x30
 800e902:	d10d      	bne.n	800e920 <_strtoul_l.isra.0+0x48>
 800e904:	7828      	ldrb	r0, [r5, #0]
 800e906:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e90a:	2858      	cmp	r0, #88	@ 0x58
 800e90c:	d108      	bne.n	800e920 <_strtoul_l.isra.0+0x48>
 800e90e:	786c      	ldrb	r4, [r5, #1]
 800e910:	3502      	adds	r5, #2
 800e912:	2310      	movs	r3, #16
 800e914:	e00a      	b.n	800e92c <_strtoul_l.isra.0+0x54>
 800e916:	2c2b      	cmp	r4, #43	@ 0x2b
 800e918:	bf04      	itt	eq
 800e91a:	782c      	ldrbeq	r4, [r5, #0]
 800e91c:	1c85      	addeq	r5, r0, #2
 800e91e:	e7ec      	b.n	800e8fa <_strtoul_l.isra.0+0x22>
 800e920:	2b00      	cmp	r3, #0
 800e922:	d1f6      	bne.n	800e912 <_strtoul_l.isra.0+0x3a>
 800e924:	2c30      	cmp	r4, #48	@ 0x30
 800e926:	bf14      	ite	ne
 800e928:	230a      	movne	r3, #10
 800e92a:	2308      	moveq	r3, #8
 800e92c:	f04f 38ff 	mov.w	r8, #4294967295
 800e930:	fbb8 f8f3 	udiv	r8, r8, r3
 800e934:	2600      	movs	r6, #0
 800e936:	fb03 f908 	mul.w	r9, r3, r8
 800e93a:	4630      	mov	r0, r6
 800e93c:	ea6f 0909 	mvn.w	r9, r9
 800e940:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e944:	f1bc 0f09 	cmp.w	ip, #9
 800e948:	d810      	bhi.n	800e96c <_strtoul_l.isra.0+0x94>
 800e94a:	4664      	mov	r4, ip
 800e94c:	42a3      	cmp	r3, r4
 800e94e:	dd1e      	ble.n	800e98e <_strtoul_l.isra.0+0xb6>
 800e950:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e954:	d007      	beq.n	800e966 <_strtoul_l.isra.0+0x8e>
 800e956:	4580      	cmp	r8, r0
 800e958:	d316      	bcc.n	800e988 <_strtoul_l.isra.0+0xb0>
 800e95a:	d101      	bne.n	800e960 <_strtoul_l.isra.0+0x88>
 800e95c:	45a1      	cmp	r9, r4
 800e95e:	db13      	blt.n	800e988 <_strtoul_l.isra.0+0xb0>
 800e960:	2601      	movs	r6, #1
 800e962:	fb00 4003 	mla	r0, r0, r3, r4
 800e966:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e96a:	e7e9      	b.n	800e940 <_strtoul_l.isra.0+0x68>
 800e96c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e970:	f1bc 0f19 	cmp.w	ip, #25
 800e974:	d801      	bhi.n	800e97a <_strtoul_l.isra.0+0xa2>
 800e976:	3c37      	subs	r4, #55	@ 0x37
 800e978:	e7e8      	b.n	800e94c <_strtoul_l.isra.0+0x74>
 800e97a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e97e:	f1bc 0f19 	cmp.w	ip, #25
 800e982:	d804      	bhi.n	800e98e <_strtoul_l.isra.0+0xb6>
 800e984:	3c57      	subs	r4, #87	@ 0x57
 800e986:	e7e1      	b.n	800e94c <_strtoul_l.isra.0+0x74>
 800e988:	f04f 36ff 	mov.w	r6, #4294967295
 800e98c:	e7eb      	b.n	800e966 <_strtoul_l.isra.0+0x8e>
 800e98e:	1c73      	adds	r3, r6, #1
 800e990:	d106      	bne.n	800e9a0 <_strtoul_l.isra.0+0xc8>
 800e992:	2322      	movs	r3, #34	@ 0x22
 800e994:	4630      	mov	r0, r6
 800e996:	f8ce 3000 	str.w	r3, [lr]
 800e99a:	b932      	cbnz	r2, 800e9aa <_strtoul_l.isra.0+0xd2>
 800e99c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e9a0:	b107      	cbz	r7, 800e9a4 <_strtoul_l.isra.0+0xcc>
 800e9a2:	4240      	negs	r0, r0
 800e9a4:	2a00      	cmp	r2, #0
 800e9a6:	d0f9      	beq.n	800e99c <_strtoul_l.isra.0+0xc4>
 800e9a8:	b106      	cbz	r6, 800e9ac <_strtoul_l.isra.0+0xd4>
 800e9aa:	1e69      	subs	r1, r5, #1
 800e9ac:	6011      	str	r1, [r2, #0]
 800e9ae:	e7f5      	b.n	800e99c <_strtoul_l.isra.0+0xc4>
 800e9b0:	0800f031 	.word	0x0800f031

0800e9b4 <_strtoul_r>:
 800e9b4:	f7ff bf90 	b.w	800e8d8 <_strtoul_l.isra.0>

0800e9b8 <__ascii_wctomb>:
 800e9b8:	4603      	mov	r3, r0
 800e9ba:	4608      	mov	r0, r1
 800e9bc:	b141      	cbz	r1, 800e9d0 <__ascii_wctomb+0x18>
 800e9be:	2aff      	cmp	r2, #255	@ 0xff
 800e9c0:	d904      	bls.n	800e9cc <__ascii_wctomb+0x14>
 800e9c2:	228a      	movs	r2, #138	@ 0x8a
 800e9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9c8:	601a      	str	r2, [r3, #0]
 800e9ca:	4770      	bx	lr
 800e9cc:	2001      	movs	r0, #1
 800e9ce:	700a      	strb	r2, [r1, #0]
 800e9d0:	4770      	bx	lr

0800e9d2 <_malloc_usable_size_r>:
 800e9d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9d6:	1f18      	subs	r0, r3, #4
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	bfbc      	itt	lt
 800e9dc:	580b      	ldrlt	r3, [r1, r0]
 800e9de:	18c0      	addlt	r0, r0, r3
 800e9e0:	4770      	bx	lr
	...

0800e9e4 <_init>:
 800e9e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9e6:	bf00      	nop
 800e9e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ea:	bc08      	pop	{r3}
 800e9ec:	469e      	mov	lr, r3
 800e9ee:	4770      	bx	lr

0800e9f0 <_fini>:
 800e9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9f2:	bf00      	nop
 800e9f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9f6:	bc08      	pop	{r3}
 800e9f8:	469e      	mov	lr, r3
 800e9fa:	4770      	bx	lr
