
*** Running vivado
    with args -log mul_64bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mul_64bit.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mul_64bit.tcl -notrace
Command: synth_design -top mul_64bit -part xc7s50csga324-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 444.758 ; gain = 101.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mul_64bit' [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/synth/mul_64bit.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/synth/mul_64bit.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/synth/mul_64bit.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 63 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 126 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 2 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 101100001010001111101000010110101001100100101010111111100101101 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_14' declared at 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_14' [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/synth/mul_64bit.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'mul_64bit' (9#1) [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/synth/mul_64bit.vhd:67]
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port ADD
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port CE
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port ADD_IN_CE
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port ROM_CE
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port CLK
WARNING: [Synth 8-3331] design ccm_scaled_adder has unconnected port SCLR
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port ADD
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port ADD_IN_CE
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port ROM_CE
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized0 has unconnected port ADD
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized0 has unconnected port ADD_IN_CE
WARNING: [Synth 8-3331] design ccm_scaled_adder__parameterized0 has unconnected port ROM_CE
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[66]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[65]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[64]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[63]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[62]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[61]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[60]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[59]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[58]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[57]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[56]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[55]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[54]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[53]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[52]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[51]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[50]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[49]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[48]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[47]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[46]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[45]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[44]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[43]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[42]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[41]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[40]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[39]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[38]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[37]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[36]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[35]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[34]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[33]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[32]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[31]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[30]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[29]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[28]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[27]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[26]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[25]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[24]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[23]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[22]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[21]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[20]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[19]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[18]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[17]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[16]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[15]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[14]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[13]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[12]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[11]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[10]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[9]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[8]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[7]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[6]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[5]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[4]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[3]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[2]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[1]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port D[0]
WARNING: [Synth 8-3331] design ccm_dist_mem__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[5]
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[4]
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[3]
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[2]
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[1]
WARNING: [Synth 8-3331] design ccm_syncmem__parameterized0 has unconnected port ADDR_B0[0]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[68]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[67]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[66]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[65]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[64]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[63]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[62]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[61]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[60]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[59]
WARNING: [Synth 8-3331] design ccm_dist_mem has unconnected port D[58]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 527.258 ; gain = 184.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 527.258 ; gain = 184.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 527.258 ; gain = 184.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/mul_64bit_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.ip/mul_64bit/mul_64bit_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mul_64bit_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mul_64bit_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 834.266 ; gain = 1.316
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mul_64bit_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ROM". This will be implemented in logic
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[0]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[1]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[2]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[3]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[5]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[6]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[7]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[8]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[12]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[13]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[14]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[15]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[19]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[21]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[63]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[22]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[24]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[39]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[64]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[40]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[65]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[41]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[66]'
INFO: [Synth 8-3886] merging instance 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[42]' (FDR) to 'U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[10].use_dist_ram.dg1.dmem/sp_mem.dist_mem.dmg0/has_q.O_reg[59]'
INFO: [Synth 8-3332] Sequential element (gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[67]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[1].sa2/a1g[1].has_reg.o_tmp_reg[80]) is unused and will be removed from module mult_gen_v12_0_14_viv.
INFO: [Synth 8-3332] Sequential element (gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[1].sa2/a1g[1].has_reg.o_tmp_reg[79]) is unused and will be removed from module mult_gen_v12_0_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 834.266 ; gain = 491.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   190|
|2     |LUT2   |   651|
|3     |LUT3   |     3|
|4     |LUT4   |    49|
|5     |LUT5   |    10|
|6     |LUT6   |   640|
|7     |SRL16E |     6|
|8     |FDRE   |  1109|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 840.020 ; gain = 190.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 840.020 ; gain = 497.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 851.645 ; gain = 520.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen/KeyGen.runs/mul_64bit_synth_1/mul_64bit.dcp' has been generated.
