tcas	p1	Prop1-ROR-0-3-ROR-0-6	TRUE	2	MINIMAL_EXISTS_UKNOWN	22	2108.531	2101.637	2069.477	32.16	76	76	27.229	0.423	p1 = (((alim_res_s = 640) xor (alim_res_s = 500)) xor ((alim_res_s = 400) xor (alim_res_s = 740)));
tcas	p1	Prop1-LOR-0--1-LOR-0-2	TRUE	2	MINIMAL_EXISTS_UKNOWN	14	1843.269	1835.336	1804.38	30.956	75	75	24.058	0.412	p1 = (((alim_res_s <= 740) and (alim_res_s >= 400)) and ((result_alt_sep_test_s > 2) xor (result_alt_sep_test_s >= 0)));
tcas	p1	Prop1-ROR-1-0-ROR-1-5	TRUE	1	TRUE_FOR_MAX_STEPS	3	24.767	24.631	13.27	11.361	19	19	0.698	0.597	p1 = (((alim_res_s <= Up_Separation_s) => (Down_Separation_s < Up_Separation_s)) => (result_alt_sep_test_s <> 2));
tcas	p1	Prop1-ROR-3-9-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	2	6.249	6.233	2.812	3.421	6	6	0.468	0.57	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s = 401)) => false);
tcas	p1	Prop1-ROR-2-1-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	5	10.285	10.25	4.921	5.329	10	10	0.492	0.532	p1 = (((alim_res_s < 400) and (Down_Separation_s < alim_res_s)) => false);
tcas	p1	Prop1-ROR-1-5-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	5	38.688	38.251	21.759	16.492	28	28	0.777	0.589	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p1	Prop1-ROR-2-3-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	2	7.26	7.235	3.414	3.821	7	7	0.487	0.545	p1 = (((alim_res_s = 401) and (Down_Separation_s < alim_res_s)) => false);
tcas	p1	Prop1-ROR-0-2-ROR-0-7	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	1841.669	1836.812	1802.401	34.411	58	58	31.075	0.593	p1 = (((alim_res_s = 640) xor (alim_res_s = 740)) xor ((alim_res_s = 500) xor (alim_res_s = 400)));
tcas	p1	Prop1-LOR-0-4-ROR-0-0	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	1233.991	1229.576	1193.491	36.085	49	49	24.356	0.736	p1 = (((result_alt_sep_test_s >= 0) xor (result_alt_sep_test_s > 2)) and ((alim_res_s > 499) xor (alim_res_s = 400)));
tcas	p1	Prop1-ROR-1-6-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	5	52.707	52.032	30.618	21.414	28	28	1.093	0.764	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p1	Prop1-ROR-2-2-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	5	13.908	13.869	6.537	7.332	10	10	0.653	0.733	p1 = (((alim_res_s < 400) and (Down_Separation_s < alim_res_s)) => false);
tcas	p1	Prop1-LOR-0-3-ROR-0-13	TRUE	2	MINIMAL_EXISTS_UKNOWN	12	2746.162	2736.577	2683.171	53.406	71	71	37.791	0.752	p1 = (((alim_res_s = 400) xor (alim_res_s >= 500)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p1	Prop1-LOR-0-1-ROR-0-0	TRUE	2	MINIMAL_EXISTS_UKNOWN	22	3336.701	3329.244	3272.258	56.986	76	76	43.056	0.749	p1 = (((alim_res_s = 640) xor (alim_res_s = 500)) xor ((alim_res_s = 400) xor (alim_res_s = 740)));
tcas	p1	Prop1-LOR-0-0-LOR-0-2	TRUE	2	MINIMAL_EXISTS_UKNOWN	56	2425.806	2414.392	2327.443	86.949	107	107	21.751	0.812	p1 = (((alim_res_s < 641) xor (alim_res_s = 740)) and ((alim_res_s >= 400) and (result_alt_sep_test_s <= 2)));
tcas	p1	Prop1-LOR-1-1-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	23	62.624	61.772	36.563	25.209	40	40	0.914	0.63	p1 = (((alim_res_s < 500) xor (alim_res_s = 400)) => false);
tcas	p1	Prop1-LOR-0--1-LOR-0-3	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	2379.898	2372.995	2320.992	52.003	58	58	40.017	0.896	p1 = (((alim_res_s = 640) xor (alim_res_s = 740)) xor ((alim_res_s = 500) xor (alim_res_s = 400)));
tcas	p1	Prop1-LOR-0-1-LOR-0-3	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	2405.507	2397.939	2341.168	56.771	58	58	40.364	0.978	p1 = (((alim_res_s = 640) xor (alim_res_s = 740)) xor ((alim_res_s = 500) xor (alim_res_s = 400)));
tcas	p1	Prop1-LOR-0-0-LOR-0-4	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	2460.499	2454.156	2410.026	44.13	58	58	41.552	0.76	p1 = (((alim_res_s > 639) xor (alim_res_s = 500)) xor ((result_alt_sep_test_s <= 2) and (alim_res_s = 400)));
tcas	p1	Prop1-ROR-1--1-ROR-1-7	TRUE	1	TRUE_FOR_MAX_STEPS	7	39.882	39.618	22.132	17.486	25	25	0.885	0.699	p1 = (((Down_Separation_s < Up_Separation_s) or (alim_res_s <= 399)) => (result_alt_sep_test_s <> 2));
tcas	p1	Prop1-ROR-1-4-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	100	199.855	195.296	114.958	80.338	122	122	0.942	0.658	p1 = (((alim_res_s = 400) xor (alim_res_s <= 499)) => false);
tcas	p1	Prop1-ROR-2-1-ROR-3-5	TRUE	0	MINIMAL_MAX_LOOP_REACHED	3	65.633	64.674	34.095	30.579	41	42	0.831	0.728	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= Down_Separation_s)) => (result_alt_sep_test_s <> 2));
tcas	p1	Prop1-ROR-3-7-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	3	9.166	9.143	4.117	5.026	7	7	0.588	0.718	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= 399)) => false);
tcas	p1	Prop1-LOR-0-2-ROR-0-13	TRUE	2	MINIMAL_EXISTS_UKNOWN	14	2908.981	2898.728	2845.188	53.54	75	75	37.935	0.713	p1 = (((alim_res_s <= 399) xor (alim_res_s <= 740)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p1	Prop1-ROR-0-0-ROR-0-11	TRUE	2	TRUE_FOR_MAX_STEPS	11	1636.008	1630.747	1591.094	39.653	57	57	27.913	0.695	p1 = (((result_alt_sep_test_s <= 2) xor (result_alt_sep_test_s < 0)) and ((alim_res_s = 400) xor (alim_res_s >= 500)));
tcas	p1	Prop1-LOR-1-0-ROR-4-4	TRUE	0	TRUE_FOR_MAX_STEPS	6	32.445	32.176	17.611	14.565	20	20	0.88	0.728	p1 = (((alim_res_s = 400) xor (alim_res_s < 500)) => false);
tcas	p1	Prop1-LOR-1-0-ROR-1-0	TRUE	1	TRUE_FOR_MAX_STEPS	3	27.899	27.747	14.978	12.769	18	18	0.832	0.709	p1 = (((alim_res_s <= Down_Separation_s) => (alim_res_s = 502)) => (result_alt_sep_test_s <> 2));
tcas	p1	Prop1-ROR-3-9-ROR-4-10	TRUE	0	TRUE_FOR_MAX_STEPS	2	8.055	8.034	3.816	4.218	6	6	0.636	0.703	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s < 400)) => false);
tcas	p1	Prop1-ROR-1-2-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	100	221.466	217.174	133.32	83.854	120	120	1.111	0.698	p1 = (((alim_res_s < 500) xor (alim_res_s = 400)) => false);
tcas	p2	Prop2-LOR-1--1-ROR-1-4	TRUE	1	TRUE_FOR_MAX_STEPS	3	19.656	19.485	10.306	9.179	17	17	0.606	0.539	p1 = (((alim_res_s <= Down_Separation_s) or (alim_res_s < 400)) => (result_alt_sep_test_s <> 1));
tcas	p2	Prop2-LOR-1-1-ROR-4-11	TRUE	0	MINIMAL_MAX_LOOP_REACHED	1	64.902	62.774	36.382	26.392	35	36	1.039	0.733	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-ROR-3-4-ROR-4-4	TRUE	0	TRUE_FOR_MAX_STEPS	3	18.625	18.559	8.466	10.093	11	11	0.769	0.917	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= 399)) => false);
tcas	p2	Prop2-LOR-0-0-ROR-0-12	TRUE	2	MINIMAL_EXISTS_UKNOWN	7	2599.289	2591.189	2545.701	45.488	70	70	36.367	0.649	p1 = (((alim_res_s = 640) xor (alim_res_s = 500)) xor ((alim_res_s = 400) or (alim_res_s = 740)));
tcas	p2	Prop2-LOR-1-1-ROR-4-6	TRUE	0	TRUE_FOR_MAX_STEPS	2	47.553	46.187	30.737	15.45	36	36	0.853	0.429	p1 = (((Up_Separation_s = Down_Separation_s) => (Up_Separation_s = Down_Separation_s)) => (result_alt_sep_test_s <= 2));
tcas	p2	Prop2-ROR-0-3-ROR-0-11	TRUE	2	MINIMAL_EXISTS_UKNOWN	4	1011.439	1006.358	982.659	23.699	57	57	17.239	0.415	p1 = (((alim_res_s = 400) xor (alim_res_s = 740)) xor ((alim_res_s = 500) xor (alim_res_s = 640)));
tcas	p2	Prop2-LOR-1-0-ROR-1-6	TRUE	1	TRUE_FOR_MAX_STEPS	303	331.439	322.508	188.913	133.595	319	319	0.592	0.418	p1 = (((Down_Separation_s < alim_res_s) => (alim_res_s > 740)) => (result_alt_sep_test_s <> 1));
tcas	p2	Prop2-LOR-1-1-ROR-1-0	TRUE	1	TRUE_FOR_MAX_STEPS	109	140.632	135.879	80.67	55.209	132	132	0.611	0.418	p1 = (((alim_res_s < 400) or (Down_Separation_s > 739)) => (result_alt_sep_test_s <> 1));
tcas	p2	Prop2-LOR-0--1-ROR-0-1	TRUE	2	MINIMAL_EXISTS_UKNOWN	11	2005.901	1997.991	1966.571	31.42	75	75	26.22	0.418	p1 = (((result_alt_sep_test_s <= 2) and (alim_res_s > 399)) and ((alim_res_s = 740) xor (alim_res_s < 641)));
tcas	p2	Prop2-LOR-0-2-ROR-0-0	TRUE	2	TRUE_FOR_MAX_STEPS	12	860.11	855.838	832.881	22.957	55	55	15.143	0.417	p1 = (((alim_res_s = 640) xor (alim_res_s = 500)) xor ((alim_res_s = 400) xor (alim_res_s = 740)));
tcas	p2	Prop2-LOR-1-1-ROR-4-2	TRUE	0	TRUE_FOR_MAX_STEPS	3	14.545	14.315	7.967	6.348	13	13	0.612	0.488	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-LOR-0-1-ROR-0-3	TRUE	2	TRUE_FOR_MAX_STEPS	5	927.48	922.547	899.372	23.175	55	55	16.352	0.421	p1 = (((alim_res_s > 399) xor (alim_res_s > 740)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p2	Prop2-ROR-3-7-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	3	6.477	6.441	3.322	3.119	7	7	0.474	0.445	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= 399)) => false);
tcas	p2	Prop2-ROR-3-6-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	3	10.253	10.168	5.234	4.934	11	11	0.475	0.448	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= 399)) => false);
tcas	p2	Prop2-ROR-1-0-ROR-4-11	TRUE	0	TRUE_FOR_MAX_STEPS	5	20.24	19.867	10.901	8.966	19	19	0.573	0.471	p1 = (((alim_res_s = 400) xor (alim_res_s <= 499)) => false);
tcas	p2	Prop2-ROR-0-1-ROR-0-8	TRUE	2	MINIMAL_EXISTS_UKNOWN	13	1594.683	1587.934	1559.739	28.195	68	68	22.937	0.414	p1 = (((alim_res_s <= 740) and (alim_res_s > 399)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p2	Prop2-ROR-1-3-ROR-4-8	TRUE	0	TRUE_FOR_MAX_STEPS	4	23.358	22.791	13.419	9.372	20	20	0.67	0.468	p1 = (((alim_res_s = 400) xor (alim_res_s <= 499)) => false);
tcas	p2	Prop2-ROR-0-0-ROR-0-10	TRUE	2	TRUE_FOR_MAX_STEPS	10	989.841	984.784	960.709	24.075	58	58	16.563	0.415	p1 = (((alim_res_s = 500) xor (alim_res_s = 640)) xor ((alim_res_s = 400) xor (alim_res_s = 740)));
tcas	p2	Prop2-ROR-1-6-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	2	39.648	38.726	26.533	12.193	29	29	0.914	0.42	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-LOR-1-1-ROR-4-1	TRUE	0	TRUE_FOR_MAX_STEPS	3	13.257	13.096	7.359	5.737	13	13	0.566	0.441	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-ROR-2-3-ROR-4-9	TRUE	0	TRUE_FOR_MAX_STEPS	2	5.568	5.535	2.916	2.619	6	6	0.486	0.436	p1 = (((alim_res_s < 400) and (Down_Separation_s >= alim_res_s)) => false);
tcas	p2	Prop2-LOR-0-3-ROR-0-8	TRUE	2	MINIMAL_EXISTS_UKNOWN	13	1582.044	1575.284	1546.789	28.495	68	68	22.746	0.419	p1 = (((alim_res_s <= 740) and (alim_res_s > 399)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p2	Prop2-ROR-1-2-ROR-1-8	TRUE	1	TRUE_FOR_MAX_STEPS	4	16.845	16.741	8.648	8.093	15	15	0.576	0.539	p1 = (((alim_res_s = 400) xor (alim_res_s < 500)) => (result_alt_sep_test_s <> 1));
tcas	p2	Prop2-LOR-1-1-ROR-4-8	TRUE	0	TRUE_FOR_MAX_STEPS	3	22.499	22.357	12.232	10.125	13	13	0.94	0.778	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-LOR-1-1-ROR-4-0	TRUE	0	TRUE_FOR_MAX_STEPS	2	57.46	56.811	32.993	23.818	25	25	1.319	0.952	p1 = (((Up_Separation_s = Down_Separation_s) => (Up_Separation_s = Down_Separation_s)) => (result_alt_sep_test_s >= 0));
tcas	p2	Prop2-LOR-0-3-ROR-0-13	TRUE	2	MINIMAL_EXISTS_UKNOWN	8	3970.574	3956.443	3890.045	66.398	81	81	48.025	0.819	p1 = (((result_alt_sep_test_s > 2) xor (result_alt_sep_test_s >= 0)) and ((alim_res_s <= 499) => (alim_res_s = 400)));
tcas	p2	Prop2-LOR-0-2-ROR-0-0	TRUE	2	TRUE_FOR_MAX_STEPS	12	1461.205	1455.746	1410.637	45.109	55	55	25.647	0.82	p1 = (((alim_res_s = 640) xor (alim_res_s = 500)) xor ((alim_res_s = 400) xor (alim_res_s = 740)));
tcas	p2	Prop2-LOR-0--1-LOR-0-2	TRUE	2	TRUE_FOR_MAX_STEPS	11	1640.437	1634.441	1589.217	45.224	57	57	27.881	0.793	p1 = (((result_alt_sep_test_s <= 2) xor (result_alt_sep_test_s < 0)) and ((alim_res_s = 400) xor (alim_res_s >= 500)));
tcas	p2	Prop2-ROR-2-2-ROR-4-11	TRUE	0	TRUE_FOR_MAX_STEPS	1	11.395	11.36	5.73	5.63	7	7	0.818	0.804	p1 = (((alim_res_s <= 399) and (Down_Separation_s >= alim_res_s)) => false);
tcas	p2	Prop2-LOR-0-4-ROR-0-0	TRUE	2	MINIMAL_EXISTS_UKNOWN	13	2284.559	2274.814	2219.978	54.836	68	68	32.646	0.806	p1 = (((alim_res_s <= 740) and (alim_res_s > 399)) and ((result_alt_sep_test_s < 0) xor (result_alt_sep_test_s <= 2)));
tcas	p2	Prop2-ROR-0-0-ROR-0-11	TRUE	2	MINIMAL_EXISTS_UKNOWN	14	2631.327	2620.467	2562.609	57.858	75	75	34.168	0.771	p1 = (((alim_res_s <= 740) and (alim_res_s >= 400)) and ((result_alt_sep_test_s > 2) xor (result_alt_sep_test_s >= 0)));
tcas	p4	Prop4-LOR-0-3-ROR-0-13	TRUE	2	MUTANT_TIME_OUT	10	3642.403	3626.929	3554.06	72.869	88	89	40.387	0.818	p1 = (((alim_res_s <= 740) xor (alim_res_s <= result_alt_sep_test_s)) and ((result_alt_sep_test_s <= 2) and (alim_res_s > 399)));
tcas	p4	Prop4-LOR-1-1-ROR-4-12	TRUE	0	MINIMAL_MAX_LOOP_REACHED	1	60.126	58.784	32.831	25.953	35	36	0.938	0.72	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p4	Prop4-LOR-1-1-ROR-4-2	TRUE	0	TRUE_FOR_MAX_STEPS	3	32.322	31.982	17.613	14.369	21	21	0.838	0.684	p1 = (((alim_res_s <= 499) xor (alim_res_s = 400)) => false);
tcas	p4	Prop4-ROR-1-0-ROR-1-4	TRUE	1	TRUE_FOR_MAX_STEPS	4	25.19	25.046	13.473	11.573	17	17	0.792	0.68	p1 = (((Up_Separation_s <= Down_Separation_s) => (Up_Separation_s < alim_res_s)) => (result_alt_sep_test_s <> 2));
tcas	p4	Prop4-ROR-2-0-ROR-4-11	TRUE	0	TRUE_FOR_MAX_STEPS	5	10.877	10.852	5.226	5.626	10	10	0.522	0.562	p1 = (((alim_res_s < 400) and (Down_Separation_s < alim_res_s)) => false);
tcas	p4	Prop4-ROR-1-3-ROR-1-8	TRUE	1	TRUE_FOR_MAX_STEPS	3	33.049	32.882	18.107	14.775	19	19	0.953	0.777	p1 = (((alim_res_s <= Up_Separation_s) => (Down_Separation_s < Up_Separation_s)) => (result_alt_sep_test_s <> 2));
tcas	p4	Prop4-ROR-2-1-ROR-4-11	TRUE	0	TRUE_FOR_MAX_STEPS	3	13.277	13.235	6.268	6.967	10	10	0.626	0.696	p1 = (((alim_res_s <= 399) and (Down_Separation_s < alim_res_s)) => false);
tcas	p4	Prop4-ROR-0-2-ROR-0-13	TRUE	2	MINIMAL_EXISTS_UKNOWN	13	2813.471	2799.257	2730.428	68.829	87	87	31.384	0.791	p1 = (((alim_res_s = 400) xor (alim_res_s > 499)) and ((result_alt_sep_test_s >= 0) xor (result_alt_sep_test_s > 2)));
tcas	p4	Prop4-ROR-3-8-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	1	6.242	6.225	3.113	3.112	5	5	0.622	0.622	p1 = (((Up_Separation_s >= alim_res_s) and (alim_res_s < 400)) => false);
tcas	p4	Prop4-LOR-0-0-ROR-0-8	TRUE	2	MUTANT_TIME_OUT	7	3666.657	3653.27	3594.414	58.856	85	86	42.287	0.684	p1 = (((result_alt_sep_test_s > 2) => (alim_res_s < 400)) and ((alim_res_s >= 500) xor (alim_res_s = 400)));
tcas	p4	Prop4-LOR-0-4-ROR-0-9	TRUE	2	MINIMAL_EXISTS_UKNOWN	13	2864.483	2849.005	2773.537	75.468	87	87	31.879	0.867	p1 = (((alim_res_s = 400) xor (alim_res_s > 499)) and ((result_alt_sep_test_s >= 0) xor (result_alt_sep_test_s > 2)));
tcas	p4	Prop4-LOR-0-2-ROR-0-3	TRUE	2	MINIMAL_EXISTS_UKNOWN	4	1345.16	1333.525	1276.322	57.203	72	72	17.726	0.794	p1 = (((alim_res_s = 500) xor (alim_res_s = 400)) xor ((alim_res_s = 740) xor (alim_res_s = 640)));
tcas	p4	Prop4-ROR-2-0-ROR-3-8	TRUE	0	MINIMAL_MAX_LOOP_REACHED	3	60.618	59.837	31.5	28.337	41	42	0.768	0.674	p1 = (((Up_Separation_s < alim_res_s) and (alim_res_s <= Down_Separation_s)) => (result_alt_sep_test_s <> 2));
tcas	p4	Prop4-LOR-1--1-ROR-1-3	TRUE	1	TRUE_FOR_MAX_STEPS	3	16.783	16.714	8.337	8.377	12	12	0.694	0.698	p1 = (((Up_Separation_s <= Down_Separation_s) => (Up_Separation_s < alim_res_s)) => (result_alt_sep_test_s <> 2));
tcas	p4	Prop4-ROR-1-4-ROR-4-7	TRUE	0	TRUE_FOR_MAX_STEPS	3	46.463	45.801	26.498	19.303	29	29	0.913	0.665	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p4	Prop4-LOR-0-2-ROR-0--1	TRUE	2	MUTANT_TIME_OUT	14	3850.208	3839.613	3784.524	55.089	72	73	52.562	0.754	p1 = (((alim_res_s = 400) xor (alim_res_s >= 409)) and ((result_alt_sep_test_s <= 2) and (alim_res_s <= 740)));
tcas	p4	Prop4-ROR-3-5-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	3	15.208	15.159	7.869	7.29	10	10	0.786	0.729	p1 = (((Up_Separation_s >= alim_res_s) and (alim_res_s < 400)) => false);
tcas	p4	Prop4-LOR-1-0-ROR-4-12	TRUE	0	TRUE_FOR_MAX_STEPS	5	26.484	26.265	14.687	11.578	18	18	0.815	0.643	p1 = (((alim_res_s <= 499) xor (alim_res_s = 400)) => false);
tcas	p4	Prop4-LOR-0-4-ROR-0-2	TRUE	2	MINIMAL_EXISTS_UKNOWN	9	3451.381	3436.183	3374.371	61.812	91	91	37.081	0.679	p1 = (((alim_res_s = 400) xor (alim_res_s >= 500)) and ((alim_res_s <= 740) and (result_alt_sep_test_s <= 2)));
tcas	p4	Prop4-ROR-1-0-ROR-4-8	TRUE	0	TRUE_FOR_MAX_STEPS	3	29.065	28.806	15.026	13.78	21	21	0.715	0.656	p1 = (((alim_res_s <= 499) xor (alim_res_s = 400)) => false);
tcas	p4	Prop4-ROR-2-2-ROR-4-13	TRUE	0	TRUE_FOR_MAX_STEPS	5	12.315	12.282	5.33	6.952	10	10	0.533	0.695	p1 = (((alim_res_s < 400) and (Down_Separation_s < alim_res_s)) => false);
tcas	p4	Prop4-LOR-1--1-LOR-4-1	TRUE	0	TRUE_FOR_MAX_STEPS	3	48.347	47.738	26.931	20.807	29	29	0.928	0.717	p1 = (true => (result_alt_sep_test_s >= 0));
tcas	p4	Prop4-ROR-0-4-ROR-0-13	TRUE	2	MINIMAL_EXISTS_UKNOWN	6	1320.596	1314.919	1274.673	40.246	53	53	24.05	0.759	p1 = (((alim_res_s = 400) xor (alim_res_s = 740)) xor ((alim_res_s = 500) xor (alim_res_s = 640)));
tcas	p4	Prop4-ROR-2-5-ROR-3-5	TRUE	0	MINIMAL_MAX_LOOP_REACHED	3	57.635	57.026	29.394	27.632	41	42	0.716	0.657	p1 = (((Up_Separation_s < alim_res_s) and (Down_Separation_s <= alim_res_s)) => (result_alt_sep_test_s <> 2));
tcas	p4	Prop4-LOR-0-3-ROR-0-11	TRUE	2	MINIMAL_EXISTS_UKNOWN	7	2116.444	2109.455	2067.701	41.754	62	62	33.35	0.673	p1 = (((alim_res_s > 499) xor (alim_res_s = 400)) and ((result_alt_sep_test_s > 2) xor (result_alt_sep_test_s >= 0)));
