
FYP_241.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082ec  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08008400  08008400  00009400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008868  08008868  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008868  08008868  00009868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008870  08008870  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008870  08008870  00009870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008874  08008874  00009874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008878  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  200001d4  08008a4c  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c8  08008a4c  0000a4c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001113b  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024b9  00000000  00000000  0001b338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011c0  00000000  00000000  0001d7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dfd  00000000  00000000  0001e9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194f4  00000000  00000000  0001f7b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000144a5  00000000  00000000  00038ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090936  00000000  00000000  0004d14e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dda84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dec  00000000  00000000  000ddac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000e38b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080083e4 	.word	0x080083e4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080083e4 	.word	0x080083e4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000b68:	b4b0      	push	{r4, r5, r7}
 8000b6a:	b08f      	sub	sp, #60	@ 0x3c
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000b70:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000b76:	2307      	movs	r3, #7
 8000b78:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000b82:	2301      	movs	r3, #1
 8000b84:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000b88:	23ff      	movs	r3, #255	@ 0xff
 8000b8a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 8000b8e:	2364      	movs	r3, #100	@ 0x64
 8000b90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000b94:	2308      	movs	r3, #8
 8000b96:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	461d      	mov	r5, r3
 8000b9c:	f107 040c 	add.w	r4, r7, #12
 8000ba0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ba2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ba4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ba8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000bac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	373c      	adds	r7, #60	@ 0x3c
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bcb0      	pop	{r4, r5, r7}
 8000bb8:	4770      	bx	lr

08000bba <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b084      	sub	sp, #16
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 f9ff 	bl	8000fca <LoRa_read>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	73bb      	strb	r3, [r7, #14]
	data = read;
 8000bd0:	7bbb      	ldrb	r3, [r7, #14]
 8000bd2:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d107      	bne.n	8000bea <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8000bda:	7bbb      	ldrb	r3, [r7, #14]
 8000bdc:	f023 0307 	bic.w	r3, r3, #7
 8000be0:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2200      	movs	r2, #0
 8000be6:	61da      	str	r2, [r3, #28]
 8000be8:	e03e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d10c      	bne.n	8000c0a <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000bf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000bf4:	f023 0307 	bic.w	r3, r3, #7
 8000bf8:	b25b      	sxtb	r3, r3
 8000bfa:	f043 0301 	orr.w	r3, r3, #1
 8000bfe:	b25b      	sxtb	r3, r3
 8000c00:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2201      	movs	r2, #1
 8000c06:	61da      	str	r2, [r3, #28]
 8000c08:	e02e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	2b03      	cmp	r3, #3
 8000c0e:	d10c      	bne.n	8000c2a <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000c10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c14:	f023 0307 	bic.w	r3, r3, #7
 8000c18:	b25b      	sxtb	r3, r3
 8000c1a:	f043 0303 	orr.w	r3, r3, #3
 8000c1e:	b25b      	sxtb	r3, r3
 8000c20:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2203      	movs	r2, #3
 8000c26:	61da      	str	r2, [r3, #28]
 8000c28:	e01e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	2b05      	cmp	r3, #5
 8000c2e:	d10c      	bne.n	8000c4a <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000c30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c34:	f023 0307 	bic.w	r3, r3, #7
 8000c38:	b25b      	sxtb	r3, r3
 8000c3a:	f043 0305 	orr.w	r3, r3, #5
 8000c3e:	b25b      	sxtb	r3, r3
 8000c40:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2205      	movs	r2, #5
 8000c46:	61da      	str	r2, [r3, #28]
 8000c48:	e00e      	b.n	8000c68 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	2b06      	cmp	r3, #6
 8000c4e:	d10b      	bne.n	8000c68 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000c50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c54:	f023 0307 	bic.w	r3, r3, #7
 8000c58:	b25b      	sxtb	r3, r3
 8000c5a:	f043 0306 	orr.w	r3, r3, #6
 8000c5e:	b25b      	sxtb	r3, r3
 8000c60:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2206      	movs	r2, #6
 8000c66:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000c68:	7bfb      	ldrb	r3, [r7, #15]
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	2101      	movs	r1, #1
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f000 f9c5 	bl	8000ffe <LoRa_write>
	//HAL_Delay(10);
}
 8000c74:	bf00      	nop
 8000c76:	3710      	adds	r7, #16
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	60f8      	str	r0, [r7, #12]
 8000c84:	60b9      	str	r1, [r7, #8]
 8000c86:	603b      	str	r3, [r7, #0]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	6818      	ldr	r0, [r3, #0]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	889b      	ldrh	r3, [r3, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	4619      	mov	r1, r3
 8000c98:	f001 fc80 	bl	800259c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	6998      	ldr	r0, [r3, #24]
 8000ca0:	88fa      	ldrh	r2, [r7, #6]
 8000ca2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ca6:	68b9      	ldr	r1, [r7, #8]
 8000ca8:	f003 fb1a 	bl	80042e0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cac:	bf00      	nop
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	699b      	ldr	r3, [r3, #24]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 ff1a 	bl	8004aec <HAL_SPI_GetState>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d1f7      	bne.n	8000cae <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	6998      	ldr	r0, [r3, #24]
 8000cc2:	8b3a      	ldrh	r2, [r7, #24]
 8000cc4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000cc8:	6839      	ldr	r1, [r7, #0]
 8000cca:	f003 fc4d 	bl	8004568 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000cce:	bf00      	nop
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f003 ff09 	bl	8004aec <HAL_SPI_GetState>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d1f7      	bne.n	8000cd0 <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	889b      	ldrh	r3, [r3, #4]
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4619      	mov	r1, r3
 8000cec:	f001 fc56 	bl	800259c <HAL_GPIO_WritePin>
}
 8000cf0:	bf00      	nop
 8000cf2:	3710      	adds	r7, #16
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	4613      	mov	r3, r2
 8000d06:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	6818      	ldr	r0, [r3, #0]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	889b      	ldrh	r3, [r3, #4]
 8000d10:	2200      	movs	r2, #0
 8000d12:	4619      	mov	r1, r3
 8000d14:	f001 fc42 	bl	800259c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	6998      	ldr	r0, [r3, #24]
 8000d1c:	88fa      	ldrh	r2, [r7, #6]
 8000d1e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d22:	68b9      	ldr	r1, [r7, #8]
 8000d24:	f003 fadc 	bl	80042e0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d28:	bf00      	nop
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	699b      	ldr	r3, [r3, #24]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f003 fedc 	bl	8004aec <HAL_SPI_GetState>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d1f7      	bne.n	8000d2a <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	6998      	ldr	r0, [r3, #24]
 8000d3e:	8b3a      	ldrh	r2, [r7, #24]
 8000d40:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000d44:	6839      	ldr	r1, [r7, #0]
 8000d46:	f003 facb 	bl	80042e0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000d4a:	bf00      	nop
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f003 fecb 	bl	8004aec <HAL_SPI_GetState>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d1f7      	bne.n	8000d4c <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	6818      	ldr	r0, [r3, #0]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	889b      	ldrh	r3, [r3, #4]
 8000d64:	2201      	movs	r2, #1
 8000d66:	4619      	mov	r1, r3
 8000d68:	f001 fc18 	bl	800259c <HAL_GPIO_WritePin>
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000d80:	2126      	movs	r1, #38	@ 0x26
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f000 f921 	bl	8000fca <LoRa_read>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	73bb      	strb	r3, [r7, #14]

	if(value)
 8000d8c:	78fb      	ldrb	r3, [r7, #3]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d004      	beq.n	8000d9c <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000d92:	7bbb      	ldrb	r3, [r7, #14]
 8000d94:	f043 0308 	orr.w	r3, r3, #8
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	e003      	b.n	8000da4 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	f023 0308 	bic.w	r3, r3, #8
 8000da2:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	461a      	mov	r2, r3
 8000da8:	2126      	movs	r1, #38	@ 0x26
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f000 f927 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000db0:	200a      	movs	r0, #10
 8000db2:	f001 f93d 	bl	8002030 <HAL_Delay>
}
 8000db6:	bf00      	nop
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b096      	sub	sp, #88	@ 0x58
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000dc8:	4a17      	ldr	r2, [pc, #92]	@ (8000e28 <LoRa_setAutoLDO+0x68>)
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	4611      	mov	r1, r2
 8000dd0:	2250      	movs	r2, #80	@ 0x50
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f005 fabf 	bl	8006356 <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000dde:	461a      	mov	r2, r3
 8000de0:	2301      	movs	r3, #1
 8000de2:	4093      	lsls	r3, r2
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff fb0d 	bl	8000404 <__aeabi_i2d>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000df0:	00db      	lsls	r3, r3, #3
 8000df2:	3358      	adds	r3, #88	@ 0x58
 8000df4:	443b      	add	r3, r7
 8000df6:	3b50      	subs	r3, #80	@ 0x50
 8000df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dfc:	f7ff fc96 	bl	800072c <__aeabi_ddiv>
 8000e00:	4602      	mov	r2, r0
 8000e02:	460b      	mov	r3, r1
 8000e04:	4610      	mov	r0, r2
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff fe16 	bl	8000a38 <__aeabi_d2iz>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b10      	cmp	r3, #16
 8000e10:	bfcc      	ite	gt
 8000e12:	2301      	movgt	r3, #1
 8000e14:	2300      	movle	r3, #0
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	4619      	mov	r1, r3
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ffaa 	bl	8000d74 <LoRa_setLowDaraRateOptimization>
}
 8000e20:	bf00      	nop
 8000e22:	3758      	adds	r7, #88	@ 0x58
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	08008400 	.word	0x08008400

08000e2c <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	04db      	lsls	r3, r3, #19
 8000e3a:	115b      	asrs	r3, r3, #5
 8000e3c:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	0c1b      	lsrs	r3, r3, #16
 8000e42:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000e44:	7afb      	ldrb	r3, [r7, #11]
 8000e46:	461a      	mov	r2, r3
 8000e48:	2106      	movs	r1, #6
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f000 f8d7 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e50:	2005      	movs	r0, #5
 8000e52:	f001 f8ed 	bl	8002030 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	0a1b      	lsrs	r3, r3, #8
 8000e5a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000e5c:	7afb      	ldrb	r3, [r7, #11]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2107      	movs	r1, #7
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f000 f8cb 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e68:	2005      	movs	r0, #5
 8000e6a:	f001 f8e1 	bl	8002030 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000e72:	7afb      	ldrb	r3, [r7, #11]
 8000e74:	461a      	mov	r2, r3
 8000e76:	2108      	movs	r1, #8
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f000 f8c0 	bl	8000ffe <LoRa_write>
	HAL_Delay(5);
 8000e7e:	2005      	movs	r0, #5
 8000e80:	f001 f8d6 	bl	8002030 <HAL_Delay>
}
 8000e84:	bf00      	nop
 8000e86:	3710      	adds	r7, #16
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	2b0c      	cmp	r3, #12
 8000e9a:	dd01      	ble.n	8000ea0 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	2b06      	cmp	r3, #6
 8000ea4:	dc01      	bgt.n	8000eaa <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000ea6:	2307      	movs	r3, #7
 8000ea8:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000eaa:	211e      	movs	r1, #30
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f88c 	bl	8000fca <LoRa_read>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000eb6:	200a      	movs	r0, #10
 8000eb8:	f001 f8ba 	bl	8002030 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	011b      	lsls	r3, r3, #4
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	7bfb      	ldrb	r3, [r7, #15]
 8000ec6:	f003 030f 	and.w	r3, r3, #15
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	4413      	add	r3, r2
 8000ece:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000ed0:	7bbb      	ldrb	r3, [r7, #14]
 8000ed2:	461a      	mov	r2, r3
 8000ed4:	211e      	movs	r1, #30
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f000 f891 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000edc:	200a      	movs	r0, #10
 8000ede:	f001 f8a7 	bl	8002030 <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff ff6c 	bl	8000dc0 <LoRa_setAutoLDO>
}
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
 8000ef8:	460b      	mov	r3, r1
 8000efa:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000efc:	78fb      	ldrb	r3, [r7, #3]
 8000efe:	461a      	mov	r2, r3
 8000f00:	2109      	movs	r1, #9
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f000 f87b 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000f08:	200a      	movs	r0, #10
 8000f0a:	f001 f891 	bl	8002030 <HAL_Delay>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	2b2c      	cmp	r3, #44	@ 0x2c
 8000f2c:	d801      	bhi.n	8000f32 <LoRa_setOCP+0x1a>
		current = 45;
 8000f2e:	232d      	movs	r3, #45	@ 0x2d
 8000f30:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000f32:	78fb      	ldrb	r3, [r7, #3]
 8000f34:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f36:	d901      	bls.n	8000f3c <LoRa_setOCP+0x24>
		current = 240;
 8000f38:	23f0      	movs	r3, #240	@ 0xf0
 8000f3a:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000f3c:	78fb      	ldrb	r3, [r7, #3]
 8000f3e:	2b78      	cmp	r3, #120	@ 0x78
 8000f40:	d809      	bhi.n	8000f56 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000f42:	78fb      	ldrb	r3, [r7, #3]
 8000f44:	3b2d      	subs	r3, #45	@ 0x2d
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <LoRa_setOCP+0x78>)
 8000f48:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4c:	1052      	asrs	r2, r2, #1
 8000f4e:	17db      	asrs	r3, r3, #31
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	73fb      	strb	r3, [r7, #15]
 8000f54:	e00b      	b.n	8000f6e <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000f56:	78fb      	ldrb	r3, [r7, #3]
 8000f58:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f5a:	d808      	bhi.n	8000f6e <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000f5c:	78fb      	ldrb	r3, [r7, #3]
 8000f5e:	331e      	adds	r3, #30
 8000f60:	4a0b      	ldr	r2, [pc, #44]	@ (8000f90 <LoRa_setOCP+0x78>)
 8000f62:	fb82 1203 	smull	r1, r2, r2, r3
 8000f66:	1092      	asrs	r2, r2, #2
 8000f68:	17db      	asrs	r3, r3, #31
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	3320      	adds	r3, #32
 8000f72:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	461a      	mov	r2, r3
 8000f78:	210b      	movs	r1, #11
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f000 f83f 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000f80:	200a      	movs	r0, #10
 8000f82:	f001 f855 	bl	8002030 <HAL_Delay>
}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	66666667 	.word	0x66666667

08000f94 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000f9c:	211e      	movs	r1, #30
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f813 	bl	8000fca <LoRa_read>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	f043 0307 	orr.w	r3, r3, #7
 8000fae:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8000fb0:	7bbb      	ldrb	r3, [r7, #14]
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	211e      	movs	r1, #30
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f000 f821 	bl	8000ffe <LoRa_write>
	HAL_Delay(10);
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f001 f837 	bl	8002030 <HAL_Delay>
}
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	b086      	sub	sp, #24
 8000fce:	af02      	add	r7, sp, #8
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	460b      	mov	r3, r1
 8000fd4:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000fe0:	f107 030f 	add.w	r3, r7, #15
 8000fe4:	f107 010e 	add.w	r1, r7, #14
 8000fe8:	2201      	movs	r2, #1
 8000fea:	9200      	str	r2, [sp, #0]
 8000fec:	2201      	movs	r2, #1
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff fe44 	bl	8000c7c <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8000ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af02      	add	r7, sp, #8
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	70fb      	strb	r3, [r7, #3]
 800100a:	4613      	mov	r3, r2
 800100c:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 800100e:	78fb      	ldrb	r3, [r7, #3]
 8001010:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001014:	b2db      	uxtb	r3, r3
 8001016:	73bb      	strb	r3, [r7, #14]
	data = value;
 8001018:	78bb      	ldrb	r3, [r7, #2]
 800101a:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800101c:	f107 030f 	add.w	r3, r7, #15
 8001020:	f107 010e 	add.w	r1, r7, #14
 8001024:	2201      	movs	r2, #1
 8001026:	9200      	str	r2, [sp, #0]
 8001028:	2201      	movs	r2, #1
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff fe64 	bl	8000cf8 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	461a      	mov	r2, r3
 8001044:	460b      	mov	r3, r1
 8001046:	72fb      	strb	r3, [r7, #11]
 8001048:	4613      	mov	r3, r2
 800104a:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 800104c:	7afb      	ldrb	r3, [r7, #11]
 800104e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001052:	b2db      	uxtb	r3, r3
 8001054:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	889b      	ldrh	r3, [r3, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	4619      	mov	r1, r3
 8001062:	f001 fa9b 	bl	800259c <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	6998      	ldr	r0, [r3, #24]
 800106a:	f107 0117 	add.w	r1, r7, #23
 800106e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001072:	2201      	movs	r2, #1
 8001074:	f003 f934 	bl	80042e0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001078:	bf00      	nop
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4618      	mov	r0, r3
 8001080:	f003 fd34 	bl	8004aec <HAL_SPI_GetState>
 8001084:	4603      	mov	r3, r0
 8001086:	2b01      	cmp	r3, #1
 8001088:	d1f7      	bne.n	800107a <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	6998      	ldr	r0, [r3, #24]
 800108e:	7abb      	ldrb	r3, [r7, #10]
 8001090:	b29a      	uxth	r2, r3
 8001092:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	f003 f922 	bl	80042e0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800109c:	bf00      	nop
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f003 fd22 	bl	8004aec <HAL_SPI_GetState>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d1f7      	bne.n	800109e <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6818      	ldr	r0, [r3, #0]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	889b      	ldrh	r3, [r3, #4]
 80010b6:	2201      	movs	r2, #1
 80010b8:	4619      	mov	r1, r3
 80010ba:	f001 fa6f 	bl	800259c <HAL_GPIO_WritePin>
}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]

	return 1;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr

080010da <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 80010da:	b580      	push	{r7, lr}
 80010dc:	b086      	sub	sp, #24
 80010de:	af00      	add	r7, sp, #0
 80010e0:	60f8      	str	r0, [r7, #12]
 80010e2:	60b9      	str	r1, [r7, #8]
 80010e4:	4611      	mov	r1, r2
 80010e6:	461a      	mov	r2, r3
 80010e8:	460b      	mov	r3, r1
 80010ea:	71fb      	strb	r3, [r7, #7]
 80010ec:	4613      	mov	r3, r2
 80010ee:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	69db      	ldr	r3, [r3, #28]
 80010f4:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 80010f6:	2101      	movs	r1, #1
 80010f8:	68f8      	ldr	r0, [r7, #12]
 80010fa:	f7ff fd5e 	bl	8000bba <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 80010fe:	210e      	movs	r1, #14
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f7ff ff62 	bl	8000fca <LoRa_read>
 8001106:	4603      	mov	r3, r0
 8001108:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800110a:	7cfb      	ldrb	r3, [r7, #19]
 800110c:	461a      	mov	r2, r3
 800110e:	210d      	movs	r1, #13
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f7ff ff74 	bl	8000ffe <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	461a      	mov	r2, r3
 800111a:	2122      	movs	r1, #34	@ 0x22
 800111c:	68f8      	ldr	r0, [r7, #12]
 800111e:	f7ff ff6e 	bl	8000ffe <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001122:	79fb      	ldrb	r3, [r7, #7]
 8001124:	68ba      	ldr	r2, [r7, #8]
 8001126:	2100      	movs	r1, #0
 8001128:	68f8      	ldr	r0, [r7, #12]
 800112a:	f7ff ff85 	bl	8001038 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 800112e:	2103      	movs	r1, #3
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f7ff fd42 	bl	8000bba <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001136:	2112      	movs	r1, #18
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f7ff ff46 	bl	8000fca <LoRa_read>
 800113e:	4603      	mov	r3, r0
 8001140:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 8001142:	7cfb      	ldrb	r3, [r7, #19]
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00a      	beq.n	8001162 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800114c:	22ff      	movs	r2, #255	@ 0xff
 800114e:	2112      	movs	r1, #18
 8001150:	68f8      	ldr	r0, [r7, #12]
 8001152:	f7ff ff54 	bl	8000ffe <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 8001156:	6979      	ldr	r1, [r7, #20]
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f7ff fd2e 	bl	8000bba <LoRa_gotoMode>
			return 1;
 800115e:	2301      	movs	r3, #1
 8001160:	e00f      	b.n	8001182 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	3b01      	subs	r3, #1
 8001166:	80bb      	strh	r3, [r7, #4]
 8001168:	88bb      	ldrh	r3, [r7, #4]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d105      	bne.n	800117a <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 800116e:	6979      	ldr	r1, [r7, #20]
 8001170:	68f8      	ldr	r0, [r7, #12]
 8001172:	f7ff fd22 	bl	8000bba <LoRa_gotoMode>
				return 0;
 8001176:	2300      	movs	r3, #0
 8001178:	e003      	b.n	8001182 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 800117a:	2001      	movs	r0, #1
 800117c:	f000 ff58 	bl	8002030 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001180:	e7d9      	b.n	8001136 <LoRa_transmit+0x5c>
	}
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8001192:	2105      	movs	r1, #5
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff fd10 	bl	8000bba <LoRa_gotoMode>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b084      	sub	sp, #16
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f7ff ff8b 	bl	80010c6 <LoRa_isvalid>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 8096 	beq.w	80012e4 <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80011b8:	2100      	movs	r1, #0
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f7ff fcfd 	bl	8000bba <LoRa_gotoMode>
			HAL_Delay(10);
 80011c0:	200a      	movs	r0, #10
 80011c2:	f000 ff35 	bl	8002030 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80011c6:	2101      	movs	r1, #1
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff fefe 	bl	8000fca <LoRa_read>
 80011ce:	4603      	mov	r3, r0
 80011d0:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80011d2:	200a      	movs	r0, #10
 80011d4:	f000 ff2c 	bl	8002030 <HAL_Delay>
			data = read | 0x80;
 80011d8:	7bfb      	ldrb	r3, [r7, #15]
 80011da:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011de:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 80011e0:	7bbb      	ldrb	r3, [r7, #14]
 80011e2:	461a      	mov	r2, r3
 80011e4:	2101      	movs	r1, #1
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff09 	bl	8000ffe <LoRa_write>
			HAL_Delay(100);
 80011ec:	2064      	movs	r0, #100	@ 0x64
 80011ee:	f000 ff1f 	bl	8002030 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	4619      	mov	r1, r3
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff fe17 	bl	8000e2c <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001204:	4619      	mov	r1, r3
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff fe72 	bl	8000ef0 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001212:	4619      	mov	r1, r3
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f7ff fe7f 	bl	8000f18 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 800121a:	2223      	movs	r2, #35	@ 0x23
 800121c:	210c      	movs	r1, #12
 800121e:	6878      	ldr	r0, [r7, #4]
 8001220:	f7ff feed 	bl	8000ffe <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8001224:	6878      	ldr	r0, [r7, #4]
 8001226:	f7ff feb5 	bl	8000f94 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001230:	4619      	mov	r1, r3
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff fe2a 	bl	8000e8c <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8001238:	22ff      	movs	r2, #255	@ 0xff
 800123a:	211f      	movs	r1, #31
 800123c:	6878      	ldr	r0, [r7, #4]
 800123e:	f7ff fede 	bl	8000ffe <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800124c:	011b      	lsls	r3, r3, #4
 800124e:	b2da      	uxtb	r2, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	b2db      	uxtb	r3, r3
 800125a:	4413      	add	r3, r2
 800125c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 800125e:	7bbb      	ldrb	r3, [r7, #14]
 8001260:	461a      	mov	r2, r3
 8001262:	211d      	movs	r1, #29
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f7ff feca 	bl	8000ffe <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff fda8 	bl	8000dc0 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	461a      	mov	r2, r3
 800127c:	2120      	movs	r1, #32
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff febd 	bl	8000ffe <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001288:	b2db      	uxtb	r3, r3
 800128a:	461a      	mov	r2, r3
 800128c:	2121      	movs	r1, #33	@ 0x21
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff feb5 	bl	8000ffe <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8001294:	2140      	movs	r1, #64	@ 0x40
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe97 	bl	8000fca <LoRa_read>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80012a6:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80012a8:	7bbb      	ldrb	r3, [r7, #14]
 80012aa:	461a      	mov	r2, r3
 80012ac:	2140      	movs	r1, #64	@ 0x40
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff fea5 	bl	8000ffe <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80012b4:	2101      	movs	r1, #1
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff fc7f 	bl	8000bba <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2201      	movs	r2, #1
 80012c0:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80012c2:	200a      	movs	r0, #10
 80012c4:	f000 feb4 	bl	8002030 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80012c8:	2142      	movs	r1, #66	@ 0x42
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fe7d 	bl	8000fca <LoRa_read>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2b12      	cmp	r3, #18
 80012d8:	d101      	bne.n	80012de <LoRa_init+0x13c>
				return LORA_OK;
 80012da:	23c8      	movs	r3, #200	@ 0xc8
 80012dc:	e004      	b.n	80012e8 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 80012de:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 80012e2:	e001      	b.n	80012e8 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 80012e4:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <__io_putchar>:

float wind_speed = 0;
uint32_t wind_count = 0;
extern check;
int __io_putchar(int ch)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint8_t temp = ch;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart1, &temp, 1, HAL_MAX_DELAY);
 80012fe:	f107 010f 	add.w	r1, r7, #15
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	2201      	movs	r2, #1
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <__io_putchar+0x28>)
 800130a:	f004 f81b 	bl	8005344 <HAL_UART_Transmit>
  return ch;
 800130e:	687b      	ldr	r3, [r7, #4]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200002e4 	.word	0x200002e4
 800131c:	00000000 	.word	0x00000000

08001320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001320:	b5b0      	push	{r4, r5, r7, lr}
 8001322:	b0d4      	sub	sp, #336	@ 0x150
 8001324:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001326:	f000 fe21 	bl	8001f6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800132a:	f000 f927 	bl	800157c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800132e:	f000 fa3f 	bl	80017b0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001332:	f000 fa13 	bl	800175c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001336:	f000 f98b 	bl	8001650 <MX_SPI1_Init>
  MX_I2C1_Init();
 800133a:	f000 f95b 	bl	80015f4 <MX_I2C1_Init>
  MX_TIM1_Init();
 800133e:	f000 f9bd 	bl	80016bc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001342:	487d      	ldr	r0, [pc, #500]	@ (8001538 <main+0x218>)
 8001344:	f003 fd3a 	bl	8004dbc <HAL_TIM_Base_Start>
  hdc1080_init(&hi2c1,Temperature_Resolution_14_bit,Humidity_Resolution_14_bit);
 8001348:	2200      	movs	r2, #0
 800134a:	2100      	movs	r1, #0
 800134c:	487b      	ldr	r0, [pc, #492]	@ (800153c <main+0x21c>)
 800134e:	f000 fd50 	bl	8001df2 <hdc1080_init>
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 1);
 8001352:	2201      	movs	r2, #1
 8001354:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001358:	4879      	ldr	r0, [pc, #484]	@ (8001540 <main+0x220>)
 800135a:	f001 f91f 	bl	800259c <HAL_GPIO_WritePin>
  myLoRa = newLoRa();
 800135e:	4c79      	ldr	r4, [pc, #484]	@ (8001544 <main+0x224>)
 8001360:	463b      	mov	r3, r7
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fc00 	bl	8000b68 <newLoRa>
 8001368:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800136c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001370:	461d      	mov	r5, r3
 8001372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001374:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001376:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001378:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800137e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  myLoRa.CS_port         = NSS_GPIO_Port;
 8001382:	4b70      	ldr	r3, [pc, #448]	@ (8001544 <main+0x224>)
 8001384:	4a70      	ldr	r2, [pc, #448]	@ (8001548 <main+0x228>)
 8001386:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 8001388:	4b6e      	ldr	r3, [pc, #440]	@ (8001544 <main+0x224>)
 800138a:	2201      	movs	r2, #1
 800138c:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 800138e:	4b6d      	ldr	r3, [pc, #436]	@ (8001544 <main+0x224>)
 8001390:	4a6d      	ldr	r2, [pc, #436]	@ (8001548 <main+0x228>)
 8001392:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 8001394:	4b6b      	ldr	r3, [pc, #428]	@ (8001544 <main+0x224>)
 8001396:	2202      	movs	r2, #2
 8001398:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 800139a:	4b6a      	ldr	r3, [pc, #424]	@ (8001544 <main+0x224>)
 800139c:	4a6b      	ldr	r2, [pc, #428]	@ (800154c <main+0x22c>)
 800139e:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 80013a0:	4b68      	ldr	r3, [pc, #416]	@ (8001544 <main+0x224>)
 80013a2:	2210      	movs	r2, #16
 80013a4:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 80013a6:	4b67      	ldr	r3, [pc, #412]	@ (8001544 <main+0x224>)
 80013a8:	4a69      	ldr	r2, [pc, #420]	@ (8001550 <main+0x230>)
 80013aa:	619a      	str	r2, [r3, #24]


  myLoRa.frequency             = 433;             // default = 433 MHz
 80013ac:	4b65      	ldr	r3, [pc, #404]	@ (8001544 <main+0x224>)
 80013ae:	f240 12b1 	movw	r2, #433	@ 0x1b1
 80013b2:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;            // default = SF_7
 80013b4:	4b63      	ldr	r3, [pc, #396]	@ (8001544 <main+0x224>)
 80013b6:	2207      	movs	r2, #7
 80013b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  myLoRa.bandWidth             = BW_125KHz;       // default = BW_125KHz
 80013bc:	4b61      	ldr	r3, [pc, #388]	@ (8001544 <main+0x224>)
 80013be:	2207      	movs	r2, #7
 80013c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  myLoRa.crcRate               = CR_4_5;          // default = CR_4_5
 80013c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001544 <main+0x224>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  myLoRa.power                 = POWER_20db;      // default = 20db
 80013cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001544 <main+0x224>)
 80013ce:	22ff      	movs	r2, #255	@ 0xff
 80013d0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  myLoRa.overCurrentProtection = 100;             // default = 100 mA
 80013d4:	4b5b      	ldr	r3, [pc, #364]	@ (8001544 <main+0x224>)
 80013d6:	2264      	movs	r2, #100	@ 0x64
 80013d8:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  myLoRa.preamble              = 8;              // default = 8;
 80013dc:	4b59      	ldr	r3, [pc, #356]	@ (8001544 <main+0x224>)
 80013de:	2208      	movs	r2, #8
 80013e0:	851a      	strh	r2, [r3, #40]	@ 0x28


  if(LoRa_init(&myLoRa)==LORA_OK){
 80013e2:	4858      	ldr	r0, [pc, #352]	@ (8001544 <main+0x224>)
 80013e4:	f7ff fedd 	bl	80011a2 <LoRa_init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2bc8      	cmp	r3, #200	@ 0xc8
 80013ec:	d108      	bne.n	8001400 <main+0xe0>
	  LoRa_stat = 1;
 80013ee:	4b59      	ldr	r3, [pc, #356]	@ (8001554 <main+0x234>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 0);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013fa:	4851      	ldr	r0, [pc, #324]	@ (8001540 <main+0x220>)
 80013fc:	f001 f8ce 	bl	800259c <HAL_GPIO_WritePin>
  }

  LoRa_startReceiving(&myLoRa);
 8001400:	4850      	ldr	r0, [pc, #320]	@ (8001544 <main+0x224>)
 8001402:	f7ff fec2 	bl	800118a <LoRa_startReceiving>

  uint8_t TxBuffer[128];
  TxBuffer[0] = '2';
 8001406:	2332      	movs	r3, #50	@ 0x32
 8001408:	f887 30b0 	strb.w	r3, [r7, #176]	@ 0xb0
  TxBuffer[1] = '5';
 800140c:	2335      	movs	r3, #53	@ 0x35
 800140e:	f887 30b1 	strb.w	r3, [r7, #177]	@ 0xb1
  TxBuffer[2] = '&';
 8001412:	2326      	movs	r3, #38	@ 0x26
 8001414:	f887 30b2 	strb.w	r3, [r7, #178]	@ 0xb2
  TxBuffer[3] = '6';
 8001418:	2336      	movs	r3, #54	@ 0x36
 800141a:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  TxBuffer[4] = '7';
 800141e:	2337      	movs	r3, #55	@ 0x37
 8001420:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4


  uint8_t TxBuffer_1[128];
  TxBuffer_1[0] = 'H';
 8001424:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001428:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800142c:	2248      	movs	r2, #72	@ 0x48
 800142e:	701a      	strb	r2, [r3, #0]
  TxBuffer_1[1] = 'E';
 8001430:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001434:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001438:	2245      	movs	r2, #69	@ 0x45
 800143a:	705a      	strb	r2, [r3, #1]
  TxBuffer_1[2] = 'L';
 800143c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001440:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001444:	224c      	movs	r2, #76	@ 0x4c
 8001446:	709a      	strb	r2, [r3, #2]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(check == 1)
 8001448:	4b43      	ldr	r3, [pc, #268]	@ (8001558 <main+0x238>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d1fb      	bne.n	8001448 <main+0x128>
		{
			wind_speed = 0.48*wind_count;
 8001450:	4b42      	ldr	r3, [pc, #264]	@ (800155c <main+0x23c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7fe ffc5 	bl	80003e4 <__aeabi_ui2d>
 800145a:	a335      	add	r3, pc, #212	@ (adr r3, 8001530 <main+0x210>)
 800145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001460:	f7ff f83a 	bl	80004d8 <__aeabi_dmul>
 8001464:	4602      	mov	r2, r0
 8001466:	460b      	mov	r3, r1
 8001468:	4610      	mov	r0, r2
 800146a:	4619      	mov	r1, r3
 800146c:	f7ff fb2c 	bl	8000ac8 <__aeabi_d2f>
 8001470:	4603      	mov	r3, r0
 8001472:	4a3b      	ldr	r2, [pc, #236]	@ (8001560 <main+0x240>)
 8001474:	6013      	str	r3, [r2, #0]
			check = 0;
 8001476:	4b38      	ldr	r3, [pc, #224]	@ (8001558 <main+0x238>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
			wind_count = 0;
 800147c:	4b37      	ldr	r3, [pc, #220]	@ (800155c <main+0x23c>)
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
			hdc1080_start_measurement(&hi2c1,(float*)&temp,(uint8_t*)&humi);
 8001482:	4a38      	ldr	r2, [pc, #224]	@ (8001564 <main+0x244>)
 8001484:	4938      	ldr	r1, [pc, #224]	@ (8001568 <main+0x248>)
 8001486:	482d      	ldr	r0, [pc, #180]	@ (800153c <main+0x21c>)
 8001488:	f000 fcf2 	bl	8001e70 <hdc1080_start_measurement>
			snprintf(TxBuffer,sizeof(TxBuffer),"Toc do gio: %.2f, Luong mua: %d\r\nNhiet do: %.2f, Do am: %d\r\n",wind_speed,23,temp,humi);
 800148c:	4b34      	ldr	r3, [pc, #208]	@ (8001560 <main+0x240>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f7fe ffc9 	bl	8000428 <__aeabi_f2d>
 8001496:	4604      	mov	r4, r0
 8001498:	460d      	mov	r5, r1
 800149a:	4b33      	ldr	r3, [pc, #204]	@ (8001568 <main+0x248>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7fe ffc2 	bl	8000428 <__aeabi_f2d>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	492e      	ldr	r1, [pc, #184]	@ (8001564 <main+0x244>)
 80014aa:	7809      	ldrb	r1, [r1, #0]
 80014ac:	b2c9      	uxtb	r1, r1
 80014ae:	f107 00b0 	add.w	r0, r7, #176	@ 0xb0
 80014b2:	9106      	str	r1, [sp, #24]
 80014b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014b8:	2317      	movs	r3, #23
 80014ba:	9302      	str	r3, [sp, #8]
 80014bc:	e9cd 4500 	strd	r4, r5, [sp]
 80014c0:	4a2a      	ldr	r2, [pc, #168]	@ (800156c <main+0x24c>)
 80014c2:	2180      	movs	r1, #128	@ 0x80
 80014c4:	f004 fe42 	bl	800614c <sniprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)TxBuffer, strlen(TxBuffer), HAL_MAX_DELAY);
 80014c8:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7fe fe3f 	bl	8000150 <strlen>
 80014d2:	4603      	mov	r3, r0
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 80014da:	f04f 33ff 	mov.w	r3, #4294967295
 80014de:	4824      	ldr	r0, [pc, #144]	@ (8001570 <main+0x250>)
 80014e0:	f003 ff30 	bl	8005344 <HAL_UART_Transmit>
			LoRa_transmit(&myLoRa, TxBuffer, 5, 1000);
 80014e4:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 80014e8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ec:	2205      	movs	r2, #5
 80014ee:	4815      	ldr	r0, [pc, #84]	@ (8001544 <main+0x224>)
 80014f0:	f7ff fdf3 	bl	80010da <LoRa_transmit>
			printf("Toc do gio: %.2f, Luong mua: %d\n",wind_speed,23);
 80014f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001560 <main+0x240>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7fe ff95 	bl	8000428 <__aeabi_f2d>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	2117      	movs	r1, #23
 8001504:	9100      	str	r1, [sp, #0]
 8001506:	481b      	ldr	r0, [pc, #108]	@ (8001574 <main+0x254>)
 8001508:	f004 fe0e 	bl	8006128 <iprintf>
			printf("Nhiet do: %.2f, Do am: %d\n",temp,humi);
 800150c:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <main+0x248>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f7fe ff89 	bl	8000428 <__aeabi_f2d>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4912      	ldr	r1, [pc, #72]	@ (8001564 <main+0x244>)
 800151c:	7809      	ldrb	r1, [r1, #0]
 800151e:	b2c9      	uxtb	r1, r1
 8001520:	9100      	str	r1, [sp, #0]
 8001522:	4815      	ldr	r0, [pc, #84]	@ (8001578 <main+0x258>)
 8001524:	f004 fe00 	bl	8006128 <iprintf>
		if(check == 1)
 8001528:	e78e      	b.n	8001448 <main+0x128>
 800152a:	bf00      	nop
 800152c:	f3af 8000 	nop.w
 8001530:	eb851eb8 	.word	0xeb851eb8
 8001534:	3fdeb851 	.word	0x3fdeb851
 8001538:	2000029c 	.word	0x2000029c
 800153c:	200001f0 	.word	0x200001f0
 8001540:	40011000 	.word	0x40011000
 8001544:	2000032c 	.word	0x2000032c
 8001548:	40010c00 	.word	0x40010c00
 800154c:	40010800 	.word	0x40010800
 8001550:	20000244 	.word	0x20000244
 8001554:	20000358 	.word	0x20000358
 8001558:	20000370 	.word	0x20000370
 800155c:	20000360 	.word	0x20000360
 8001560:	2000035c 	.word	0x2000035c
 8001564:	20000368 	.word	0x20000368
 8001568:	20000364 	.word	0x20000364
 800156c:	08008450 	.word	0x08008450
 8001570:	200002e4 	.word	0x200002e4
 8001574:	08008490 	.word	0x08008490
 8001578:	080084b4 	.word	0x080084b4

0800157c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b090      	sub	sp, #64	@ 0x40
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0318 	add.w	r3, r7, #24
 8001586:	2228      	movs	r2, #40	@ 0x28
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f004 fe55 	bl	800623a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800159e:	2302      	movs	r3, #2
 80015a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a2:	2301      	movs	r3, #1
 80015a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015a6:	2310      	movs	r3, #16
 80015a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	4618      	mov	r0, r3
 80015b4:	f002 fa00 	bl	80039b8 <HAL_RCC_OscConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80015be:	f000 f9b3 	bl	8001928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c2:	230f      	movs	r3, #15
 80015c4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015c6:	2300      	movs	r3, #0
 80015c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ca:	2300      	movs	r3, #0
 80015cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2100      	movs	r1, #0
 80015da:	4618      	mov	r0, r3
 80015dc:	f002 fc6e 	bl	8003ebc <HAL_RCC_ClockConfig>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015e6:	f000 f99f 	bl	8001928 <Error_Handler>
  }
}
 80015ea:	bf00      	nop
 80015ec:	3740      	adds	r7, #64	@ 0x40
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015f8:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <MX_I2C1_Init+0x50>)
 80015fa:	4a13      	ldr	r2, [pc, #76]	@ (8001648 <MX_I2C1_Init+0x54>)
 80015fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015fe:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001600:	4a12      	ldr	r2, [pc, #72]	@ (800164c <MX_I2C1_Init+0x58>)
 8001602:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001604:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_I2C1_Init+0x50>)
 800160c:	2200      	movs	r2, #0
 800160e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001612:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001616:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <MX_I2C1_Init+0x50>)
 800161a:	2200      	movs	r2, #0
 800161c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001624:	4b07      	ldr	r3, [pc, #28]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001626:	2200      	movs	r2, #0
 8001628:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_I2C1_Init+0x50>)
 800162c:	2200      	movs	r2, #0
 800162e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	@ (8001644 <MX_I2C1_Init+0x50>)
 8001632:	f000 fffd 	bl	8002630 <HAL_I2C_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800163c:	f000 f974 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200001f0 	.word	0x200001f0
 8001648:	40005400 	.word	0x40005400
 800164c:	000186a0 	.word	0x000186a0

08001650 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001656:	4a18      	ldr	r2, [pc, #96]	@ (80016b8 <MX_SPI1_Init+0x68>)
 8001658:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800165a:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_SPI1_Init+0x64>)
 800165c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001660:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001668:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <MX_SPI1_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800166e:	4b11      	ldr	r3, [pc, #68]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001674:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800167a:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_SPI1_Init+0x64>)
 800167c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001680:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001682:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001684:	2200      	movs	r2, #0
 8001686:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001688:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <MX_SPI1_Init+0x64>)
 800168a:	2200      	movs	r2, #0
 800168c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800168e:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001690:	2200      	movs	r2, #0
 8001692:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001694:	4b07      	ldr	r3, [pc, #28]	@ (80016b4 <MX_SPI1_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800169a:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_SPI1_Init+0x64>)
 800169c:	220a      	movs	r2, #10
 800169e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016a0:	4804      	ldr	r0, [pc, #16]	@ (80016b4 <MX_SPI1_Init+0x64>)
 80016a2:	f002 fd99 	bl	80041d8 <HAL_SPI_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016ac:	f000 f93c 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20000244 	.word	0x20000244
 80016b8:	40013000 	.word	0x40013000

080016bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b086      	sub	sp, #24
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c2:	f107 0308 	add.w	r3, r7, #8
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d0:	463b      	mov	r3, r7
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016d8:	4b1e      	ldr	r3, [pc, #120]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016da:	4a1f      	ldr	r2, [pc, #124]	@ (8001758 <MX_TIM1_Init+0x9c>)
 80016dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80016de:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f2:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016f8:	4b16      	ldr	r3, [pc, #88]	@ (8001754 <MX_TIM1_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <MX_TIM1_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001704:	4813      	ldr	r0, [pc, #76]	@ (8001754 <MX_TIM1_Init+0x98>)
 8001706:	f003 fb0a 	bl	8004d1e <HAL_TIM_Base_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001710:	f000 f90a 	bl	8001928 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001714:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001718:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	@ (8001754 <MX_TIM1_Init+0x98>)
 8001722:	f003 fb95 	bl	8004e50 <HAL_TIM_ConfigClockSource>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800172c:	f000 f8fc 	bl	8001928 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001730:	2300      	movs	r3, #0
 8001732:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001738:	463b      	mov	r3, r7
 800173a:	4619      	mov	r1, r3
 800173c:	4805      	ldr	r0, [pc, #20]	@ (8001754 <MX_TIM1_Init+0x98>)
 800173e:	f003 fd53 	bl	80051e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001748:	f000 f8ee 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800174c:	bf00      	nop
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	2000029c 	.word	0x2000029c
 8001758:	40012c00 	.word	0x40012c00

0800175c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001762:	4a12      	ldr	r2, [pc, #72]	@ (80017ac <MX_USART1_UART_Init+0x50>)
 8001764:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001768:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800176c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800176e:	4b0e      	ldr	r3, [pc, #56]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001774:	4b0c      	ldr	r3, [pc, #48]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800177a:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 800177c:	2200      	movs	r2, #0
 800177e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001782:	220c      	movs	r2, #12
 8001784:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001786:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 800178e:	2200      	movs	r2, #0
 8001790:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001792:	4805      	ldr	r0, [pc, #20]	@ (80017a8 <MX_USART1_UART_Init+0x4c>)
 8001794:	f003 fd86 	bl	80052a4 <HAL_UART_Init>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800179e:	f000 f8c3 	bl	8001928 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200002e4 	.word	0x200002e4
 80017ac:	40013800 	.word	0x40013800

080017b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b6:	f107 0310 	add.w	r3, r7, #16
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017c4:	4b42      	ldr	r3, [pc, #264]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	4a41      	ldr	r2, [pc, #260]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017ca:	f043 0310 	orr.w	r3, r3, #16
 80017ce:	6193      	str	r3, [r2, #24]
 80017d0:	4b3f      	ldr	r3, [pc, #252]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0310 	and.w	r3, r3, #16
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017dc:	4b3c      	ldr	r3, [pc, #240]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	4a3b      	ldr	r2, [pc, #236]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017e2:	f043 0320 	orr.w	r3, r3, #32
 80017e6:	6193      	str	r3, [r2, #24]
 80017e8:	4b39      	ldr	r3, [pc, #228]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f003 0320 	and.w	r3, r3, #32
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f4:	4b36      	ldr	r3, [pc, #216]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	4a35      	ldr	r2, [pc, #212]	@ (80018d0 <MX_GPIO_Init+0x120>)
 80017fa:	f043 0304 	orr.w	r3, r3, #4
 80017fe:	6193      	str	r3, [r2, #24]
 8001800:	4b33      	ldr	r3, [pc, #204]	@ (80018d0 <MX_GPIO_Init+0x120>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f003 0304 	and.w	r3, r3, #4
 8001808:	607b      	str	r3, [r7, #4]
 800180a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800180c:	4b30      	ldr	r3, [pc, #192]	@ (80018d0 <MX_GPIO_Init+0x120>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	4a2f      	ldr	r2, [pc, #188]	@ (80018d0 <MX_GPIO_Init+0x120>)
 8001812:	f043 0308 	orr.w	r3, r3, #8
 8001816:	6193      	str	r3, [r2, #24]
 8001818:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <MX_GPIO_Init+0x120>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	f003 0308 	and.w	r3, r3, #8
 8001820:	603b      	str	r3, [r7, #0]
 8001822:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800182a:	482a      	ldr	r0, [pc, #168]	@ (80018d4 <MX_GPIO_Init+0x124>)
 800182c:	f000 feb6 	bl	800259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2103      	movs	r1, #3
 8001834:	4828      	ldr	r0, [pc, #160]	@ (80018d8 <MX_GPIO_Init+0x128>)
 8001836:	f000 feb1 	bl	800259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 800183a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800183e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001840:	2301      	movs	r3, #1
 8001842:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2300      	movs	r3, #0
 8001846:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	2302      	movs	r3, #2
 800184a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 800184c:	f107 0310 	add.w	r3, r7, #16
 8001850:	4619      	mov	r1, r3
 8001852:	4820      	ldr	r0, [pc, #128]	@ (80018d4 <MX_GPIO_Init+0x124>)
 8001854:	f000 fd1e 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001858:	2310      	movs	r3, #16
 800185a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800185c:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <MX_GPIO_Init+0x12c>)
 800185e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	4619      	mov	r1, r3
 800186a:	481d      	ldr	r0, [pc, #116]	@ (80018e0 <MX_GPIO_Init+0x130>)
 800186c:	f000 fd12 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RST_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin;
 8001870:	2303      	movs	r3, #3
 8001872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001874:	2301      	movs	r3, #1
 8001876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187c:	2302      	movs	r3, #2
 800187e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4619      	mov	r1, r3
 8001886:	4814      	ldr	r0, [pc, #80]	@ (80018d8 <MX_GPIO_Init+0x128>)
 8001888:	f000 fd04 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : Wind_Pin */
  GPIO_InitStruct.Pin = Wind_Pin;
 800188c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001890:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001892:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <MX_GPIO_Init+0x12c>)
 8001894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Wind_GPIO_Port, &GPIO_InitStruct);
 800189a:	f107 0310 	add.w	r3, r7, #16
 800189e:	4619      	mov	r1, r3
 80018a0:	480d      	ldr	r0, [pc, #52]	@ (80018d8 <MX_GPIO_Init+0x128>)
 80018a2:	f000 fcf7 	bl	8002294 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2100      	movs	r1, #0
 80018aa:	200a      	movs	r0, #10
 80018ac:	f000 fcbb 	bl	8002226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018b0:	200a      	movs	r0, #10
 80018b2:	f000 fcd4 	bl	800225e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2100      	movs	r1, #0
 80018ba:	2028      	movs	r0, #40	@ 0x28
 80018bc:	f000 fcb3 	bl	8002226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018c0:	2028      	movs	r0, #40	@ 0x28
 80018c2:	f000 fccc 	bl	800225e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40011000 	.word	0x40011000
 80018d8:	40010c00 	.word	0x40010c00
 80018dc:	10110000 	.word	0x10110000
 80018e0:	40010800 	.word	0x40010800

080018e4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == myLoRa.DIO0_pin){
 80018ee:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <HAL_GPIO_EXTI_Callback+0x38>)
 80018f0:	8a9b      	ldrh	r3, [r3, #20]
 80018f2:	88fa      	ldrh	r2, [r7, #6]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d104      	bne.n	8001902 <HAL_GPIO_EXTI_Callback+0x1e>
		HAL_GPIO_TogglePin(TEST_GPIO_Port, TEST_Pin);
 80018f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018fc:	4808      	ldr	r0, [pc, #32]	@ (8001920 <HAL_GPIO_EXTI_Callback+0x3c>)
 80018fe:	f000 fe65 	bl	80025cc <HAL_GPIO_TogglePin>
	}
	if(GPIO_Pin == Wind_Pin)
 8001902:	88fb      	ldrh	r3, [r7, #6]
 8001904:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001908:	d104      	bne.n	8001914 <HAL_GPIO_EXTI_Callback+0x30>
	{
	//	HAL_GPIO_TogglePin(TEST_GPIO_Port, TEST_Pin);
		wind_count++;
 800190a:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <HAL_GPIO_EXTI_Callback+0x40>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	3301      	adds	r3, #1
 8001910:	4a04      	ldr	r2, [pc, #16]	@ (8001924 <HAL_GPIO_EXTI_Callback+0x40>)
 8001912:	6013      	str	r3, [r2, #0]
		//printf("%d\n",wind_count);

	}
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	2000032c 	.word	0x2000032c
 8001920:	40011000 	.word	0x40011000
 8001924:	20000360 	.word	0x20000360

08001928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800192c:	b672      	cpsid	i
}
 800192e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <Error_Handler+0x8>

08001934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800193a:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_MspInit+0x5c>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	4a14      	ldr	r2, [pc, #80]	@ (8001990 <HAL_MspInit+0x5c>)
 8001940:	f043 0301 	orr.w	r3, r3, #1
 8001944:	6193      	str	r3, [r2, #24]
 8001946:	4b12      	ldr	r3, [pc, #72]	@ (8001990 <HAL_MspInit+0x5c>)
 8001948:	699b      	ldr	r3, [r3, #24]
 800194a:	f003 0301 	and.w	r3, r3, #1
 800194e:	60bb      	str	r3, [r7, #8]
 8001950:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <HAL_MspInit+0x5c>)
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	4a0e      	ldr	r2, [pc, #56]	@ (8001990 <HAL_MspInit+0x5c>)
 8001958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800195c:	61d3      	str	r3, [r2, #28]
 800195e:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <HAL_MspInit+0x5c>)
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800196a:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_MspInit+0x60>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	4a04      	ldr	r2, [pc, #16]	@ (8001994 <HAL_MspInit+0x60>)
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	40021000 	.word	0x40021000
 8001994:	40010000 	.word	0x40010000

08001998 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a15      	ldr	r2, [pc, #84]	@ (8001a08 <HAL_I2C_MspInit+0x70>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d123      	bne.n	8001a00 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	4a13      	ldr	r2, [pc, #76]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019be:	f043 0308 	orr.w	r3, r3, #8
 80019c2:	6193      	str	r3, [r2, #24]
 80019c4:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	f003 0308 	and.w	r3, r3, #8
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019d0:	23c0      	movs	r3, #192	@ 0xc0
 80019d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019d4:	2312      	movs	r3, #18
 80019d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019d8:	2303      	movs	r3, #3
 80019da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4619      	mov	r1, r3
 80019e2:	480b      	ldr	r0, [pc, #44]	@ (8001a10 <HAL_I2C_MspInit+0x78>)
 80019e4:	f000 fc56 	bl	8002294 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019e8:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019ea:	69db      	ldr	r3, [r3, #28]
 80019ec:	4a07      	ldr	r2, [pc, #28]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019f2:	61d3      	str	r3, [r2, #28]
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_I2C_MspInit+0x74>)
 80019f6:	69db      	ldr	r3, [r3, #28]
 80019f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a00:	bf00      	nop
 8001a02:	3720      	adds	r7, #32
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40005400 	.word	0x40005400
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40010c00 	.word	0x40010c00

08001a14 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b088      	sub	sp, #32
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 0310 	add.w	r3, r7, #16
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001a9c <HAL_SPI_MspInit+0x88>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d12f      	bne.n	8001a94 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a34:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	4a19      	ldr	r2, [pc, #100]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a3e:	6193      	str	r3, [r2, #24]
 8001a40:	4b17      	ldr	r3, [pc, #92]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	4a13      	ldr	r2, [pc, #76]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a52:	f043 0304 	orr.w	r3, r3, #4
 8001a56:	6193      	str	r3, [r2, #24]
 8001a58:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <HAL_SPI_MspInit+0x8c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	60bb      	str	r3, [r7, #8]
 8001a62:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001a64:	23a0      	movs	r3, #160	@ 0xa0
 8001a66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0310 	add.w	r3, r7, #16
 8001a74:	4619      	mov	r1, r3
 8001a76:	480b      	ldr	r0, [pc, #44]	@ (8001aa4 <HAL_SPI_MspInit+0x90>)
 8001a78:	f000 fc0c 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a7c:	2340      	movs	r3, #64	@ 0x40
 8001a7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a88:	f107 0310 	add.w	r3, r7, #16
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <HAL_SPI_MspInit+0x90>)
 8001a90:	f000 fc00 	bl	8002294 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a94:	bf00      	nop
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40013000 	.word	0x40013000
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40010800 	.word	0x40010800

08001aa8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a09      	ldr	r2, [pc, #36]	@ (8001adc <HAL_TIM_Base_MspInit+0x34>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d10b      	bne.n	8001ad2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001aba:	4b09      	ldr	r3, [pc, #36]	@ (8001ae0 <HAL_TIM_Base_MspInit+0x38>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	4a08      	ldr	r2, [pc, #32]	@ (8001ae0 <HAL_TIM_Base_MspInit+0x38>)
 8001ac0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ac4:	6193      	str	r3, [r2, #24]
 8001ac6:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <HAL_TIM_Base_MspInit+0x38>)
 8001ac8:	699b      	ldr	r3, [r3, #24]
 8001aca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	40012c00 	.word	0x40012c00
 8001ae0:	40021000 	.word	0x40021000

08001ae4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a1c      	ldr	r2, [pc, #112]	@ (8001b70 <HAL_UART_MspInit+0x8c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d131      	bne.n	8001b68 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b04:	4b1b      	ldr	r3, [pc, #108]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a1a      	ldr	r2, [pc, #104]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	4a14      	ldr	r2, [pc, #80]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b22:	f043 0304 	orr.w	r3, r3, #4
 8001b26:	6193      	str	r3, [r2, #24]
 8001b28:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <HAL_UART_MspInit+0x90>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f003 0304 	and.w	r3, r3, #4
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 0310 	add.w	r3, r7, #16
 8001b46:	4619      	mov	r1, r3
 8001b48:	480b      	ldr	r0, [pc, #44]	@ (8001b78 <HAL_UART_MspInit+0x94>)
 8001b4a:	f000 fba3 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4619      	mov	r1, r3
 8001b62:	4805      	ldr	r0, [pc, #20]	@ (8001b78 <HAL_UART_MspInit+0x94>)
 8001b64:	f000 fb96 	bl	8002294 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b68:	bf00      	nop
 8001b6a:	3720      	adds	r7, #32
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40013800 	.word	0x40013800
 8001b74:	40021000 	.word	0x40021000
 8001b78:	40010800 	.word	0x40010800

08001b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <NMI_Handler+0x4>

08001b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <HardFault_Handler+0x4>

08001b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <MemManage_Handler+0x4>

08001b94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <BusFault_Handler+0x4>

08001b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <UsageFault_Handler+0x4>

08001ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bc80      	pop	{r7}
 8001bae:	4770      	bx	lr

08001bb0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr

08001bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bcc:	f000 fa14 	bl	8001ff8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  count++;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	@ (8001bf4 <SysTick_Handler+0x2c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	4a07      	ldr	r2, [pc, #28]	@ (8001bf4 <SysTick_Handler+0x2c>)
 8001bd8:	6013      	str	r3, [r2, #0]

  if(count == 2000)
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <SysTick_Handler+0x2c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001be2:	d105      	bne.n	8001bf0 <SysTick_Handler+0x28>
  {
	  check = 1;
 8001be4:	4b04      	ldr	r3, [pc, #16]	@ (8001bf8 <SysTick_Handler+0x30>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	701a      	strb	r2, [r3, #0]
	  count = 0;
 8001bea:	4b02      	ldr	r3, [pc, #8]	@ (8001bf4 <SysTick_Handler+0x2c>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	2000036c 	.word	0x2000036c
 8001bf8:	20000370 	.word	0x20000370

08001bfc <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001c00:	2010      	movs	r0, #16
 8001c02:	f000 fcfd 	bl	8002600 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c06:	bf00      	nop
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Wind_Pin);
 8001c0e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c12:	f000 fcf5 	bl	8002600 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c16:	bf00      	nop
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	af00      	add	r7, sp, #0
  return 1;
 8001c1e:	2301      	movs	r3, #1
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr

08001c28 <_kill>:

int _kill(int pid, int sig)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c32:	f004 fb55 	bl	80062e0 <__errno>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2216      	movs	r2, #22
 8001c3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <_exit>:

void _exit (int status)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f7ff ffe7 	bl	8001c28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c5a:	bf00      	nop
 8001c5c:	e7fd      	b.n	8001c5a <_exit+0x12>

08001c5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	617b      	str	r3, [r7, #20]
 8001c6e:	e00a      	b.n	8001c86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c70:	f3af 8000 	nop.w
 8001c74:	4601      	mov	r1, r0
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	1c5a      	adds	r2, r3, #1
 8001c7a:	60ba      	str	r2, [r7, #8]
 8001c7c:	b2ca      	uxtb	r2, r1
 8001c7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3301      	adds	r3, #1
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dbf0      	blt.n	8001c70 <_read+0x12>
  }

  return len;
 8001c8e:	687b      	ldr	r3, [r7, #4]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	e009      	b.n	8001cbe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	1c5a      	adds	r2, r3, #1
 8001cae:	60ba      	str	r2, [r7, #8]
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff fb1c 	bl	80012f0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dbf1      	blt.n	8001caa <_write+0x12>
  }
  return len;
 8001cc6:	687b      	ldr	r3, [r7, #4]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_close>:

int _close(int file)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr

08001ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cf6:	605a      	str	r2, [r3, #4]
  return 0;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <_isatty>:

int _isatty(int file)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bc80      	pop	{r7}
 8001d16:	4770      	bx	lr

08001d18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d24:	2300      	movs	r3, #0
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3714      	adds	r7, #20
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr

08001d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d38:	4a14      	ldr	r2, [pc, #80]	@ (8001d8c <_sbrk+0x5c>)
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <_sbrk+0x60>)
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d44:	4b13      	ldr	r3, [pc, #76]	@ (8001d94 <_sbrk+0x64>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d102      	bne.n	8001d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d4c:	4b11      	ldr	r3, [pc, #68]	@ (8001d94 <_sbrk+0x64>)
 8001d4e:	4a12      	ldr	r2, [pc, #72]	@ (8001d98 <_sbrk+0x68>)
 8001d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d52:	4b10      	ldr	r3, [pc, #64]	@ (8001d94 <_sbrk+0x64>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4413      	add	r3, r2
 8001d5a:	693a      	ldr	r2, [r7, #16]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d207      	bcs.n	8001d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d60:	f004 fabe 	bl	80062e0 <__errno>
 8001d64:	4603      	mov	r3, r0
 8001d66:	220c      	movs	r2, #12
 8001d68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6e:	e009      	b.n	8001d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <_sbrk+0x64>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d76:	4b07      	ldr	r3, [pc, #28]	@ (8001d94 <_sbrk+0x64>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <_sbrk+0x64>)
 8001d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	20005000 	.word	0x20005000
 8001d90:	00000400 	.word	0x00000400
 8001d94:	20000374 	.word	0x20000374
 8001d98:	200004c8 	.word	0x200004c8

08001d9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr

08001da8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001da8:	f7ff fff8 	bl	8001d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dac:	480b      	ldr	r0, [pc, #44]	@ (8001ddc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dae:	490c      	ldr	r1, [pc, #48]	@ (8001de0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001db0:	4a0c      	ldr	r2, [pc, #48]	@ (8001de4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db4:	e002      	b.n	8001dbc <LoopCopyDataInit>

08001db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dba:	3304      	adds	r3, #4

08001dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc0:	d3f9      	bcc.n	8001db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc2:	4a09      	ldr	r2, [pc, #36]	@ (8001de8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001dc4:	4c09      	ldr	r4, [pc, #36]	@ (8001dec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc8:	e001      	b.n	8001dce <LoopFillZerobss>

08001dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dcc:	3204      	adds	r2, #4

08001dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd0:	d3fb      	bcc.n	8001dca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd2:	f004 fa8b 	bl	80062ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dd6:	f7ff faa3 	bl	8001320 <main>
  bx lr
 8001dda:	4770      	bx	lr
  ldr r0, =_sdata
 8001ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001de4:	08008878 	.word	0x08008878
  ldr r2, =_sbss
 8001de8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dec:	200004c8 	.word	0x200004c8

08001df0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001df0:	e7fe      	b.n	8001df0 <ADC1_2_IRQHandler>

08001df2 <hdc1080_init>:
#include "hdc1080.h"
#include "stm32f1xx_hal_i2c.h"

void hdc1080_init(I2C_HandleTypeDef* hi2c_x,Temp_Reso Temperature_Resolution_x_bit,Humi_Reso Humidity_Resolution_x_bit)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b088      	sub	sp, #32
 8001df6:	af04      	add	r7, sp, #16
 8001df8:	6078      	str	r0, [r7, #4]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	70fb      	strb	r3, [r7, #3]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	70bb      	strb	r3, [r7, #2]
	 * Default:   Temperature resolution = 14 bit,
	 *            Humidity resolution = 14 bit
	 */

	/* Set the acquisition mode to measure both temperature and humidity by setting Bit[12] to 1 */
	uint16_t config_reg_value=0x1000;
 8001e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e06:	81fb      	strh	r3, [r7, #14]
	uint8_t data_send[2];

	if(Temperature_Resolution_x_bit == Temperature_Resolution_11_bit)
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d103      	bne.n	8001e16 <hdc1080_init+0x24>
	{
		config_reg_value |= (1<<10); //11 bit
 8001e0e:	89fb      	ldrh	r3, [r7, #14]
 8001e10:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e14:	81fb      	strh	r3, [r7, #14]
	}

	switch(Humidity_Resolution_x_bit)
 8001e16:	78bb      	ldrb	r3, [r7, #2]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d002      	beq.n	8001e22 <hdc1080_init+0x30>
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d005      	beq.n	8001e2c <hdc1080_init+0x3a>
 8001e20:	e009      	b.n	8001e36 <hdc1080_init+0x44>
	{
	case Humidity_Resolution_11_bit:
		config_reg_value|= (1<<8);
 8001e22:	89fb      	ldrh	r3, [r7, #14]
 8001e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e28:	81fb      	strh	r3, [r7, #14]
		break;
 8001e2a:	e004      	b.n	8001e36 <hdc1080_init+0x44>
	case Humidity_Resolution_8_bit:
		config_reg_value|= (1<<9);
 8001e2c:	89fb      	ldrh	r3, [r7, #14]
 8001e2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e32:	81fb      	strh	r3, [r7, #14]
		break;
 8001e34:	bf00      	nop
	}

	data_send[0]= (config_reg_value>>8);
 8001e36:	89fb      	ldrh	r3, [r7, #14]
 8001e38:	0a1b      	lsrs	r3, r3, #8
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	733b      	strb	r3, [r7, #12]
	data_send[1]= (config_reg_value&0x00ff);
 8001e40:	89fb      	ldrh	r3, [r7, #14]
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write(hi2c_x,HDC_1080_ADD<<1,Configuration_register_add,I2C_MEMADD_SIZE_8BIT,data_send,2,1000);
 8001e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	9301      	str	r3, [sp, #4]
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2301      	movs	r3, #1
 8001e58:	2202      	movs	r2, #2
 8001e5a:	2180      	movs	r1, #128	@ 0x80
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f001 f895 	bl	8002f8c <HAL_I2C_Mem_Write>
}
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	0000      	movs	r0, r0
 8001e6c:	0000      	movs	r0, r0
	...

08001e70 <hdc1080_start_measurement>:


uint8_t hdc1080_start_measurement(I2C_HandleTypeDef* hi2c_x,float* temperature, uint8_t* humidity)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	@ 0x28
 8001e74:	af02      	add	r7, sp, #8
 8001e76:	60f8      	str	r0, [r7, #12]
 8001e78:	60b9      	str	r1, [r7, #8]
 8001e7a:	607a      	str	r2, [r7, #4]
	uint8_t receive_data[4];
	uint16_t temp_x,humi_x;
	uint8_t send_data = Temperature_register_add;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	75fb      	strb	r3, [r7, #23]

	HAL_I2C_Master_Transmit(hi2c_x,HDC_1080_ADD<<1,&send_data,1,1000);
 8001e80:	f107 0217 	add.w	r2, r7, #23
 8001e84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	2180      	movs	r1, #128	@ 0x80
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 fd12 	bl	80028b8 <HAL_I2C_Master_Transmit>

	/* Delay here 15ms for conversion compelete.
	 * Note: datasheet say maximum is 7ms, but when delay=7ms, the read value is not correct
	 */
	HAL_Delay(15);
 8001e94:	200f      	movs	r0, #15
 8001e96:	f000 f8cb 	bl	8002030 <HAL_Delay>

	/* Read temperature and humidity */
	HAL_I2C_Master_Receive(hi2c_x,HDC_1080_ADD<<1,receive_data,4,1000);
 8001e9a:	f107 0218 	add.w	r2, r7, #24
 8001e9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	2180      	movs	r1, #128	@ 0x80
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f000 fe03 	bl	8002ab4 <HAL_I2C_Master_Receive>


	temp_x =((receive_data[0]<<8)|receive_data[1]);
 8001eae:	7e3b      	ldrb	r3, [r7, #24]
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	7e7b      	ldrb	r3, [r7, #25]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	83fb      	strh	r3, [r7, #30]
	humi_x =((receive_data[2]<<8)|receive_data[3]);
 8001ebe:	7ebb      	ldrb	r3, [r7, #26]
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	b21a      	sxth	r2, r3
 8001ec4:	7efb      	ldrb	r3, [r7, #27]
 8001ec6:	b21b      	sxth	r3, r3
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	83bb      	strh	r3, [r7, #28]

	*temperature=((temp_x/65536.0)*165.0)-40.0;
 8001ece:	8bfb      	ldrh	r3, [r7, #30]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe fa97 	bl	8000404 <__aeabi_i2d>
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b21      	ldr	r3, [pc, #132]	@ (8001f60 <hdc1080_start_measurement+0xf0>)
 8001edc:	f7fe fc26 	bl	800072c <__aeabi_ddiv>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	a31b      	add	r3, pc, #108	@ (adr r3, 8001f58 <hdc1080_start_measurement+0xe8>)
 8001eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eee:	f7fe faf3 	bl	80004d8 <__aeabi_dmul>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f04f 0200 	mov.w	r2, #0
 8001efe:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <hdc1080_start_measurement+0xf4>)
 8001f00:	f7fe f932 	bl	8000168 <__aeabi_dsub>
 8001f04:	4602      	mov	r2, r0
 8001f06:	460b      	mov	r3, r1
 8001f08:	4610      	mov	r0, r2
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	f7fe fddc 	bl	8000ac8 <__aeabi_d2f>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	601a      	str	r2, [r3, #0]
	*humidity=(uint8_t)((humi_x/65536.0)*100.0);
 8001f16:	8bbb      	ldrh	r3, [r7, #28]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7fe fa73 	bl	8000404 <__aeabi_i2d>
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	4b0f      	ldr	r3, [pc, #60]	@ (8001f60 <hdc1080_start_measurement+0xf0>)
 8001f24:	f7fe fc02 	bl	800072c <__aeabi_ddiv>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <hdc1080_start_measurement+0xf8>)
 8001f36:	f7fe facf 	bl	80004d8 <__aeabi_dmul>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4610      	mov	r0, r2
 8001f40:	4619      	mov	r1, r3
 8001f42:	f7fe fda1 	bl	8000a88 <__aeabi_d2uiz>
 8001f46:	4603      	mov	r3, r0
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	701a      	strb	r2, [r3, #0]

	return 0;
 8001f4e:	2300      	movs	r3, #0

}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3720      	adds	r7, #32
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	00000000 	.word	0x00000000
 8001f5c:	4064a000 	.word	0x4064a000
 8001f60:	40f00000 	.word	0x40f00000
 8001f64:	40440000 	.word	0x40440000
 8001f68:	40590000 	.word	0x40590000

08001f6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f70:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <HAL_Init+0x28>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a07      	ldr	r2, [pc, #28]	@ (8001f94 <HAL_Init+0x28>)
 8001f76:	f043 0310 	orr.w	r3, r3, #16
 8001f7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f7c:	2003      	movs	r0, #3
 8001f7e:	f000 f947 	bl	8002210 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f82:	200f      	movs	r0, #15
 8001f84:	f000 f808 	bl	8001f98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f88:	f7ff fcd4 	bl	8001934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40022000 	.word	0x40022000

08001f98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fa0:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <HAL_InitTick+0x54>)
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <HAL_InitTick+0x58>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	4619      	mov	r1, r3
 8001faa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 f95f 	bl	800227a <HAL_SYSTICK_Config>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e00e      	b.n	8001fe4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2b0f      	cmp	r3, #15
 8001fca:	d80a      	bhi.n	8001fe2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fcc:	2200      	movs	r2, #0
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd4:	f000 f927 	bl	8002226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fd8:	4a06      	ldr	r2, [pc, #24]	@ (8001ff4 <HAL_InitTick+0x5c>)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e000      	b.n	8001fe4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000000 	.word	0x20000000
 8001ff0:	20000008 	.word	0x20000008
 8001ff4:	20000004 	.word	0x20000004

08001ff8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ffc:	4b05      	ldr	r3, [pc, #20]	@ (8002014 <HAL_IncTick+0x1c>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <HAL_IncTick+0x20>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4413      	add	r3, r2
 8002008:	4a03      	ldr	r2, [pc, #12]	@ (8002018 <HAL_IncTick+0x20>)
 800200a:	6013      	str	r3, [r2, #0]
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	20000008 	.word	0x20000008
 8002018:	20000378 	.word	0x20000378

0800201c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return uwTick;
 8002020:	4b02      	ldr	r3, [pc, #8]	@ (800202c <HAL_GetTick+0x10>)
 8002022:	681b      	ldr	r3, [r3, #0]
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	20000378 	.word	0x20000378

08002030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002038:	f7ff fff0 	bl	800201c <HAL_GetTick>
 800203c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002048:	d005      	beq.n	8002056 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800204a:	4b0a      	ldr	r3, [pc, #40]	@ (8002074 <HAL_Delay+0x44>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	461a      	mov	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4413      	add	r3, r2
 8002054:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002056:	bf00      	nop
 8002058:	f7ff ffe0 	bl	800201c <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	68fa      	ldr	r2, [r7, #12]
 8002064:	429a      	cmp	r2, r3
 8002066:	d8f7      	bhi.n	8002058 <HAL_Delay+0x28>
  {
  }
}
 8002068:	bf00      	nop
 800206a:	bf00      	nop
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	20000008 	.word	0x20000008

08002078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002094:	4013      	ands	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020aa:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60d3      	str	r3, [r2, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c4:	4b04      	ldr	r3, [pc, #16]	@ (80020d8 <__NVIC_GetPriorityGrouping+0x18>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	f003 0307 	and.w	r3, r3, #7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	db0b      	blt.n	8002106 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	f003 021f 	and.w	r2, r3, #31
 80020f4:	4906      	ldr	r1, [pc, #24]	@ (8002110 <__NVIC_EnableIRQ+0x34>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	2001      	movs	r0, #1
 80020fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	e000e100 	.word	0xe000e100

08002114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	6039      	str	r1, [r7, #0]
 800211e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002124:	2b00      	cmp	r3, #0
 8002126:	db0a      	blt.n	800213e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	b2da      	uxtb	r2, r3
 800212c:	490c      	ldr	r1, [pc, #48]	@ (8002160 <__NVIC_SetPriority+0x4c>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	0112      	lsls	r2, r2, #4
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	440b      	add	r3, r1
 8002138:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800213c:	e00a      	b.n	8002154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4908      	ldr	r1, [pc, #32]	@ (8002164 <__NVIC_SetPriority+0x50>)
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	3b04      	subs	r3, #4
 800214c:	0112      	lsls	r2, r2, #4
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	440b      	add	r3, r1
 8002152:	761a      	strb	r2, [r3, #24]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000e100 	.word	0xe000e100
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002168:	b480      	push	{r7}
 800216a:	b089      	sub	sp, #36	@ 0x24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f1c3 0307 	rsb	r3, r3, #7
 8002182:	2b04      	cmp	r3, #4
 8002184:	bf28      	it	cs
 8002186:	2304      	movcs	r3, #4
 8002188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3304      	adds	r3, #4
 800218e:	2b06      	cmp	r3, #6
 8002190:	d902      	bls.n	8002198 <NVIC_EncodePriority+0x30>
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3b03      	subs	r3, #3
 8002196:	e000      	b.n	800219a <NVIC_EncodePriority+0x32>
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	f04f 32ff 	mov.w	r2, #4294967295
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43da      	mvns	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	401a      	ands	r2, r3
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	43d9      	mvns	r1, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	4313      	orrs	r3, r2
         );
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3724      	adds	r7, #36	@ 0x24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021dc:	d301      	bcc.n	80021e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021de:	2301      	movs	r3, #1
 80021e0:	e00f      	b.n	8002202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <SysTick_Config+0x40>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ea:	210f      	movs	r1, #15
 80021ec:	f04f 30ff 	mov.w	r0, #4294967295
 80021f0:	f7ff ff90 	bl	8002114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <SysTick_Config+0x40>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021fa:	4b04      	ldr	r3, [pc, #16]	@ (800220c <SysTick_Config+0x40>)
 80021fc:	2207      	movs	r2, #7
 80021fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	e000e010 	.word	0xe000e010

08002210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7ff ff2d 	bl	8002078 <__NVIC_SetPriorityGrouping>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
 8002232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002238:	f7ff ff42 	bl	80020c0 <__NVIC_GetPriorityGrouping>
 800223c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	6978      	ldr	r0, [r7, #20]
 8002244:	f7ff ff90 	bl	8002168 <NVIC_EncodePriority>
 8002248:	4602      	mov	r2, r0
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff5f 	bl	8002114 <__NVIC_SetPriority>
}
 8002256:	bf00      	nop
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	4603      	mov	r3, r0
 8002266:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff35 	bl	80020dc <__NVIC_EnableIRQ>
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ffa2 	bl	80021cc <SysTick_Config>
 8002288:	4603      	mov	r3, r0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b08b      	sub	sp, #44	@ 0x2c
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022a2:	2300      	movs	r3, #0
 80022a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a6:	e169      	b.n	800257c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022a8:	2201      	movs	r2, #1
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	69fa      	ldr	r2, [r7, #28]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	f040 8158 	bne.w	8002576 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4a9a      	ldr	r2, [pc, #616]	@ (8002534 <HAL_GPIO_Init+0x2a0>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d05e      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022d0:	4a98      	ldr	r2, [pc, #608]	@ (8002534 <HAL_GPIO_Init+0x2a0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d875      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022d6:	4a98      	ldr	r2, [pc, #608]	@ (8002538 <HAL_GPIO_Init+0x2a4>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d058      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022dc:	4a96      	ldr	r2, [pc, #600]	@ (8002538 <HAL_GPIO_Init+0x2a4>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d86f      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022e2:	4a96      	ldr	r2, [pc, #600]	@ (800253c <HAL_GPIO_Init+0x2a8>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d052      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022e8:	4a94      	ldr	r2, [pc, #592]	@ (800253c <HAL_GPIO_Init+0x2a8>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d869      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022ee:	4a94      	ldr	r2, [pc, #592]	@ (8002540 <HAL_GPIO_Init+0x2ac>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d04c      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022f4:	4a92      	ldr	r2, [pc, #584]	@ (8002540 <HAL_GPIO_Init+0x2ac>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d863      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022fa:	4a92      	ldr	r2, [pc, #584]	@ (8002544 <HAL_GPIO_Init+0x2b0>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d046      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 8002300:	4a90      	ldr	r2, [pc, #576]	@ (8002544 <HAL_GPIO_Init+0x2b0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d85d      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 8002306:	2b12      	cmp	r3, #18
 8002308:	d82a      	bhi.n	8002360 <HAL_GPIO_Init+0xcc>
 800230a:	2b12      	cmp	r3, #18
 800230c:	d859      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 800230e:	a201      	add	r2, pc, #4	@ (adr r2, 8002314 <HAL_GPIO_Init+0x80>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	0800238f 	.word	0x0800238f
 8002318:	08002369 	.word	0x08002369
 800231c:	0800237b 	.word	0x0800237b
 8002320:	080023bd 	.word	0x080023bd
 8002324:	080023c3 	.word	0x080023c3
 8002328:	080023c3 	.word	0x080023c3
 800232c:	080023c3 	.word	0x080023c3
 8002330:	080023c3 	.word	0x080023c3
 8002334:	080023c3 	.word	0x080023c3
 8002338:	080023c3 	.word	0x080023c3
 800233c:	080023c3 	.word	0x080023c3
 8002340:	080023c3 	.word	0x080023c3
 8002344:	080023c3 	.word	0x080023c3
 8002348:	080023c3 	.word	0x080023c3
 800234c:	080023c3 	.word	0x080023c3
 8002350:	080023c3 	.word	0x080023c3
 8002354:	080023c3 	.word	0x080023c3
 8002358:	08002371 	.word	0x08002371
 800235c:	08002385 	.word	0x08002385
 8002360:	4a79      	ldr	r2, [pc, #484]	@ (8002548 <HAL_GPIO_Init+0x2b4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d013      	beq.n	800238e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002366:	e02c      	b.n	80023c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	623b      	str	r3, [r7, #32]
          break;
 800236e:	e029      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	3304      	adds	r3, #4
 8002376:	623b      	str	r3, [r7, #32]
          break;
 8002378:	e024      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	3308      	adds	r3, #8
 8002380:	623b      	str	r3, [r7, #32]
          break;
 8002382:	e01f      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	330c      	adds	r3, #12
 800238a:	623b      	str	r3, [r7, #32]
          break;
 800238c:	e01a      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d102      	bne.n	800239c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002396:	2304      	movs	r3, #4
 8002398:	623b      	str	r3, [r7, #32]
          break;
 800239a:	e013      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023a4:	2308      	movs	r3, #8
 80023a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	611a      	str	r2, [r3, #16]
          break;
 80023ae:	e009      	b.n	80023c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b0:	2308      	movs	r3, #8
 80023b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	615a      	str	r2, [r3, #20]
          break;
 80023ba:	e003      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023bc:	2300      	movs	r3, #0
 80023be:	623b      	str	r3, [r7, #32]
          break;
 80023c0:	e000      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          break;
 80023c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2bff      	cmp	r3, #255	@ 0xff
 80023c8:	d801      	bhi.n	80023ce <HAL_GPIO_Init+0x13a>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	e001      	b.n	80023d2 <HAL_GPIO_Init+0x13e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3304      	adds	r3, #4
 80023d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2bff      	cmp	r3, #255	@ 0xff
 80023d8:	d802      	bhi.n	80023e0 <HAL_GPIO_Init+0x14c>
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_Init+0x152>
 80023e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e2:	3b08      	subs	r3, #8
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	210f      	movs	r1, #15
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	fa01 f303 	lsl.w	r3, r1, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	401a      	ands	r2, r3
 80023f8:	6a39      	ldr	r1, [r7, #32]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	431a      	orrs	r2, r3
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 80b1 	beq.w	8002576 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002414:	4b4d      	ldr	r3, [pc, #308]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a4c      	ldr	r2, [pc, #304]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b4a      	ldr	r3, [pc, #296]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800242c:	4a48      	ldr	r2, [pc, #288]	@ (8002550 <HAL_GPIO_Init+0x2bc>)
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3302      	adds	r3, #2
 8002434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002438:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4013      	ands	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a40      	ldr	r2, [pc, #256]	@ (8002554 <HAL_GPIO_Init+0x2c0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d013      	beq.n	8002480 <HAL_GPIO_Init+0x1ec>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <HAL_GPIO_Init+0x2c4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d00d      	beq.n	800247c <HAL_GPIO_Init+0x1e8>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3e      	ldr	r2, [pc, #248]	@ (800255c <HAL_GPIO_Init+0x2c8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d007      	beq.n	8002478 <HAL_GPIO_Init+0x1e4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a3d      	ldr	r2, [pc, #244]	@ (8002560 <HAL_GPIO_Init+0x2cc>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d101      	bne.n	8002474 <HAL_GPIO_Init+0x1e0>
 8002470:	2303      	movs	r3, #3
 8002472:	e006      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002474:	2304      	movs	r3, #4
 8002476:	e004      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002478:	2302      	movs	r3, #2
 800247a:	e002      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002480:	2300      	movs	r3, #0
 8002482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002484:	f002 0203 	and.w	r2, r2, #3
 8002488:	0092      	lsls	r2, r2, #2
 800248a:	4093      	lsls	r3, r2
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	4313      	orrs	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002492:	492f      	ldr	r1, [pc, #188]	@ (8002550 <HAL_GPIO_Init+0x2bc>)
 8002494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3302      	adds	r3, #2
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	492c      	ldr	r1, [pc, #176]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]
 80024b8:	e006      	b.n	80024c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	43db      	mvns	r3, r3
 80024c2:	4928      	ldr	r1, [pc, #160]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024c4:	4013      	ands	r3, r2
 80024c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d006      	beq.n	80024e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024d4:	4b23      	ldr	r3, [pc, #140]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	4922      	ldr	r1, [pc, #136]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60cb      	str	r3, [r1, #12]
 80024e0:	e006      	b.n	80024f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	491e      	ldr	r1, [pc, #120]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d006      	beq.n	800250a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	4918      	ldr	r1, [pc, #96]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	604b      	str	r3, [r1, #4]
 8002508:	e006      	b.n	8002518 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800250a:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	43db      	mvns	r3, r3
 8002512:	4914      	ldr	r1, [pc, #80]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002514:	4013      	ands	r3, r2
 8002516:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d021      	beq.n	8002568 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002524:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	490e      	ldr	r1, [pc, #56]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	600b      	str	r3, [r1, #0]
 8002530:	e021      	b.n	8002576 <HAL_GPIO_Init+0x2e2>
 8002532:	bf00      	nop
 8002534:	10320000 	.word	0x10320000
 8002538:	10310000 	.word	0x10310000
 800253c:	10220000 	.word	0x10220000
 8002540:	10210000 	.word	0x10210000
 8002544:	10120000 	.word	0x10120000
 8002548:	10110000 	.word	0x10110000
 800254c:	40021000 	.word	0x40021000
 8002550:	40010000 	.word	0x40010000
 8002554:	40010800 	.word	0x40010800
 8002558:	40010c00 	.word	0x40010c00
 800255c:	40011000 	.word	0x40011000
 8002560:	40011400 	.word	0x40011400
 8002564:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002568:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <HAL_GPIO_Init+0x304>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	43db      	mvns	r3, r3
 8002570:	4909      	ldr	r1, [pc, #36]	@ (8002598 <HAL_GPIO_Init+0x304>)
 8002572:	4013      	ands	r3, r2
 8002574:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	3301      	adds	r3, #1
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	fa22 f303 	lsr.w	r3, r2, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	f47f ae8e 	bne.w	80022a8 <HAL_GPIO_Init+0x14>
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	372c      	adds	r7, #44	@ 0x2c
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	40010400 	.word	0x40010400

0800259c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	807b      	strh	r3, [r7, #2]
 80025a8:	4613      	mov	r3, r2
 80025aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ac:	787b      	ldrb	r3, [r7, #1]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b2:	887a      	ldrh	r2, [r7, #2]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025b8:	e003      	b.n	80025c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025ba:	887b      	ldrh	r3, [r7, #2]
 80025bc:	041a      	lsls	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	611a      	str	r2, [r3, #16]
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr

080025cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025de:	887a      	ldrh	r2, [r7, #2]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4013      	ands	r3, r2
 80025e4:	041a      	lsls	r2, r3, #16
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	43d9      	mvns	r1, r3
 80025ea:	887b      	ldrh	r3, [r7, #2]
 80025ec:	400b      	ands	r3, r1
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	611a      	str	r2, [r3, #16]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
	...

08002600 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800260a:	4b08      	ldr	r3, [pc, #32]	@ (800262c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800260c:	695a      	ldr	r2, [r3, #20]
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	4013      	ands	r3, r2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d006      	beq.n	8002624 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002616:	4a05      	ldr	r2, [pc, #20]	@ (800262c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002618:	88fb      	ldrh	r3, [r7, #6]
 800261a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800261c:	88fb      	ldrh	r3, [r7, #6]
 800261e:	4618      	mov	r0, r3
 8002620:	f7ff f960 	bl	80018e4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40010400 	.word	0x40010400

08002630 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e12b      	b.n	800289a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002648:	b2db      	uxtb	r3, r3
 800264a:	2b00      	cmp	r3, #0
 800264c:	d106      	bne.n	800265c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff f99e 	bl	8001998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2224      	movs	r2, #36	@ 0x24
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 0201 	bic.w	r2, r2, #1
 8002672:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002682:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002692:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002694:	f001 fd5a 	bl	800414c <HAL_RCC_GetPCLK1Freq>
 8002698:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4a81      	ldr	r2, [pc, #516]	@ (80028a4 <HAL_I2C_Init+0x274>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d807      	bhi.n	80026b4 <HAL_I2C_Init+0x84>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4a80      	ldr	r2, [pc, #512]	@ (80028a8 <HAL_I2C_Init+0x278>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	bf94      	ite	ls
 80026ac:	2301      	movls	r3, #1
 80026ae:	2300      	movhi	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	e006      	b.n	80026c2 <HAL_I2C_Init+0x92>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4a7d      	ldr	r2, [pc, #500]	@ (80028ac <HAL_I2C_Init+0x27c>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	bf94      	ite	ls
 80026bc:	2301      	movls	r3, #1
 80026be:	2300      	movhi	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e0e7      	b.n	800289a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4a78      	ldr	r2, [pc, #480]	@ (80028b0 <HAL_I2C_Init+0x280>)
 80026ce:	fba2 2303 	umull	r2, r3, r2, r3
 80026d2:	0c9b      	lsrs	r3, r3, #18
 80026d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68ba      	ldr	r2, [r7, #8]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	4a6a      	ldr	r2, [pc, #424]	@ (80028a4 <HAL_I2C_Init+0x274>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d802      	bhi.n	8002704 <HAL_I2C_Init+0xd4>
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	3301      	adds	r3, #1
 8002702:	e009      	b.n	8002718 <HAL_I2C_Init+0xe8>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800270a:	fb02 f303 	mul.w	r3, r2, r3
 800270e:	4a69      	ldr	r2, [pc, #420]	@ (80028b4 <HAL_I2C_Init+0x284>)
 8002710:	fba2 2303 	umull	r2, r3, r2, r3
 8002714:	099b      	lsrs	r3, r3, #6
 8002716:	3301      	adds	r3, #1
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	430b      	orrs	r3, r1
 800271e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800272a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	495c      	ldr	r1, [pc, #368]	@ (80028a4 <HAL_I2C_Init+0x274>)
 8002734:	428b      	cmp	r3, r1
 8002736:	d819      	bhi.n	800276c <HAL_I2C_Init+0x13c>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1e59      	subs	r1, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	fbb1 f3f3 	udiv	r3, r1, r3
 8002746:	1c59      	adds	r1, r3, #1
 8002748:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800274c:	400b      	ands	r3, r1
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00a      	beq.n	8002768 <HAL_I2C_Init+0x138>
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	1e59      	subs	r1, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002760:	3301      	adds	r3, #1
 8002762:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002766:	e051      	b.n	800280c <HAL_I2C_Init+0x1dc>
 8002768:	2304      	movs	r3, #4
 800276a:	e04f      	b.n	800280c <HAL_I2C_Init+0x1dc>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d111      	bne.n	8002798 <HAL_I2C_Init+0x168>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	1e58      	subs	r0, r3, #1
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6859      	ldr	r1, [r3, #4]
 800277c:	460b      	mov	r3, r1
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	440b      	add	r3, r1
 8002782:	fbb0 f3f3 	udiv	r3, r0, r3
 8002786:	3301      	adds	r3, #1
 8002788:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf0c      	ite	eq
 8002790:	2301      	moveq	r3, #1
 8002792:	2300      	movne	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	e012      	b.n	80027be <HAL_I2C_Init+0x18e>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	1e58      	subs	r0, r3, #1
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6859      	ldr	r1, [r3, #4]
 80027a0:	460b      	mov	r3, r1
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	440b      	add	r3, r1
 80027a6:	0099      	lsls	r1, r3, #2
 80027a8:	440b      	add	r3, r1
 80027aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80027ae:	3301      	adds	r3, #1
 80027b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	bf0c      	ite	eq
 80027b8:	2301      	moveq	r3, #1
 80027ba:	2300      	movne	r3, #0
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_I2C_Init+0x196>
 80027c2:	2301      	movs	r3, #1
 80027c4:	e022      	b.n	800280c <HAL_I2C_Init+0x1dc>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d10e      	bne.n	80027ec <HAL_I2C_Init+0x1bc>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1e58      	subs	r0, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6859      	ldr	r1, [r3, #4]
 80027d6:	460b      	mov	r3, r1
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	440b      	add	r3, r1
 80027dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e0:	3301      	adds	r3, #1
 80027e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ea:	e00f      	b.n	800280c <HAL_I2C_Init+0x1dc>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	1e58      	subs	r0, r3, #1
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6859      	ldr	r1, [r3, #4]
 80027f4:	460b      	mov	r3, r1
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	0099      	lsls	r1, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002802:	3301      	adds	r3, #1
 8002804:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002808:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800280c:	6879      	ldr	r1, [r7, #4]
 800280e:	6809      	ldr	r1, [r1, #0]
 8002810:	4313      	orrs	r3, r2
 8002812:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69da      	ldr	r2, [r3, #28]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	431a      	orrs	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800283a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	6911      	ldr	r1, [r2, #16]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	68d2      	ldr	r2, [r2, #12]
 8002846:	4311      	orrs	r1, r2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	430b      	orrs	r3, r1
 800284e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695a      	ldr	r2, [r3, #20]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	699b      	ldr	r3, [r3, #24]
 8002862:	431a      	orrs	r2, r3
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0201 	orr.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2220      	movs	r2, #32
 8002886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	000186a0 	.word	0x000186a0
 80028a8:	001e847f 	.word	0x001e847f
 80028ac:	003d08ff 	.word	0x003d08ff
 80028b0:	431bde83 	.word	0x431bde83
 80028b4:	10624dd3 	.word	0x10624dd3

080028b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b088      	sub	sp, #32
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	607a      	str	r2, [r7, #4]
 80028c2:	461a      	mov	r2, r3
 80028c4:	460b      	mov	r3, r1
 80028c6:	817b      	strh	r3, [r7, #10]
 80028c8:	4613      	mov	r3, r2
 80028ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028cc:	f7ff fba6 	bl	800201c <HAL_GetTick>
 80028d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b20      	cmp	r3, #32
 80028dc:	f040 80e0 	bne.w	8002aa0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2319      	movs	r3, #25
 80028e6:	2201      	movs	r2, #1
 80028e8:	4970      	ldr	r1, [pc, #448]	@ (8002aac <HAL_I2C_Master_Transmit+0x1f4>)
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 fe2e 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80028f6:	2302      	movs	r3, #2
 80028f8:	e0d3      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002900:	2b01      	cmp	r3, #1
 8002902:	d101      	bne.n	8002908 <HAL_I2C_Master_Transmit+0x50>
 8002904:	2302      	movs	r3, #2
 8002906:	e0cc      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b01      	cmp	r3, #1
 800291c:	d007      	beq.n	800292e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0201 	orr.w	r2, r2, #1
 800292c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800293c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2221      	movs	r2, #33	@ 0x21
 8002942:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2210      	movs	r2, #16
 800294a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2200      	movs	r2, #0
 8002952:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	893a      	ldrh	r2, [r7, #8]
 800295e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002964:	b29a      	uxth	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	4a50      	ldr	r2, [pc, #320]	@ (8002ab0 <HAL_I2C_Master_Transmit+0x1f8>)
 800296e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002970:	8979      	ldrh	r1, [r7, #10]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	6a3a      	ldr	r2, [r7, #32]
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f000 fc02 	bl	8003180 <I2C_MasterRequestWrite>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e08d      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002986:	2300      	movs	r3, #0
 8002988:	613b      	str	r3, [r7, #16]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800299c:	e066      	b.n	8002a6c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	6a39      	ldr	r1, [r7, #32]
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f000 feec 	bl	8003780 <I2C_WaitOnTXEFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00d      	beq.n	80029ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d107      	bne.n	80029c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e06b      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ce:	781a      	ldrb	r2, [r3, #0]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029da:	1c5a      	adds	r2, r3, #1
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f2:	3b01      	subs	r3, #1
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	f003 0304 	and.w	r3, r3, #4
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d11b      	bne.n	8002a40 <HAL_I2C_Master_Transmit+0x188>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d017      	beq.n	8002a40 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a14:	781a      	ldrb	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	1c5a      	adds	r2, r3, #1
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	b29a      	uxth	r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	6a39      	ldr	r1, [r7, #32]
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 fee3 	bl	8003810 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00d      	beq.n	8002a6c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d107      	bne.n	8002a68 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a66:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e01a      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d194      	bne.n	800299e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	e000      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002aa0:	2302      	movs	r3, #2
  }
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3718      	adds	r7, #24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	00100002 	.word	0x00100002
 8002ab0:	ffff0000 	.word	0xffff0000

08002ab4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08c      	sub	sp, #48	@ 0x30
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	817b      	strh	r3, [r7, #10]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002acc:	f7ff faa6 	bl	800201c <HAL_GetTick>
 8002ad0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b20      	cmp	r3, #32
 8002adc:	f040 824b 	bne.w	8002f76 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	2319      	movs	r3, #25
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	497f      	ldr	r1, [pc, #508]	@ (8002ce8 <HAL_I2C_Master_Receive+0x234>)
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 fd2e 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
 8002af8:	e23e      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d101      	bne.n	8002b08 <HAL_I2C_Master_Receive+0x54>
 8002b04:	2302      	movs	r3, #2
 8002b06:	e237      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d007      	beq.n	8002b2e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f042 0201 	orr.w	r2, r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2222      	movs	r2, #34	@ 0x22
 8002b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2210      	movs	r2, #16
 8002b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	893a      	ldrh	r2, [r7, #8]
 8002b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a5f      	ldr	r2, [pc, #380]	@ (8002cec <HAL_I2C_Master_Receive+0x238>)
 8002b6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b70:	8979      	ldrh	r1, [r7, #10]
 8002b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b76:	68f8      	ldr	r0, [r7, #12]
 8002b78:	f000 fb84 	bl	8003284 <I2C_MasterRequestRead>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e1f8      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d113      	bne.n	8002bb6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	61fb      	str	r3, [r7, #28]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	61fb      	str	r3, [r7, #28]
 8002ba2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	e1cc      	b.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d11e      	bne.n	8002bfc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bcc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bce:	b672      	cpsid	i
}
 8002bd0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	61bb      	str	r3, [r7, #24]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	61bb      	str	r3, [r7, #24]
 8002be6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bf6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002bf8:	b662      	cpsie	i
}
 8002bfa:	e035      	b.n	8002c68 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d11e      	bne.n	8002c42 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c12:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c14:	b672      	cpsid	i
}
 8002c16:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	617b      	str	r3, [r7, #20]
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c3e:	b662      	cpsie	i
}
 8002c40:	e012      	b.n	8002c68 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002c50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c52:	2300      	movs	r3, #0
 8002c54:	613b      	str	r3, [r7, #16]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	613b      	str	r3, [r7, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002c68:	e172      	b.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	f200 811f 	bhi.w	8002eb2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d123      	bne.n	8002cc4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fe0d 	bl	80038a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e173      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691a      	ldr	r2, [r3, #16]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002cc2:	e145      	b.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d152      	bne.n	8002d72 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	4906      	ldr	r1, [pc, #24]	@ (8002cf0 <HAL_I2C_Master_Receive+0x23c>)
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 fc38 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d008      	beq.n	8002cf4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e148      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
 8002ce6:	bf00      	nop
 8002ce8:	00100002 	.word	0x00100002
 8002cec:	ffff0000 	.word	0xffff0000
 8002cf0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf4:	b672      	cpsid	i
}
 8002cf6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	1c5a      	adds	r2, r3, #1
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d24:	3b01      	subs	r3, #1
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	3b01      	subs	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002d3a:	b662      	cpsie	i
}
 8002d3c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d70:	e0ee      	b.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d78:	2200      	movs	r2, #0
 8002d7a:	4981      	ldr	r1, [pc, #516]	@ (8002f80 <HAL_I2C_Master_Receive+0x4cc>)
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fbe5 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0f5      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d9a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002d9c:	b672      	cpsid	i
}
 8002d9e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	691a      	ldr	r2, [r3, #16]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dbc:	3b01      	subs	r3, #1
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002dd2:	4b6c      	ldr	r3, [pc, #432]	@ (8002f84 <HAL_I2C_Master_Receive+0x4d0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	08db      	lsrs	r3, r3, #3
 8002dd8:	4a6b      	ldr	r2, [pc, #428]	@ (8002f88 <HAL_I2C_Master_Receive+0x4d4>)
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	0a1a      	lsrs	r2, r3, #8
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	00da      	lsls	r2, r3, #3
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	3b01      	subs	r3, #1
 8002df0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002df2:	6a3b      	ldr	r3, [r7, #32]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d118      	bne.n	8002e2a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	f043 0220 	orr.w	r2, r3, #32
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002e1a:	b662      	cpsie	i
}
 8002e1c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e0a6      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d1d9      	bne.n	8002dec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e7a:	b662      	cpsie	i
}
 8002e7c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	691a      	ldr	r2, [r3, #16]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e88:	b2d2      	uxtb	r2, r2
 8002e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	1c5a      	adds	r2, r3, #1
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	b29a      	uxth	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	3b01      	subs	r3, #1
 8002eaa:	b29a      	uxth	r2, r3
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002eb0:	e04e      	b.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002eb4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fcf2 	bl	80038a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e058      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	691a      	ldr	r2, [r3, #16]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed8:	1c5a      	adds	r2, r3, #1
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	3b01      	subs	r3, #1
 8002ef2:	b29a      	uxth	r2, r3
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	f003 0304 	and.w	r3, r3, #4
 8002f02:	2b04      	cmp	r3, #4
 8002f04:	d124      	bne.n	8002f50 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d107      	bne.n	8002f1e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f1c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	691a      	ldr	r2, [r3, #16]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	b2d2      	uxtb	r2, r2
 8002f2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f47f ae88 	bne.w	8002c6a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2220      	movs	r2, #32
 8002f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f72:	2300      	movs	r3, #0
 8002f74:	e000      	b.n	8002f78 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002f76:	2302      	movs	r3, #2
  }
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3728      	adds	r7, #40	@ 0x28
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	00010004 	.word	0x00010004
 8002f84:	20000000 	.word	0x20000000
 8002f88:	14f8b589 	.word	0x14f8b589

08002f8c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	4608      	mov	r0, r1
 8002f96:	4611      	mov	r1, r2
 8002f98:	461a      	mov	r2, r3
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	817b      	strh	r3, [r7, #10]
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	813b      	strh	r3, [r7, #8]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fa6:	f7ff f839 	bl	800201c <HAL_GetTick>
 8002faa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b20      	cmp	r3, #32
 8002fb6:	f040 80d9 	bne.w	800316c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	2319      	movs	r3, #25
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	496d      	ldr	r1, [pc, #436]	@ (8003178 <HAL_I2C_Mem_Write+0x1ec>)
 8002fc4:	68f8      	ldr	r0, [r7, #12]
 8002fc6:	f000 fac1 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e0cc      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d101      	bne.n	8002fe2 <HAL_I2C_Mem_Write+0x56>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	e0c5      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d007      	beq.n	8003008 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003016:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2221      	movs	r2, #33	@ 0x21
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2240      	movs	r2, #64	@ 0x40
 8003024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a3a      	ldr	r2, [r7, #32]
 8003032:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003038:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	4a4d      	ldr	r2, [pc, #308]	@ (800317c <HAL_I2C_Mem_Write+0x1f0>)
 8003048:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800304a:	88f8      	ldrh	r0, [r7, #6]
 800304c:	893a      	ldrh	r2, [r7, #8]
 800304e:	8979      	ldrh	r1, [r7, #10]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	9301      	str	r3, [sp, #4]
 8003054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	4603      	mov	r3, r0
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f9e0 	bl	8003420 <I2C_RequestMemoryWrite>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d052      	beq.n	800310c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e081      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 fb86 	bl	8003780 <I2C_WaitOnTXEFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00d      	beq.n	8003096 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b04      	cmp	r3, #4
 8003080:	d107      	bne.n	8003092 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003090:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e06b      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	781a      	ldrb	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030bc:	b29b      	uxth	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d11b      	bne.n	800310c <HAL_I2C_Mem_Write+0x180>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d017      	beq.n	800310c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f6:	3b01      	subs	r3, #1
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1aa      	bne.n	800306a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 fb79 	bl	8003810 <I2C_WaitOnBTFFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d00d      	beq.n	8003140 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003128:	2b04      	cmp	r3, #4
 800312a:	d107      	bne.n	800313c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800313a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e016      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003168:	2300      	movs	r3, #0
 800316a:	e000      	b.n	800316e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800316c:	2302      	movs	r3, #2
  }
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	00100002 	.word	0x00100002
 800317c:	ffff0000 	.word	0xffff0000

08003180 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af02      	add	r7, sp, #8
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	460b      	mov	r3, r1
 800318e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003194:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2b08      	cmp	r3, #8
 800319a:	d006      	beq.n	80031aa <I2C_MasterRequestWrite+0x2a>
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d003      	beq.n	80031aa <I2C_MasterRequestWrite+0x2a>
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031a8:	d108      	bne.n	80031bc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	e00b      	b.n	80031d4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c0:	2b12      	cmp	r3, #18
 80031c2:	d107      	bne.n	80031d4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f9b3 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00d      	beq.n	8003208 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80031fa:	d103      	bne.n	8003204 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003202:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e035      	b.n	8003274 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003210:	d108      	bne.n	8003224 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003212:	897b      	ldrh	r3, [r7, #10]
 8003214:	b2db      	uxtb	r3, r3
 8003216:	461a      	mov	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003220:	611a      	str	r2, [r3, #16]
 8003222:	e01b      	b.n	800325c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003224:	897b      	ldrh	r3, [r7, #10]
 8003226:	11db      	asrs	r3, r3, #7
 8003228:	b2db      	uxtb	r3, r3
 800322a:	f003 0306 	and.w	r3, r3, #6
 800322e:	b2db      	uxtb	r3, r3
 8003230:	f063 030f 	orn	r3, r3, #15
 8003234:	b2da      	uxtb	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	490e      	ldr	r1, [pc, #56]	@ (800327c <I2C_MasterRequestWrite+0xfc>)
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 f9fc 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e010      	b.n	8003274 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003252:	897b      	ldrh	r3, [r7, #10]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	4907      	ldr	r1, [pc, #28]	@ (8003280 <I2C_MasterRequestWrite+0x100>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f9ec 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e000      	b.n	8003274 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3718      	adds	r7, #24
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	00010008 	.word	0x00010008
 8003280:	00010002 	.word	0x00010002

08003284 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af02      	add	r7, sp, #8
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	607a      	str	r2, [r7, #4]
 800328e:	603b      	str	r3, [r7, #0]
 8003290:	460b      	mov	r3, r1
 8003292:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003298:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80032a8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d006      	beq.n	80032be <I2C_MasterRequestRead+0x3a>
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d003      	beq.n	80032be <I2C_MasterRequestRead+0x3a>
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80032bc:	d108      	bne.n	80032d0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	e00b      	b.n	80032e8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d4:	2b11      	cmp	r3, #17
 80032d6:	d107      	bne.n	80032e8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 f929 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d00d      	beq.n	800331c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800330a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800330e:	d103      	bne.n	8003318 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003316:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e079      	b.n	8003410 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003324:	d108      	bne.n	8003338 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003326:	897b      	ldrh	r3, [r7, #10]
 8003328:	b2db      	uxtb	r3, r3
 800332a:	f043 0301 	orr.w	r3, r3, #1
 800332e:	b2da      	uxtb	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	611a      	str	r2, [r3, #16]
 8003336:	e05f      	b.n	80033f8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003338:	897b      	ldrh	r3, [r7, #10]
 800333a:	11db      	asrs	r3, r3, #7
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f003 0306 	and.w	r3, r3, #6
 8003342:	b2db      	uxtb	r3, r3
 8003344:	f063 030f 	orn	r3, r3, #15
 8003348:	b2da      	uxtb	r2, r3
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	4930      	ldr	r1, [pc, #192]	@ (8003418 <I2C_MasterRequestRead+0x194>)
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 f972 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e054      	b.n	8003410 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003366:	897b      	ldrh	r3, [r7, #10]
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	4929      	ldr	r1, [pc, #164]	@ (800341c <I2C_MasterRequestRead+0x198>)
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f962 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e044      	b.n	8003410 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033aa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	9300      	str	r3, [sp, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 f8c7 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00d      	beq.n	80033e0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033d2:	d103      	bne.n	80033dc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033da:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e017      	b.n	8003410 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80033e0:	897b      	ldrh	r3, [r7, #10]
 80033e2:	11db      	asrs	r3, r3, #7
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f003 0306 	and.w	r3, r3, #6
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f063 030e 	orn	r3, r3, #14
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	4907      	ldr	r1, [pc, #28]	@ (800341c <I2C_MasterRequestRead+0x198>)
 80033fe:	68f8      	ldr	r0, [r7, #12]
 8003400:	f000 f91e 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d001      	beq.n	800340e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e000      	b.n	8003410 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800340e:	2300      	movs	r3, #0
}
 8003410:	4618      	mov	r0, r3
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	00010008 	.word	0x00010008
 800341c:	00010002 	.word	0x00010002

08003420 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af02      	add	r7, sp, #8
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	4608      	mov	r0, r1
 800342a:	4611      	mov	r1, r2
 800342c:	461a      	mov	r2, r3
 800342e:	4603      	mov	r3, r0
 8003430:	817b      	strh	r3, [r7, #10]
 8003432:	460b      	mov	r3, r1
 8003434:	813b      	strh	r3, [r7, #8]
 8003436:	4613      	mov	r3, r2
 8003438:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003448:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	2200      	movs	r2, #0
 8003452:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 f878 	bl	800354c <I2C_WaitOnFlagUntilTimeout>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00d      	beq.n	800347e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003470:	d103      	bne.n	800347a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003478:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e05f      	b.n	800353e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800347e:	897b      	ldrh	r3, [r7, #10]
 8003480:	b2db      	uxtb	r3, r3
 8003482:	461a      	mov	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800348c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800348e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003490:	6a3a      	ldr	r2, [r7, #32]
 8003492:	492d      	ldr	r1, [pc, #180]	@ (8003548 <I2C_RequestMemoryWrite+0x128>)
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 f8d3 	bl	8003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e04c      	b.n	800353e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a4:	2300      	movs	r3, #0
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	695b      	ldr	r3, [r3, #20]
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034bc:	6a39      	ldr	r1, [r7, #32]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f95e 	bl	8003780 <I2C_WaitOnTXEFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00d      	beq.n	80034e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d107      	bne.n	80034e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e02b      	b.n	800353e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034e6:	88fb      	ldrh	r3, [r7, #6]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d105      	bne.n	80034f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034ec:	893b      	ldrh	r3, [r7, #8]
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	611a      	str	r2, [r3, #16]
 80034f6:	e021      	b.n	800353c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034f8:	893b      	ldrh	r3, [r7, #8]
 80034fa:	0a1b      	lsrs	r3, r3, #8
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003506:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003508:	6a39      	ldr	r1, [r7, #32]
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 f938 	bl	8003780 <I2C_WaitOnTXEFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00d      	beq.n	8003532 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351a:	2b04      	cmp	r3, #4
 800351c:	d107      	bne.n	800352e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800352c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800352e:	2301      	movs	r3, #1
 8003530:	e005      	b.n	800353e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003532:	893b      	ldrh	r3, [r7, #8]
 8003534:	b2da      	uxtb	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3718      	adds	r7, #24
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	00010002 	.word	0x00010002

0800354c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800355c:	e048      	b.n	80035f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003564:	d044      	beq.n	80035f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003566:	f7fe fd59 	bl	800201c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d302      	bcc.n	800357c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d139      	bne.n	80035f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	0c1b      	lsrs	r3, r3, #16
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10d      	bne.n	80035a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	43da      	mvns	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4013      	ands	r3, r2
 8003592:	b29b      	uxth	r3, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	bf0c      	ite	eq
 8003598:	2301      	moveq	r3, #1
 800359a:	2300      	movne	r3, #0
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	e00c      	b.n	80035bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	43da      	mvns	r2, r3
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	4013      	ands	r3, r2
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	bf0c      	ite	eq
 80035b4:	2301      	moveq	r3, #1
 80035b6:	2300      	movne	r3, #0
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	461a      	mov	r2, r3
 80035bc:	79fb      	ldrb	r3, [r7, #7]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d116      	bne.n	80035f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2220      	movs	r2, #32
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035dc:	f043 0220 	orr.w	r2, r3, #32
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e023      	b.n	8003638 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	0c1b      	lsrs	r3, r3, #16
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d10d      	bne.n	8003616 <I2C_WaitOnFlagUntilTimeout+0xca>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	43da      	mvns	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	4013      	ands	r3, r2
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	e00c      	b.n	8003630 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	43da      	mvns	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4013      	ands	r3, r2
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	461a      	mov	r2, r3
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	429a      	cmp	r2, r3
 8003634:	d093      	beq.n	800355e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800364e:	e071      	b.n	8003734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800365e:	d123      	bne.n	80036a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	f043 0204 	orr.w	r2, r3, #4
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e067      	b.n	8003778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ae:	d041      	beq.n	8003734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036b0:	f7fe fcb4 	bl	800201c <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d302      	bcc.n	80036c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d136      	bne.n	8003734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	0c1b      	lsrs	r3, r3, #16
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d10c      	bne.n	80036ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	43da      	mvns	r2, r3
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	4013      	ands	r3, r2
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf14      	ite	ne
 80036e2:	2301      	movne	r3, #1
 80036e4:	2300      	moveq	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	e00b      	b.n	8003702 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	43da      	mvns	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	4013      	ands	r3, r2
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf14      	ite	ne
 80036fc:	2301      	movne	r3, #1
 80036fe:	2300      	moveq	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d016      	beq.n	8003734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003720:	f043 0220 	orr.w	r2, r3, #32
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e021      	b.n	8003778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	0c1b      	lsrs	r3, r3, #16
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b01      	cmp	r3, #1
 800373c:	d10c      	bne.n	8003758 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	43da      	mvns	r2, r3
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	4013      	ands	r3, r2
 800374a:	b29b      	uxth	r3, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	bf14      	ite	ne
 8003750:	2301      	movne	r3, #1
 8003752:	2300      	moveq	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e00b      	b.n	8003770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	43da      	mvns	r2, r3
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	4013      	ands	r3, r2
 8003764:	b29b      	uxth	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	bf14      	ite	ne
 800376a:	2301      	movne	r3, #1
 800376c:	2300      	moveq	r3, #0
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	f47f af6d 	bne.w	8003650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3710      	adds	r7, #16
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800378c:	e034      	b.n	80037f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800378e:	68f8      	ldr	r0, [r7, #12]
 8003790:	f000 f8e3 	bl	800395a <I2C_IsAcknowledgeFailed>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e034      	b.n	8003808 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d028      	beq.n	80037f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037a6:	f7fe fc39 	bl	800201c <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d302      	bcc.n	80037bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d11d      	bne.n	80037f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037c6:	2b80      	cmp	r3, #128	@ 0x80
 80037c8:	d016      	beq.n	80037f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	f043 0220 	orr.w	r2, r3, #32
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e007      	b.n	8003808 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003802:	2b80      	cmp	r3, #128	@ 0x80
 8003804:	d1c3      	bne.n	800378e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800381c:	e034      	b.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 f89b 	bl	800395a <I2C_IsAcknowledgeFailed>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e034      	b.n	8003898 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d028      	beq.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003836:	f7fe fbf1 	bl	800201c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	68ba      	ldr	r2, [r7, #8]
 8003842:	429a      	cmp	r2, r3
 8003844:	d302      	bcc.n	800384c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d11d      	bne.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	f003 0304 	and.w	r3, r3, #4
 8003856:	2b04      	cmp	r3, #4
 8003858:	d016      	beq.n	8003888 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2220      	movs	r2, #32
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	f043 0220 	orr.w	r2, r3, #32
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e007      	b.n	8003898 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	f003 0304 	and.w	r3, r3, #4
 8003892:	2b04      	cmp	r3, #4
 8003894:	d1c3      	bne.n	800381e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038ac:	e049      	b.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	f003 0310 	and.w	r3, r3, #16
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d119      	bne.n	80038f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f06f 0210 	mvn.w	r2, #16
 80038c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e030      	b.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f0:	f7fe fb94 	bl	800201c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	68ba      	ldr	r2, [r7, #8]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d302      	bcc.n	8003906 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11d      	bne.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003910:	2b40      	cmp	r3, #64	@ 0x40
 8003912:	d016      	beq.n	8003942 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2220      	movs	r2, #32
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e007      	b.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b40      	cmp	r3, #64	@ 0x40
 800394e:	d1ae      	bne.n	80038ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3710      	adds	r7, #16
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003970:	d11b      	bne.n	80039aa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800397a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2220      	movs	r2, #32
 8003986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	f043 0204 	orr.w	r2, r3, #4
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr
	...

080039b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b086      	sub	sp, #24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e272      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f000 8087 	beq.w	8003ae6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039d8:	4b92      	ldr	r3, [pc, #584]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	f003 030c 	and.w	r3, r3, #12
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	d00c      	beq.n	80039fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039e4:	4b8f      	ldr	r3, [pc, #572]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f003 030c 	and.w	r3, r3, #12
 80039ec:	2b08      	cmp	r3, #8
 80039ee:	d112      	bne.n	8003a16 <HAL_RCC_OscConfig+0x5e>
 80039f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039fc:	d10b      	bne.n	8003a16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039fe:	4b89      	ldr	r3, [pc, #548]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d06c      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x12c>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d168      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e24c      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a1e:	d106      	bne.n	8003a2e <HAL_RCC_OscConfig+0x76>
 8003a20:	4b80      	ldr	r3, [pc, #512]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a7f      	ldr	r2, [pc, #508]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	e02e      	b.n	8003a8c <HAL_RCC_OscConfig+0xd4>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCC_OscConfig+0x98>
 8003a36:	4b7b      	ldr	r3, [pc, #492]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a7a      	ldr	r2, [pc, #488]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b78      	ldr	r3, [pc, #480]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a77      	ldr	r2, [pc, #476]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	e01d      	b.n	8003a8c <HAL_RCC_OscConfig+0xd4>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a58:	d10c      	bne.n	8003a74 <HAL_RCC_OscConfig+0xbc>
 8003a5a:	4b72      	ldr	r3, [pc, #456]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a71      	ldr	r2, [pc, #452]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a64:	6013      	str	r3, [r2, #0]
 8003a66:	4b6f      	ldr	r3, [pc, #444]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a6e      	ldr	r2, [pc, #440]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a70:	6013      	str	r3, [r2, #0]
 8003a72:	e00b      	b.n	8003a8c <HAL_RCC_OscConfig+0xd4>
 8003a74:	4b6b      	ldr	r3, [pc, #428]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a6a      	ldr	r2, [pc, #424]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a7e:	6013      	str	r3, [r2, #0]
 8003a80:	4b68      	ldr	r3, [pc, #416]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a67      	ldr	r2, [pc, #412]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003a86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d013      	beq.n	8003abc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a94:	f7fe fac2 	bl	800201c <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a9c:	f7fe fabe 	bl	800201c <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b64      	cmp	r3, #100	@ 0x64
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e200      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aae:	4b5d      	ldr	r3, [pc, #372]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0f0      	beq.n	8003a9c <HAL_RCC_OscConfig+0xe4>
 8003aba:	e014      	b.n	8003ae6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fe faae 	bl	800201c <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac4:	f7fe faaa 	bl	800201c <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b64      	cmp	r3, #100	@ 0x64
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e1ec      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad6:	4b53      	ldr	r3, [pc, #332]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f0      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x10c>
 8003ae2:	e000      	b.n	8003ae6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d063      	beq.n	8003bba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003af2:	4b4c      	ldr	r3, [pc, #304]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 030c 	and.w	r3, r3, #12
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00b      	beq.n	8003b16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003afe:	4b49      	ldr	r3, [pc, #292]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b08      	cmp	r3, #8
 8003b08:	d11c      	bne.n	8003b44 <HAL_RCC_OscConfig+0x18c>
 8003b0a:	4b46      	ldr	r3, [pc, #280]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d116      	bne.n	8003b44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b16:	4b43      	ldr	r3, [pc, #268]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d005      	beq.n	8003b2e <HAL_RCC_OscConfig+0x176>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d001      	beq.n	8003b2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e1c0      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2e:	4b3d      	ldr	r3, [pc, #244]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	4939      	ldr	r1, [pc, #228]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	e03a      	b.n	8003bba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d020      	beq.n	8003b8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b4c:	4b36      	ldr	r3, [pc, #216]	@ (8003c28 <HAL_RCC_OscConfig+0x270>)
 8003b4e:	2201      	movs	r2, #1
 8003b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b52:	f7fe fa63 	bl	800201c <HAL_GetTick>
 8003b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b58:	e008      	b.n	8003b6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b5a:	f7fe fa5f 	bl	800201c <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d901      	bls.n	8003b6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e1a1      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0f0      	beq.n	8003b5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b78:	4b2a      	ldr	r3, [pc, #168]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	4927      	ldr	r1, [pc, #156]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	600b      	str	r3, [r1, #0]
 8003b8c:	e015      	b.n	8003bba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b8e:	4b26      	ldr	r3, [pc, #152]	@ (8003c28 <HAL_RCC_OscConfig+0x270>)
 8003b90:	2200      	movs	r2, #0
 8003b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b94:	f7fe fa42 	bl	800201c <HAL_GetTick>
 8003b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b9a:	e008      	b.n	8003bae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9c:	f7fe fa3e 	bl	800201c <HAL_GetTick>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e180      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bae:	4b1d      	ldr	r3, [pc, #116]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1f0      	bne.n	8003b9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d03a      	beq.n	8003c3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d019      	beq.n	8003c02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bce:	4b17      	ldr	r3, [pc, #92]	@ (8003c2c <HAL_RCC_OscConfig+0x274>)
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd4:	f7fe fa22 	bl	800201c <HAL_GetTick>
 8003bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bda:	e008      	b.n	8003bee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bdc:	f7fe fa1e 	bl	800201c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e160      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bee:	4b0d      	ldr	r3, [pc, #52]	@ (8003c24 <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d0f0      	beq.n	8003bdc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bfa:	2001      	movs	r0, #1
 8003bfc:	f000 face 	bl	800419c <RCC_Delay>
 8003c00:	e01c      	b.n	8003c3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c02:	4b0a      	ldr	r3, [pc, #40]	@ (8003c2c <HAL_RCC_OscConfig+0x274>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c08:	f7fe fa08 	bl	800201c <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c0e:	e00f      	b.n	8003c30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c10:	f7fe fa04 	bl	800201c <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	2b02      	cmp	r3, #2
 8003c1c:	d908      	bls.n	8003c30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e146      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
 8003c22:	bf00      	nop
 8003c24:	40021000 	.word	0x40021000
 8003c28:	42420000 	.word	0x42420000
 8003c2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c30:	4b92      	ldr	r3, [pc, #584]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1e9      	bne.n	8003c10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 80a6 	beq.w	8003d96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c4e:	4b8b      	ldr	r3, [pc, #556]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003c50:	69db      	ldr	r3, [r3, #28]
 8003c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10d      	bne.n	8003c76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c5a:	4b88      	ldr	r3, [pc, #544]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	4a87      	ldr	r2, [pc, #540]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c64:	61d3      	str	r3, [r2, #28]
 8003c66:	4b85      	ldr	r3, [pc, #532]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c6e:	60bb      	str	r3, [r7, #8]
 8003c70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c72:	2301      	movs	r3, #1
 8003c74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c76:	4b82      	ldr	r3, [pc, #520]	@ (8003e80 <HAL_RCC_OscConfig+0x4c8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d118      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c82:	4b7f      	ldr	r3, [pc, #508]	@ (8003e80 <HAL_RCC_OscConfig+0x4c8>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a7e      	ldr	r2, [pc, #504]	@ (8003e80 <HAL_RCC_OscConfig+0x4c8>)
 8003c88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c8e:	f7fe f9c5 	bl	800201c <HAL_GetTick>
 8003c92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c94:	e008      	b.n	8003ca8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c96:	f7fe f9c1 	bl	800201c <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b64      	cmp	r3, #100	@ 0x64
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e103      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ca8:	4b75      	ldr	r3, [pc, #468]	@ (8003e80 <HAL_RCC_OscConfig+0x4c8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0f0      	beq.n	8003c96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d106      	bne.n	8003cca <HAL_RCC_OscConfig+0x312>
 8003cbc:	4b6f      	ldr	r3, [pc, #444]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cc2:	f043 0301 	orr.w	r3, r3, #1
 8003cc6:	6213      	str	r3, [r2, #32]
 8003cc8:	e02d      	b.n	8003d26 <HAL_RCC_OscConfig+0x36e>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10c      	bne.n	8003cec <HAL_RCC_OscConfig+0x334>
 8003cd2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4a69      	ldr	r2, [pc, #420]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	6213      	str	r3, [r2, #32]
 8003cde:	4b67      	ldr	r3, [pc, #412]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a66      	ldr	r2, [pc, #408]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003ce4:	f023 0304 	bic.w	r3, r3, #4
 8003ce8:	6213      	str	r3, [r2, #32]
 8003cea:	e01c      	b.n	8003d26 <HAL_RCC_OscConfig+0x36e>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	2b05      	cmp	r3, #5
 8003cf2:	d10c      	bne.n	8003d0e <HAL_RCC_OscConfig+0x356>
 8003cf4:	4b61      	ldr	r3, [pc, #388]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	4a60      	ldr	r2, [pc, #384]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003cfa:	f043 0304 	orr.w	r3, r3, #4
 8003cfe:	6213      	str	r3, [r2, #32]
 8003d00:	4b5e      	ldr	r3, [pc, #376]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	4a5d      	ldr	r2, [pc, #372]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	6213      	str	r3, [r2, #32]
 8003d0c:	e00b      	b.n	8003d26 <HAL_RCC_OscConfig+0x36e>
 8003d0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	4a5a      	ldr	r2, [pc, #360]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d14:	f023 0301 	bic.w	r3, r3, #1
 8003d18:	6213      	str	r3, [r2, #32]
 8003d1a:	4b58      	ldr	r3, [pc, #352]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a57      	ldr	r2, [pc, #348]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68db      	ldr	r3, [r3, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d015      	beq.n	8003d5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d2e:	f7fe f975 	bl	800201c <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d34:	e00a      	b.n	8003d4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d36:	f7fe f971 	bl	800201c <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e0b1      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	f003 0302 	and.w	r3, r3, #2
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0ee      	beq.n	8003d36 <HAL_RCC_OscConfig+0x37e>
 8003d58:	e014      	b.n	8003d84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d5a:	f7fe f95f 	bl	800201c <HAL_GetTick>
 8003d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d60:	e00a      	b.n	8003d78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d62:	f7fe f95b 	bl	800201c <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e09b      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d78:	4b40      	ldr	r3, [pc, #256]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1ee      	bne.n	8003d62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d84:	7dfb      	ldrb	r3, [r7, #23]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d105      	bne.n	8003d96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	4a3b      	ldr	r2, [pc, #236]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003d90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 8087 	beq.w	8003eae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003da0:	4b36      	ldr	r3, [pc, #216]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	f003 030c 	and.w	r3, r3, #12
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	d061      	beq.n	8003e70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d146      	bne.n	8003e42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db4:	4b33      	ldr	r3, [pc, #204]	@ (8003e84 <HAL_RCC_OscConfig+0x4cc>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dba:	f7fe f92f 	bl	800201c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc2:	f7fe f92b 	bl	800201c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e06d      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dd4:	4b29      	ldr	r3, [pc, #164]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1f0      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003de8:	d108      	bne.n	8003dfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dea:	4b24      	ldr	r3, [pc, #144]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	4921      	ldr	r1, [pc, #132]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6a19      	ldr	r1, [r3, #32]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0c:	430b      	orrs	r3, r1
 8003e0e:	491b      	ldr	r1, [pc, #108]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e14:	4b1b      	ldr	r3, [pc, #108]	@ (8003e84 <HAL_RCC_OscConfig+0x4cc>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1a:	f7fe f8ff 	bl	800201c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e22:	f7fe f8fb 	bl	800201c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e03d      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x46a>
 8003e40:	e035      	b.n	8003eae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e42:	4b10      	ldr	r3, [pc, #64]	@ (8003e84 <HAL_RCC_OscConfig+0x4cc>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e48:	f7fe f8e8 	bl	800201c <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e50:	f7fe f8e4 	bl	800201c <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e026      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e62:	4b06      	ldr	r3, [pc, #24]	@ (8003e7c <HAL_RCC_OscConfig+0x4c4>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x498>
 8003e6e:	e01e      	b.n	8003eae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d107      	bne.n	8003e88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e019      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	40007000 	.word	0x40007000
 8003e84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e88:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb8 <HAL_RCC_OscConfig+0x500>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d106      	bne.n	8003eaa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40021000 	.word	0x40021000

08003ebc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d101      	bne.n	8003ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e0d0      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed0:	4b6a      	ldr	r3, [pc, #424]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d910      	bls.n	8003f00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ede:	4b67      	ldr	r3, [pc, #412]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f023 0207 	bic.w	r2, r3, #7
 8003ee6:	4965      	ldr	r1, [pc, #404]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eee:	4b63      	ldr	r3, [pc, #396]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	683a      	ldr	r2, [r7, #0]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e0b8      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d020      	beq.n	8003f4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f18:	4b59      	ldr	r3, [pc, #356]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	4a58      	ldr	r2, [pc, #352]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0308 	and.w	r3, r3, #8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d005      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f30:	4b53      	ldr	r3, [pc, #332]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	4a52      	ldr	r2, [pc, #328]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f36:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f3c:	4b50      	ldr	r3, [pc, #320]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	494d      	ldr	r1, [pc, #308]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d040      	beq.n	8003fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d107      	bne.n	8003f72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	4b47      	ldr	r3, [pc, #284]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d115      	bne.n	8003f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e07f      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d107      	bne.n	8003f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f7a:	4b41      	ldr	r3, [pc, #260]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d109      	bne.n	8003f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e073      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8a:	4b3d      	ldr	r3, [pc, #244]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e06b      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f9a:	4b39      	ldr	r3, [pc, #228]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f023 0203 	bic.w	r2, r3, #3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	4936      	ldr	r1, [pc, #216]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fac:	f7fe f836 	bl	800201c <HAL_GetTick>
 8003fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb4:	f7fe f832 	bl	800201c <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e053      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fca:	4b2d      	ldr	r3, [pc, #180]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f003 020c 	and.w	r2, r3, #12
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d1eb      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fdc:	4b27      	ldr	r3, [pc, #156]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0307 	and.w	r3, r3, #7
 8003fe4:	683a      	ldr	r2, [r7, #0]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d210      	bcs.n	800400c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fea:	4b24      	ldr	r3, [pc, #144]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f023 0207 	bic.w	r2, r3, #7
 8003ff2:	4922      	ldr	r1, [pc, #136]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffa:	4b20      	ldr	r3, [pc, #128]	@ (800407c <HAL_RCC_ClockConfig+0x1c0>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	429a      	cmp	r2, r3
 8004006:	d001      	beq.n	800400c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e032      	b.n	8004072 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0304 	and.w	r3, r3, #4
 8004014:	2b00      	cmp	r3, #0
 8004016:	d008      	beq.n	800402a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004018:	4b19      	ldr	r3, [pc, #100]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	4916      	ldr	r1, [pc, #88]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	2b00      	cmp	r3, #0
 8004034:	d009      	beq.n	800404a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004036:	4b12      	ldr	r3, [pc, #72]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	00db      	lsls	r3, r3, #3
 8004044:	490e      	ldr	r1, [pc, #56]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8004046:	4313      	orrs	r3, r2
 8004048:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800404a:	f000 f821 	bl	8004090 <HAL_RCC_GetSysClockFreq>
 800404e:	4602      	mov	r2, r0
 8004050:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	091b      	lsrs	r3, r3, #4
 8004056:	f003 030f 	and.w	r3, r3, #15
 800405a:	490a      	ldr	r1, [pc, #40]	@ (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 800405c:	5ccb      	ldrb	r3, [r1, r3]
 800405e:	fa22 f303 	lsr.w	r3, r2, r3
 8004062:	4a09      	ldr	r2, [pc, #36]	@ (8004088 <HAL_RCC_ClockConfig+0x1cc>)
 8004064:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004066:	4b09      	ldr	r3, [pc, #36]	@ (800408c <HAL_RCC_ClockConfig+0x1d0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f7fd ff94 	bl	8001f98 <HAL_InitTick>

  return HAL_OK;
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	40022000 	.word	0x40022000
 8004080:	40021000 	.word	0x40021000
 8004084:	080084d0 	.word	0x080084d0
 8004088:	20000000 	.word	0x20000000
 800408c:	20000004 	.word	0x20000004

08004090 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004090:	b480      	push	{r7}
 8004092:	b087      	sub	sp, #28
 8004094:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004096:	2300      	movs	r3, #0
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	2300      	movs	r3, #0
 800409c:	60bb      	str	r3, [r7, #8]
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	2300      	movs	r3, #0
 80040a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x94>)
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 030c 	and.w	r3, r3, #12
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d002      	beq.n	80040c0 <HAL_RCC_GetSysClockFreq+0x30>
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d003      	beq.n	80040c6 <HAL_RCC_GetSysClockFreq+0x36>
 80040be:	e027      	b.n	8004110 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040c0:	4b19      	ldr	r3, [pc, #100]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x98>)
 80040c2:	613b      	str	r3, [r7, #16]
      break;
 80040c4:	e027      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	0c9b      	lsrs	r3, r3, #18
 80040ca:	f003 030f 	and.w	r3, r3, #15
 80040ce:	4a17      	ldr	r2, [pc, #92]	@ (800412c <HAL_RCC_GetSysClockFreq+0x9c>)
 80040d0:	5cd3      	ldrb	r3, [r2, r3]
 80040d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d010      	beq.n	8004100 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040de:	4b11      	ldr	r3, [pc, #68]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x94>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	0c5b      	lsrs	r3, r3, #17
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040ea:	5cd3      	ldrb	r3, [r2, r3]
 80040ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x98>)
 80040f2:	fb03 f202 	mul.w	r2, r3, r2
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fc:	617b      	str	r3, [r7, #20]
 80040fe:	e004      	b.n	800410a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	4a0c      	ldr	r2, [pc, #48]	@ (8004134 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004104:	fb02 f303 	mul.w	r3, r2, r3
 8004108:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	613b      	str	r3, [r7, #16]
      break;
 800410e:	e002      	b.n	8004116 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004110:	4b05      	ldr	r3, [pc, #20]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x98>)
 8004112:	613b      	str	r3, [r7, #16]
      break;
 8004114:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004116:	693b      	ldr	r3, [r7, #16]
}
 8004118:	4618      	mov	r0, r3
 800411a:	371c      	adds	r7, #28
 800411c:	46bd      	mov	sp, r7
 800411e:	bc80      	pop	{r7}
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	40021000 	.word	0x40021000
 8004128:	007a1200 	.word	0x007a1200
 800412c:	080084e8 	.word	0x080084e8
 8004130:	080084f8 	.word	0x080084f8
 8004134:	003d0900 	.word	0x003d0900

08004138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800413c:	4b02      	ldr	r3, [pc, #8]	@ (8004148 <HAL_RCC_GetHCLKFreq+0x10>)
 800413e:	681b      	ldr	r3, [r3, #0]
}
 8004140:	4618      	mov	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	bc80      	pop	{r7}
 8004146:	4770      	bx	lr
 8004148:	20000000 	.word	0x20000000

0800414c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004150:	f7ff fff2 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 8004154:	4602      	mov	r2, r0
 8004156:	4b05      	ldr	r3, [pc, #20]	@ (800416c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	0a1b      	lsrs	r3, r3, #8
 800415c:	f003 0307 	and.w	r3, r3, #7
 8004160:	4903      	ldr	r1, [pc, #12]	@ (8004170 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004162:	5ccb      	ldrb	r3, [r1, r3]
 8004164:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004168:	4618      	mov	r0, r3
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40021000 	.word	0x40021000
 8004170:	080084e0 	.word	0x080084e0

08004174 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004178:	f7ff ffde 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 800417c:	4602      	mov	r2, r0
 800417e:	4b05      	ldr	r3, [pc, #20]	@ (8004194 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	0adb      	lsrs	r3, r3, #11
 8004184:	f003 0307 	and.w	r3, r3, #7
 8004188:	4903      	ldr	r1, [pc, #12]	@ (8004198 <HAL_RCC_GetPCLK2Freq+0x24>)
 800418a:	5ccb      	ldrb	r3, [r1, r3]
 800418c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004190:	4618      	mov	r0, r3
 8004192:	bd80      	pop	{r7, pc}
 8004194:	40021000 	.word	0x40021000
 8004198:	080084e0 	.word	0x080084e0

0800419c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041a4:	4b0a      	ldr	r3, [pc, #40]	@ (80041d0 <RCC_Delay+0x34>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a0a      	ldr	r2, [pc, #40]	@ (80041d4 <RCC_Delay+0x38>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	0a5b      	lsrs	r3, r3, #9
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	fb02 f303 	mul.w	r3, r2, r3
 80041b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041b8:	bf00      	nop
  }
  while (Delay --);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	1e5a      	subs	r2, r3, #1
 80041be:	60fa      	str	r2, [r7, #12]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1f9      	bne.n	80041b8 <RCC_Delay+0x1c>
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	3714      	adds	r7, #20
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr
 80041d0:	20000000 	.word	0x20000000
 80041d4:	10624dd3 	.word	0x10624dd3

080041d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d101      	bne.n	80041ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e076      	b.n	80042d8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d108      	bne.n	8004204 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041fa:	d009      	beq.n	8004210 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	61da      	str	r2, [r3, #28]
 8004202:	e005      	b.n	8004210 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7fd fbf2 	bl	8001a14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2202      	movs	r2, #2
 8004234:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004246:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004258:	431a      	orrs	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	68db      	ldr	r3, [r3, #12]
 800425e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	691b      	ldr	r3, [r3, #16]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	431a      	orrs	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	431a      	orrs	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004280:	431a      	orrs	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004294:	ea42 0103 	orr.w	r1, r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800429c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	0c1a      	lsrs	r2, r3, #16
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f002 0204 	and.w	r2, r2, #4
 80042b6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	69da      	ldr	r2, [r3, #28]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042c6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3708      	adds	r7, #8
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b088      	sub	sp, #32
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	603b      	str	r3, [r7, #0]
 80042ec:	4613      	mov	r3, r2
 80042ee:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042f0:	f7fd fe94 	bl	800201c <HAL_GetTick>
 80042f4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80042f6:	88fb      	ldrh	r3, [r7, #6]
 80042f8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b01      	cmp	r3, #1
 8004304:	d001      	beq.n	800430a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004306:	2302      	movs	r3, #2
 8004308:	e12a      	b.n	8004560 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d002      	beq.n	8004316 <HAL_SPI_Transmit+0x36>
 8004310:	88fb      	ldrh	r3, [r7, #6]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e122      	b.n	8004560 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_SPI_Transmit+0x48>
 8004324:	2302      	movs	r3, #2
 8004326:	e11b      	b.n	8004560 <HAL_SPI_Transmit+0x280>
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2203      	movs	r2, #3
 8004334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	68ba      	ldr	r2, [r7, #8]
 8004342:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	88fa      	ldrh	r2, [r7, #6]
 800434e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004376:	d10f      	bne.n	8004398 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004386:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004396:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a2:	2b40      	cmp	r3, #64	@ 0x40
 80043a4:	d007      	beq.n	80043b6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043be:	d152      	bne.n	8004466 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d002      	beq.n	80043ce <HAL_SPI_Transmit+0xee>
 80043c8:	8b7b      	ldrh	r3, [r7, #26]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d145      	bne.n	800445a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d2:	881a      	ldrh	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043de:	1c9a      	adds	r2, r3, #2
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043f2:	e032      	b.n	800445a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d112      	bne.n	8004428 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004406:	881a      	ldrh	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	1c9a      	adds	r2, r3, #2
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800441c:	b29b      	uxth	r3, r3
 800441e:	3b01      	subs	r3, #1
 8004420:	b29a      	uxth	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004426:	e018      	b.n	800445a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004428:	f7fd fdf8 	bl	800201c <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	429a      	cmp	r2, r3
 8004436:	d803      	bhi.n	8004440 <HAL_SPI_Transmit+0x160>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800443e:	d102      	bne.n	8004446 <HAL_SPI_Transmit+0x166>
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e082      	b.n	8004560 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1c7      	bne.n	80043f4 <HAL_SPI_Transmit+0x114>
 8004464:	e053      	b.n	800450e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d002      	beq.n	8004474 <HAL_SPI_Transmit+0x194>
 800446e:	8b7b      	ldrh	r3, [r7, #26]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d147      	bne.n	8004504 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	7812      	ldrb	r2, [r2, #0]
 8004480:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004490:	b29b      	uxth	r3, r3
 8004492:	3b01      	subs	r3, #1
 8004494:	b29a      	uxth	r2, r3
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800449a:	e033      	b.n	8004504 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d113      	bne.n	80044d2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	330c      	adds	r3, #12
 80044b4:	7812      	ldrb	r2, [r2, #0]
 80044b6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044d0:	e018      	b.n	8004504 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044d2:	f7fd fda3 	bl	800201c <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d803      	bhi.n	80044ea <HAL_SPI_Transmit+0x20a>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e8:	d102      	bne.n	80044f0 <HAL_SPI_Transmit+0x210>
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d109      	bne.n	8004504 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e02d      	b.n	8004560 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004508:	b29b      	uxth	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1c6      	bne.n	800449c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800450e:	69fa      	ldr	r2, [r7, #28]
 8004510:	6839      	ldr	r1, [r7, #0]
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 fbd2 	bl	8004cbc <SPI_EndRxTxTransaction>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d002      	beq.n	8004524 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2220      	movs	r2, #32
 8004522:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10a      	bne.n	8004542 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800452c:	2300      	movs	r3, #0
 800452e:	617b      	str	r3, [r7, #20]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2201      	movs	r2, #1
 8004546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2200      	movs	r2, #0
 800454e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e000      	b.n	8004560 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800455e:	2300      	movs	r3, #0
  }
}
 8004560:	4618      	mov	r0, r3
 8004562:	3720      	adds	r7, #32
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}

08004568 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	603b      	str	r3, [r7, #0]
 8004574:	4613      	mov	r3, r2
 8004576:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800457e:	b2db      	uxtb	r3, r3
 8004580:	2b01      	cmp	r3, #1
 8004582:	d001      	beq.n	8004588 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004584:	2302      	movs	r3, #2
 8004586:	e104      	b.n	8004792 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004590:	d112      	bne.n	80045b8 <HAL_SPI_Receive+0x50>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10e      	bne.n	80045b8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2204      	movs	r2, #4
 800459e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045a2:	88fa      	ldrh	r2, [r7, #6]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	4613      	mov	r3, r2
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 f8f3 	bl	800479a <HAL_SPI_TransmitReceive>
 80045b4:	4603      	mov	r3, r0
 80045b6:	e0ec      	b.n	8004792 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045b8:	f7fd fd30 	bl	800201c <HAL_GetTick>
 80045bc:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d002      	beq.n	80045ca <HAL_SPI_Receive+0x62>
 80045c4:	88fb      	ldrh	r3, [r7, #6]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e0e1      	b.n	8004792 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_SPI_Receive+0x74>
 80045d8:	2302      	movs	r3, #2
 80045da:	e0da      	b.n	8004792 <HAL_SPI_Receive+0x22a>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2204      	movs	r2, #4
 80045e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	88fa      	ldrh	r2, [r7, #6]
 80045fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	88fa      	ldrh	r2, [r7, #6]
 8004602:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800462a:	d10f      	bne.n	800464c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800463a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800464a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004656:	2b40      	cmp	r3, #64	@ 0x40
 8004658:	d007      	beq.n	800466a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004668:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d170      	bne.n	8004754 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004672:	e035      	b.n	80046e0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b01      	cmp	r3, #1
 8004680:	d115      	bne.n	80046ae <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f103 020c 	add.w	r2, r3, #12
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468e:	7812      	ldrb	r2, [r2, #0]
 8004690:	b2d2      	uxtb	r2, r2
 8004692:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	1c5a      	adds	r2, r3, #1
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	3b01      	subs	r3, #1
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046ac:	e018      	b.n	80046e0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046ae:	f7fd fcb5 	bl	800201c <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	683a      	ldr	r2, [r7, #0]
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d803      	bhi.n	80046c6 <HAL_SPI_Receive+0x15e>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c4:	d102      	bne.n	80046cc <HAL_SPI_Receive+0x164>
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d109      	bne.n	80046e0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e058      	b.n	8004792 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1c4      	bne.n	8004674 <HAL_SPI_Receive+0x10c>
 80046ea:	e038      	b.n	800475e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d113      	bne.n	8004722 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68da      	ldr	r2, [r3, #12]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004704:	b292      	uxth	r2, r2
 8004706:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470c:	1c9a      	adds	r2, r3, #2
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004716:	b29b      	uxth	r3, r3
 8004718:	3b01      	subs	r3, #1
 800471a:	b29a      	uxth	r2, r3
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004720:	e018      	b.n	8004754 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004722:	f7fd fc7b 	bl	800201c <HAL_GetTick>
 8004726:	4602      	mov	r2, r0
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d803      	bhi.n	800473a <HAL_SPI_Receive+0x1d2>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004738:	d102      	bne.n	8004740 <HAL_SPI_Receive+0x1d8>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d109      	bne.n	8004754 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e01e      	b.n	8004792 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004758:	b29b      	uxth	r3, r3
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1c6      	bne.n	80046ec <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	6839      	ldr	r1, [r7, #0]
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 fa58 	bl	8004c18 <SPI_EndRxTransaction>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	e000      	b.n	8004792 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004790:	2300      	movs	r3, #0
  }
}
 8004792:	4618      	mov	r0, r3
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}

0800479a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800479a:	b580      	push	{r7, lr}
 800479c:	b08a      	sub	sp, #40	@ 0x28
 800479e:	af00      	add	r7, sp, #0
 80047a0:	60f8      	str	r0, [r7, #12]
 80047a2:	60b9      	str	r1, [r7, #8]
 80047a4:	607a      	str	r2, [r7, #4]
 80047a6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047a8:	2301      	movs	r3, #1
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047ac:	f7fd fc36 	bl	800201c <HAL_GetTick>
 80047b0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047b8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047c0:	887b      	ldrh	r3, [r7, #2]
 80047c2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047c4:	7ffb      	ldrb	r3, [r7, #31]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d00c      	beq.n	80047e4 <HAL_SPI_TransmitReceive+0x4a>
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047d0:	d106      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d102      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x46>
 80047da:	7ffb      	ldrb	r3, [r7, #31]
 80047dc:	2b04      	cmp	r3, #4
 80047de:	d001      	beq.n	80047e4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047e0:	2302      	movs	r3, #2
 80047e2:	e17f      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d005      	beq.n	80047f6 <HAL_SPI_TransmitReceive+0x5c>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <HAL_SPI_TransmitReceive+0x5c>
 80047f0:	887b      	ldrh	r3, [r7, #2]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d101      	bne.n	80047fa <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e174      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_SPI_TransmitReceive+0x6e>
 8004804:	2302      	movs	r3, #2
 8004806:	e16d      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b04      	cmp	r3, #4
 800481a:	d003      	beq.n	8004824 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2205      	movs	r2, #5
 8004820:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	887a      	ldrh	r2, [r7, #2]
 8004834:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	887a      	ldrh	r2, [r7, #2]
 800483a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	887a      	ldrh	r2, [r7, #2]
 8004846:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	887a      	ldrh	r2, [r7, #2]
 800484c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004864:	2b40      	cmp	r3, #64	@ 0x40
 8004866:	d007      	beq.n	8004878 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004876:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004880:	d17e      	bne.n	8004980 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_SPI_TransmitReceive+0xf6>
 800488a:	8afb      	ldrh	r3, [r7, #22]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d16c      	bne.n	800496a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004894:	881a      	ldrh	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	1c9a      	adds	r2, r3, #2
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048b4:	e059      	b.n	800496a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d11b      	bne.n	80048fc <HAL_SPI_TransmitReceive+0x162>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d016      	beq.n	80048fc <HAL_SPI_TransmitReceive+0x162>
 80048ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d113      	bne.n	80048fc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d8:	881a      	ldrh	r2, [r3, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048e4:	1c9a      	adds	r2, r3, #2
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 0301 	and.w	r3, r3, #1
 8004906:	2b01      	cmp	r3, #1
 8004908:	d119      	bne.n	800493e <HAL_SPI_TransmitReceive+0x1a4>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800490e:	b29b      	uxth	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d014      	beq.n	800493e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800491e:	b292      	uxth	r2, r2
 8004920:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004926:	1c9a      	adds	r2, r3, #2
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004930:	b29b      	uxth	r3, r3
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800493a:	2301      	movs	r3, #1
 800493c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800493e:	f7fd fb6d 	bl	800201c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	6a3b      	ldr	r3, [r7, #32]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800494a:	429a      	cmp	r2, r3
 800494c:	d80d      	bhi.n	800496a <HAL_SPI_TransmitReceive+0x1d0>
 800494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004954:	d009      	beq.n	800496a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2201      	movs	r2, #1
 800495a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e0bc      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800496e:	b29b      	uxth	r3, r3
 8004970:	2b00      	cmp	r3, #0
 8004972:	d1a0      	bne.n	80048b6 <HAL_SPI_TransmitReceive+0x11c>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d19b      	bne.n	80048b6 <HAL_SPI_TransmitReceive+0x11c>
 800497e:	e082      	b.n	8004a86 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d002      	beq.n	800498e <HAL_SPI_TransmitReceive+0x1f4>
 8004988:	8afb      	ldrh	r3, [r7, #22]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d171      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	330c      	adds	r3, #12
 8004998:	7812      	ldrb	r2, [r2, #0]
 800499a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a0:	1c5a      	adds	r2, r3, #1
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049b4:	e05d      	b.n	8004a72 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f003 0302 	and.w	r3, r3, #2
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d11c      	bne.n	80049fe <HAL_SPI_TransmitReceive+0x264>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d017      	beq.n	80049fe <HAL_SPI_TransmitReceive+0x264>
 80049ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d114      	bne.n	80049fe <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	330c      	adds	r3, #12
 80049de:	7812      	ldrb	r2, [r2, #0]
 80049e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e6:	1c5a      	adds	r2, r3, #1
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d119      	bne.n	8004a40 <HAL_SPI_TransmitReceive+0x2a6>
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d014      	beq.n	8004a40 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68da      	ldr	r2, [r3, #12]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	3b01      	subs	r3, #1
 8004a36:	b29a      	uxth	r2, r3
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a40:	f7fd faec 	bl	800201c <HAL_GetTick>
 8004a44:	4602      	mov	r2, r0
 8004a46:	6a3b      	ldr	r3, [r7, #32]
 8004a48:	1ad3      	subs	r3, r2, r3
 8004a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d803      	bhi.n	8004a58 <HAL_SPI_TransmitReceive+0x2be>
 8004a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d102      	bne.n	8004a5e <HAL_SPI_TransmitReceive+0x2c4>
 8004a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d109      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e038      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d19c      	bne.n	80049b6 <HAL_SPI_TransmitReceive+0x21c>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d197      	bne.n	80049b6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a86:	6a3a      	ldr	r2, [r7, #32]
 8004a88:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f916 	bl	8004cbc <SPI_EndRxTxTransaction>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d008      	beq.n	8004aa8 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e01d      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	613b      	str	r3, [r7, #16]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	613b      	str	r3, [r7, #16]
 8004ac4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e000      	b.n	8004ae4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
  }
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3728      	adds	r7, #40	@ 0x28
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004afa:	b2db      	uxtb	r3, r3
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr
	...

08004b08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	4613      	mov	r3, r2
 8004b16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b18:	f7fd fa80 	bl	800201c <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	4413      	add	r3, r2
 8004b26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b28:	f7fd fa78 	bl	800201c <HAL_GetTick>
 8004b2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b2e:	4b39      	ldr	r3, [pc, #228]	@ (8004c14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	015b      	lsls	r3, r3, #5
 8004b34:	0d1b      	lsrs	r3, r3, #20
 8004b36:	69fa      	ldr	r2, [r7, #28]
 8004b38:	fb02 f303 	mul.w	r3, r2, r3
 8004b3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b3e:	e054      	b.n	8004bea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b46:	d050      	beq.n	8004bea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b48:	f7fd fa68 	bl	800201c <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	69fa      	ldr	r2, [r7, #28]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d902      	bls.n	8004b5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d13d      	bne.n	8004bda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b76:	d111      	bne.n	8004b9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b80:	d004      	beq.n	8004b8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b8a:	d107      	bne.n	8004b9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ba4:	d10f      	bne.n	8004bc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bb4:	601a      	str	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e017      	b.n	8004c0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004be0:	2300      	movs	r3, #0
 8004be2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689a      	ldr	r2, [r3, #8]
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	bf0c      	ite	eq
 8004bfa:	2301      	moveq	r3, #1
 8004bfc:	2300      	movne	r3, #0
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	461a      	mov	r2, r3
 8004c02:	79fb      	ldrb	r3, [r7, #7]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d19b      	bne.n	8004b40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3720      	adds	r7, #32
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20000000 	.word	0x20000000

08004c18 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c2c:	d111      	bne.n	8004c52 <SPI_EndRxTransaction+0x3a>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c36:	d004      	beq.n	8004c42 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c40:	d107      	bne.n	8004c52 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c50:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c5a:	d117      	bne.n	8004c8c <SPI_EndRxTransaction+0x74>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c64:	d112      	bne.n	8004c8c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	9300      	str	r3, [sp, #0]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	2101      	movs	r1, #1
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f7ff ff49 	bl	8004b08 <SPI_WaitFlagStateUntilTimeout>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01a      	beq.n	8004cb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c80:	f043 0220 	orr.w	r2, r3, #32
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e013      	b.n	8004cb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	2200      	movs	r2, #0
 8004c94:	2180      	movs	r1, #128	@ 0x80
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f7ff ff36 	bl	8004b08 <SPI_WaitFlagStateUntilTimeout>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d007      	beq.n	8004cb2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca6:	f043 0220 	orr.w	r2, r3, #32
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e000      	b.n	8004cb4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af02      	add	r7, sp, #8
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	2102      	movs	r1, #2
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f7ff ff18 	bl	8004b08 <SPI_WaitFlagStateUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d007      	beq.n	8004cee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ce2:	f043 0220 	orr.w	r2, r3, #32
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e013      	b.n	8004d16 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	2180      	movs	r1, #128	@ 0x80
 8004cf8:	68f8      	ldr	r0, [r7, #12]
 8004cfa:	f7ff ff05 	bl	8004b08 <SPI_WaitFlagStateUntilTimeout>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d08:	f043 0220 	orr.w	r2, r3, #32
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e000      	b.n	8004d16 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3710      	adds	r7, #16
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}

08004d1e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d1e:	b580      	push	{r7, lr}
 8004d20:	b082      	sub	sp, #8
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	e041      	b.n	8004db4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d106      	bne.n	8004d4a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f7fc feaf 	bl	8001aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3304      	adds	r3, #4
 8004d5a:	4619      	mov	r1, r3
 8004d5c:	4610      	mov	r0, r2
 8004d5e:	f000 f93f 	bl	8004fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3708      	adds	r7, #8
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dca:	b2db      	uxtb	r3, r3
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d001      	beq.n	8004dd4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e032      	b.n	8004e3a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a18      	ldr	r2, [pc, #96]	@ (8004e44 <HAL_TIM_Base_Start+0x88>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d00e      	beq.n	8004e04 <HAL_TIM_Base_Start+0x48>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dee:	d009      	beq.n	8004e04 <HAL_TIM_Base_Start+0x48>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a14      	ldr	r2, [pc, #80]	@ (8004e48 <HAL_TIM_Base_Start+0x8c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d004      	beq.n	8004e04 <HAL_TIM_Base_Start+0x48>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a13      	ldr	r2, [pc, #76]	@ (8004e4c <HAL_TIM_Base_Start+0x90>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d111      	bne.n	8004e28 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 0307 	and.w	r3, r3, #7
 8004e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b06      	cmp	r3, #6
 8004e14:	d010      	beq.n	8004e38 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0201 	orr.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e26:	e007      	b.n	8004e38 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f042 0201 	orr.w	r2, r2, #1
 8004e36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bc80      	pop	{r7}
 8004e42:	4770      	bx	lr
 8004e44:	40012c00 	.word	0x40012c00
 8004e48:	40000400 	.word	0x40000400
 8004e4c:	40000800 	.word	0x40000800

08004e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_TIM_ConfigClockSource+0x1c>
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e0b4      	b.n	8004fd6 <HAL_TIM_ConfigClockSource+0x186>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ea4:	d03e      	beq.n	8004f24 <HAL_TIM_ConfigClockSource+0xd4>
 8004ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004eaa:	f200 8087 	bhi.w	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eb2:	f000 8086 	beq.w	8004fc2 <HAL_TIM_ConfigClockSource+0x172>
 8004eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eba:	d87f      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ebc:	2b70      	cmp	r3, #112	@ 0x70
 8004ebe:	d01a      	beq.n	8004ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8004ec0:	2b70      	cmp	r3, #112	@ 0x70
 8004ec2:	d87b      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ec4:	2b60      	cmp	r3, #96	@ 0x60
 8004ec6:	d050      	beq.n	8004f6a <HAL_TIM_ConfigClockSource+0x11a>
 8004ec8:	2b60      	cmp	r3, #96	@ 0x60
 8004eca:	d877      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ecc:	2b50      	cmp	r3, #80	@ 0x50
 8004ece:	d03c      	beq.n	8004f4a <HAL_TIM_ConfigClockSource+0xfa>
 8004ed0:	2b50      	cmp	r3, #80	@ 0x50
 8004ed2:	d873      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ed4:	2b40      	cmp	r3, #64	@ 0x40
 8004ed6:	d058      	beq.n	8004f8a <HAL_TIM_ConfigClockSource+0x13a>
 8004ed8:	2b40      	cmp	r3, #64	@ 0x40
 8004eda:	d86f      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004edc:	2b30      	cmp	r3, #48	@ 0x30
 8004ede:	d064      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ee0:	2b30      	cmp	r3, #48	@ 0x30
 8004ee2:	d86b      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004ee4:	2b20      	cmp	r3, #32
 8004ee6:	d060      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	d867      	bhi.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d05c      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d05a      	beq.n	8004faa <HAL_TIM_ConfigClockSource+0x15a>
 8004ef4:	e062      	b.n	8004fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f06:	f000 f950 	bl	80051aa <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	609a      	str	r2, [r3, #8]
      break;
 8004f22:	e04f      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f34:	f000 f939 	bl	80051aa <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f46:	609a      	str	r2, [r3, #8]
      break;
 8004f48:	e03c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f56:	461a      	mov	r2, r3
 8004f58:	f000 f8b0 	bl	80050bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2150      	movs	r1, #80	@ 0x50
 8004f62:	4618      	mov	r0, r3
 8004f64:	f000 f907 	bl	8005176 <TIM_ITRx_SetConfig>
      break;
 8004f68:	e02c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f76:	461a      	mov	r2, r3
 8004f78:	f000 f8ce 	bl	8005118 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2160      	movs	r1, #96	@ 0x60
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 f8f7 	bl	8005176 <TIM_ITRx_SetConfig>
      break;
 8004f88:	e01c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f96:	461a      	mov	r2, r3
 8004f98:	f000 f890 	bl	80050bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2140      	movs	r1, #64	@ 0x40
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 f8e7 	bl	8005176 <TIM_ITRx_SetConfig>
      break;
 8004fa8:	e00c      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4619      	mov	r1, r3
 8004fb4:	4610      	mov	r0, r2
 8004fb6:	f000 f8de 	bl	8005176 <TIM_ITRx_SetConfig>
      break;
 8004fba:	e003      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8004fc0:	e000      	b.n	8004fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
	...

08004fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80050b0 <TIM_Base_SetConfig+0xd0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d00b      	beq.n	8005010 <TIM_Base_SetConfig+0x30>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ffe:	d007      	beq.n	8005010 <TIM_Base_SetConfig+0x30>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a2c      	ldr	r2, [pc, #176]	@ (80050b4 <TIM_Base_SetConfig+0xd4>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d003      	beq.n	8005010 <TIM_Base_SetConfig+0x30>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a2b      	ldr	r2, [pc, #172]	@ (80050b8 <TIM_Base_SetConfig+0xd8>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d108      	bne.n	8005022 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005016:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a22      	ldr	r2, [pc, #136]	@ (80050b0 <TIM_Base_SetConfig+0xd0>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d00b      	beq.n	8005042 <TIM_Base_SetConfig+0x62>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005030:	d007      	beq.n	8005042 <TIM_Base_SetConfig+0x62>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a1f      	ldr	r2, [pc, #124]	@ (80050b4 <TIM_Base_SetConfig+0xd4>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d003      	beq.n	8005042 <TIM_Base_SetConfig+0x62>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a1e      	ldr	r2, [pc, #120]	@ (80050b8 <TIM_Base_SetConfig+0xd8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d108      	bne.n	8005054 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005048:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	68fa      	ldr	r2, [r7, #12]
 8005050:	4313      	orrs	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	695b      	ldr	r3, [r3, #20]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4a0d      	ldr	r2, [pc, #52]	@ (80050b0 <TIM_Base_SetConfig+0xd0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d103      	bne.n	8005088 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	d005      	beq.n	80050a6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f023 0201 	bic.w	r2, r3, #1
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	611a      	str	r2, [r3, #16]
  }
}
 80050a6:	bf00      	nop
 80050a8:	3714      	adds	r7, #20
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bc80      	pop	{r7}
 80050ae:	4770      	bx	lr
 80050b0:	40012c00 	.word	0x40012c00
 80050b4:	40000400 	.word	0x40000400
 80050b8:	40000800 	.word	0x40000800

080050bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a1b      	ldr	r3, [r3, #32]
 80050cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	f023 0201 	bic.w	r2, r3, #1
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	f023 030a 	bic.w	r3, r3, #10
 80050f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	4313      	orrs	r3, r2
 8005100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	621a      	str	r2, [r3, #32]
}
 800510e:	bf00      	nop
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	bc80      	pop	{r7}
 8005116:	4770      	bx	lr

08005118 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
 800511e:	60f8      	str	r0, [r7, #12]
 8005120:	60b9      	str	r1, [r7, #8]
 8005122:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6a1b      	ldr	r3, [r3, #32]
 8005128:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a1b      	ldr	r3, [r3, #32]
 800512e:	f023 0210 	bic.w	r2, r3, #16
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	031b      	lsls	r3, r3, #12
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4313      	orrs	r3, r2
 800514c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005154:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	011b      	lsls	r3, r3, #4
 800515a:	697a      	ldr	r2, [r7, #20]
 800515c:	4313      	orrs	r3, r2
 800515e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	621a      	str	r2, [r3, #32]
}
 800516c:	bf00      	nop
 800516e:	371c      	adds	r7, #28
 8005170:	46bd      	mov	sp, r7
 8005172:	bc80      	pop	{r7}
 8005174:	4770      	bx	lr

08005176 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
 800517e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800518c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800518e:	683a      	ldr	r2, [r7, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	4313      	orrs	r3, r2
 8005194:	f043 0307 	orr.w	r3, r3, #7
 8005198:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	609a      	str	r2, [r3, #8]
}
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr

080051aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051aa:	b480      	push	{r7}
 80051ac:	b087      	sub	sp, #28
 80051ae:	af00      	add	r7, sp, #0
 80051b0:	60f8      	str	r0, [r7, #12]
 80051b2:	60b9      	str	r1, [r7, #8]
 80051b4:	607a      	str	r2, [r7, #4]
 80051b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	021a      	lsls	r2, r3, #8
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	431a      	orrs	r2, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	4313      	orrs	r3, r2
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	609a      	str	r2, [r3, #8]
}
 80051de:	bf00      	nop
 80051e0:	371c      	adds	r7, #28
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr

080051e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d101      	bne.n	8005200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051fc:	2302      	movs	r3, #2
 80051fe:	e046      	b.n	800528e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005226:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a16      	ldr	r2, [pc, #88]	@ (8005298 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d00e      	beq.n	8005262 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524c:	d009      	beq.n	8005262 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a12      	ldr	r2, [pc, #72]	@ (800529c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d004      	beq.n	8005262 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a10      	ldr	r2, [pc, #64]	@ (80052a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d10c      	bne.n	800527c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005268:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4313      	orrs	r3, r2
 8005272:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr
 8005298:	40012c00 	.word	0x40012c00
 800529c:	40000400 	.word	0x40000400
 80052a0:	40000800 	.word	0x40000800

080052a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d101      	bne.n	80052b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e042      	b.n	800533c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d106      	bne.n	80052d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7fc fc0a 	bl	8001ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2224      	movs	r2, #36	@ 0x24
 80052d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68da      	ldr	r2, [r3, #12]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80052e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 f971 	bl	80055d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80052fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695a      	ldr	r2, [r3, #20]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800530c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68da      	ldr	r2, [r3, #12]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800531c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2220      	movs	r2, #32
 8005328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b08a      	sub	sp, #40	@ 0x28
 8005348:	af02      	add	r7, sp, #8
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	603b      	str	r3, [r7, #0]
 8005350:	4613      	mov	r3, r2
 8005352:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b20      	cmp	r3, #32
 8005362:	d175      	bne.n	8005450 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <HAL_UART_Transmit+0x2c>
 800536a:	88fb      	ldrh	r3, [r7, #6]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d101      	bne.n	8005374 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e06e      	b.n	8005452 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2221      	movs	r2, #33	@ 0x21
 800537e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005382:	f7fc fe4b 	bl	800201c <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	88fa      	ldrh	r2, [r7, #6]
 800538c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	88fa      	ldrh	r2, [r7, #6]
 8005392:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800539c:	d108      	bne.n	80053b0 <HAL_UART_Transmit+0x6c>
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d104      	bne.n	80053b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053a6:	2300      	movs	r3, #0
 80053a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	61bb      	str	r3, [r7, #24]
 80053ae:	e003      	b.n	80053b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053b8:	e02e      	b.n	8005418 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	2200      	movs	r2, #0
 80053c2:	2180      	movs	r1, #128	@ 0x80
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 f848 	bl	800545a <UART_WaitOnFlagUntilTimeout>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d005      	beq.n	80053dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2220      	movs	r2, #32
 80053d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e03a      	b.n	8005452 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10b      	bne.n	80053fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	881b      	ldrh	r3, [r3, #0]
 80053e6:	461a      	mov	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	3302      	adds	r3, #2
 80053f6:	61bb      	str	r3, [r7, #24]
 80053f8:	e007      	b.n	800540a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	781a      	ldrb	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	3301      	adds	r3, #1
 8005408:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800540e:	b29b      	uxth	r3, r3
 8005410:	3b01      	subs	r3, #1
 8005412:	b29a      	uxth	r2, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800541c:	b29b      	uxth	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1cb      	bne.n	80053ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	9300      	str	r3, [sp, #0]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2200      	movs	r2, #0
 800542a:	2140      	movs	r1, #64	@ 0x40
 800542c:	68f8      	ldr	r0, [r7, #12]
 800542e:	f000 f814 	bl	800545a <UART_WaitOnFlagUntilTimeout>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d005      	beq.n	8005444 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e006      	b.n	8005452 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2220      	movs	r2, #32
 8005448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800544c:	2300      	movs	r3, #0
 800544e:	e000      	b.n	8005452 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005450:	2302      	movs	r3, #2
  }
}
 8005452:	4618      	mov	r0, r3
 8005454:	3720      	adds	r7, #32
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b086      	sub	sp, #24
 800545e:	af00      	add	r7, sp, #0
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	60b9      	str	r1, [r7, #8]
 8005464:	603b      	str	r3, [r7, #0]
 8005466:	4613      	mov	r3, r2
 8005468:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800546a:	e03b      	b.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800546c:	6a3b      	ldr	r3, [r7, #32]
 800546e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005472:	d037      	beq.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005474:	f7fc fdd2 	bl	800201c <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	6a3a      	ldr	r2, [r7, #32]
 8005480:	429a      	cmp	r2, r3
 8005482:	d302      	bcc.n	800548a <UART_WaitOnFlagUntilTimeout+0x30>
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d101      	bne.n	800548e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e03a      	b.n	8005504 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d023      	beq.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b80      	cmp	r3, #128	@ 0x80
 80054a0:	d020      	beq.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2b40      	cmp	r3, #64	@ 0x40
 80054a6:	d01d      	beq.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b08      	cmp	r3, #8
 80054b4:	d116      	bne.n	80054e4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80054b6:	2300      	movs	r3, #0
 80054b8:	617b      	str	r3, [r7, #20]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	617b      	str	r3, [r7, #20]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 f81d 	bl	800550c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2208      	movs	r2, #8
 80054d6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e00f      	b.n	8005504 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	4013      	ands	r3, r2
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	bf0c      	ite	eq
 80054f4:	2301      	moveq	r3, #1
 80054f6:	2300      	movne	r3, #0
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	461a      	mov	r2, r3
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d0b4      	beq.n	800546c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3718      	adds	r7, #24
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800550c:	b480      	push	{r7}
 800550e:	b095      	sub	sp, #84	@ 0x54
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	330c      	adds	r3, #12
 800551a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800551e:	e853 3f00 	ldrex	r3, [r3]
 8005522:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800552a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	330c      	adds	r3, #12
 8005532:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005534:	643a      	str	r2, [r7, #64]	@ 0x40
 8005536:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005538:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800553a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800553c:	e841 2300 	strex	r3, r2, [r1]
 8005540:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1e5      	bne.n	8005514 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3314      	adds	r3, #20
 800554e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005550:	6a3b      	ldr	r3, [r7, #32]
 8005552:	e853 3f00 	ldrex	r3, [r3]
 8005556:	61fb      	str	r3, [r7, #28]
   return(result);
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	f023 0301 	bic.w	r3, r3, #1
 800555e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	3314      	adds	r3, #20
 8005566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005568:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800556a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800556e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e5      	bne.n	8005548 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005580:	2b01      	cmp	r3, #1
 8005582:	d119      	bne.n	80055b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	60bb      	str	r3, [r7, #8]
   return(result);
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f023 0310 	bic.w	r3, r3, #16
 800559a:	647b      	str	r3, [r7, #68]	@ 0x44
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	330c      	adds	r3, #12
 80055a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055a4:	61ba      	str	r2, [r7, #24]
 80055a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	6979      	ldr	r1, [r7, #20]
 80055aa:	69ba      	ldr	r2, [r7, #24]
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	613b      	str	r3, [r7, #16]
   return(result);
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e5      	bne.n	8005584 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80055c6:	bf00      	nop
 80055c8:	3754      	adds	r7, #84	@ 0x54
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bc80      	pop	{r7}
 80055ce:	4770      	bx	lr

080055d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	430a      	orrs	r2, r1
 80055ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	431a      	orrs	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800560a:	f023 030c 	bic.w	r3, r3, #12
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	68b9      	ldr	r1, [r7, #8]
 8005614:	430b      	orrs	r3, r1
 8005616:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	695b      	ldr	r3, [r3, #20]
 800561e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	699a      	ldr	r2, [r3, #24]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a2c      	ldr	r2, [pc, #176]	@ (80056e4 <UART_SetConfig+0x114>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d103      	bne.n	8005640 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005638:	f7fe fd9c 	bl	8004174 <HAL_RCC_GetPCLK2Freq>
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	e002      	b.n	8005646 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005640:	f7fe fd84 	bl	800414c <HAL_RCC_GetPCLK1Freq>
 8005644:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4613      	mov	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	4413      	add	r3, r2
 800564e:	009a      	lsls	r2, r3, #2
 8005650:	441a      	add	r2, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	fbb2 f3f3 	udiv	r3, r2, r3
 800565c:	4a22      	ldr	r2, [pc, #136]	@ (80056e8 <UART_SetConfig+0x118>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	095b      	lsrs	r3, r3, #5
 8005664:	0119      	lsls	r1, r3, #4
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	4613      	mov	r3, r2
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	009a      	lsls	r2, r3, #2
 8005670:	441a      	add	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	fbb2 f2f3 	udiv	r2, r2, r3
 800567c:	4b1a      	ldr	r3, [pc, #104]	@ (80056e8 <UART_SetConfig+0x118>)
 800567e:	fba3 0302 	umull	r0, r3, r3, r2
 8005682:	095b      	lsrs	r3, r3, #5
 8005684:	2064      	movs	r0, #100	@ 0x64
 8005686:	fb00 f303 	mul.w	r3, r0, r3
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	011b      	lsls	r3, r3, #4
 800568e:	3332      	adds	r3, #50	@ 0x32
 8005690:	4a15      	ldr	r2, [pc, #84]	@ (80056e8 <UART_SetConfig+0x118>)
 8005692:	fba2 2303 	umull	r2, r3, r2, r3
 8005696:	095b      	lsrs	r3, r3, #5
 8005698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800569c:	4419      	add	r1, r3
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	009a      	lsls	r2, r3, #2
 80056a8:	441a      	add	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80056b4:	4b0c      	ldr	r3, [pc, #48]	@ (80056e8 <UART_SetConfig+0x118>)
 80056b6:	fba3 0302 	umull	r0, r3, r3, r2
 80056ba:	095b      	lsrs	r3, r3, #5
 80056bc:	2064      	movs	r0, #100	@ 0x64
 80056be:	fb00 f303 	mul.w	r3, r0, r3
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	011b      	lsls	r3, r3, #4
 80056c6:	3332      	adds	r3, #50	@ 0x32
 80056c8:	4a07      	ldr	r2, [pc, #28]	@ (80056e8 <UART_SetConfig+0x118>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	095b      	lsrs	r3, r3, #5
 80056d0:	f003 020f 	and.w	r2, r3, #15
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	440a      	add	r2, r1
 80056da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80056dc:	bf00      	nop
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	40013800 	.word	0x40013800
 80056e8:	51eb851f 	.word	0x51eb851f

080056ec <__cvt>:
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056f2:	461d      	mov	r5, r3
 80056f4:	bfbb      	ittet	lt
 80056f6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80056fa:	461d      	movlt	r5, r3
 80056fc:	2300      	movge	r3, #0
 80056fe:	232d      	movlt	r3, #45	@ 0x2d
 8005700:	b088      	sub	sp, #32
 8005702:	4614      	mov	r4, r2
 8005704:	bfb8      	it	lt
 8005706:	4614      	movlt	r4, r2
 8005708:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800570a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800570c:	7013      	strb	r3, [r2, #0]
 800570e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005710:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005714:	f023 0820 	bic.w	r8, r3, #32
 8005718:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800571c:	d005      	beq.n	800572a <__cvt+0x3e>
 800571e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005722:	d100      	bne.n	8005726 <__cvt+0x3a>
 8005724:	3601      	adds	r6, #1
 8005726:	2302      	movs	r3, #2
 8005728:	e000      	b.n	800572c <__cvt+0x40>
 800572a:	2303      	movs	r3, #3
 800572c:	aa07      	add	r2, sp, #28
 800572e:	9204      	str	r2, [sp, #16]
 8005730:	aa06      	add	r2, sp, #24
 8005732:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005736:	e9cd 3600 	strd	r3, r6, [sp]
 800573a:	4622      	mov	r2, r4
 800573c:	462b      	mov	r3, r5
 800573e:	f000 fea3 	bl	8006488 <_dtoa_r>
 8005742:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005746:	4607      	mov	r7, r0
 8005748:	d119      	bne.n	800577e <__cvt+0x92>
 800574a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800574c:	07db      	lsls	r3, r3, #31
 800574e:	d50e      	bpl.n	800576e <__cvt+0x82>
 8005750:	eb00 0906 	add.w	r9, r0, r6
 8005754:	2200      	movs	r2, #0
 8005756:	2300      	movs	r3, #0
 8005758:	4620      	mov	r0, r4
 800575a:	4629      	mov	r1, r5
 800575c:	f7fb f924 	bl	80009a8 <__aeabi_dcmpeq>
 8005760:	b108      	cbz	r0, 8005766 <__cvt+0x7a>
 8005762:	f8cd 901c 	str.w	r9, [sp, #28]
 8005766:	2230      	movs	r2, #48	@ 0x30
 8005768:	9b07      	ldr	r3, [sp, #28]
 800576a:	454b      	cmp	r3, r9
 800576c:	d31e      	bcc.n	80057ac <__cvt+0xc0>
 800576e:	4638      	mov	r0, r7
 8005770:	9b07      	ldr	r3, [sp, #28]
 8005772:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005774:	1bdb      	subs	r3, r3, r7
 8005776:	6013      	str	r3, [r2, #0]
 8005778:	b008      	add	sp, #32
 800577a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005782:	eb00 0906 	add.w	r9, r0, r6
 8005786:	d1e5      	bne.n	8005754 <__cvt+0x68>
 8005788:	7803      	ldrb	r3, [r0, #0]
 800578a:	2b30      	cmp	r3, #48	@ 0x30
 800578c:	d10a      	bne.n	80057a4 <__cvt+0xb8>
 800578e:	2200      	movs	r2, #0
 8005790:	2300      	movs	r3, #0
 8005792:	4620      	mov	r0, r4
 8005794:	4629      	mov	r1, r5
 8005796:	f7fb f907 	bl	80009a8 <__aeabi_dcmpeq>
 800579a:	b918      	cbnz	r0, 80057a4 <__cvt+0xb8>
 800579c:	f1c6 0601 	rsb	r6, r6, #1
 80057a0:	f8ca 6000 	str.w	r6, [sl]
 80057a4:	f8da 3000 	ldr.w	r3, [sl]
 80057a8:	4499      	add	r9, r3
 80057aa:	e7d3      	b.n	8005754 <__cvt+0x68>
 80057ac:	1c59      	adds	r1, r3, #1
 80057ae:	9107      	str	r1, [sp, #28]
 80057b0:	701a      	strb	r2, [r3, #0]
 80057b2:	e7d9      	b.n	8005768 <__cvt+0x7c>

080057b4 <__exponent>:
 80057b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057b6:	2900      	cmp	r1, #0
 80057b8:	bfb6      	itet	lt
 80057ba:	232d      	movlt	r3, #45	@ 0x2d
 80057bc:	232b      	movge	r3, #43	@ 0x2b
 80057be:	4249      	neglt	r1, r1
 80057c0:	2909      	cmp	r1, #9
 80057c2:	7002      	strb	r2, [r0, #0]
 80057c4:	7043      	strb	r3, [r0, #1]
 80057c6:	dd29      	ble.n	800581c <__exponent+0x68>
 80057c8:	f10d 0307 	add.w	r3, sp, #7
 80057cc:	461d      	mov	r5, r3
 80057ce:	270a      	movs	r7, #10
 80057d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80057d4:	461a      	mov	r2, r3
 80057d6:	fb07 1416 	mls	r4, r7, r6, r1
 80057da:	3430      	adds	r4, #48	@ 0x30
 80057dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80057e0:	460c      	mov	r4, r1
 80057e2:	2c63      	cmp	r4, #99	@ 0x63
 80057e4:	4631      	mov	r1, r6
 80057e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80057ea:	dcf1      	bgt.n	80057d0 <__exponent+0x1c>
 80057ec:	3130      	adds	r1, #48	@ 0x30
 80057ee:	1e94      	subs	r4, r2, #2
 80057f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80057f4:	4623      	mov	r3, r4
 80057f6:	1c41      	adds	r1, r0, #1
 80057f8:	42ab      	cmp	r3, r5
 80057fa:	d30a      	bcc.n	8005812 <__exponent+0x5e>
 80057fc:	f10d 0309 	add.w	r3, sp, #9
 8005800:	1a9b      	subs	r3, r3, r2
 8005802:	42ac      	cmp	r4, r5
 8005804:	bf88      	it	hi
 8005806:	2300      	movhi	r3, #0
 8005808:	3302      	adds	r3, #2
 800580a:	4403      	add	r3, r0
 800580c:	1a18      	subs	r0, r3, r0
 800580e:	b003      	add	sp, #12
 8005810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005812:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005816:	f801 6f01 	strb.w	r6, [r1, #1]!
 800581a:	e7ed      	b.n	80057f8 <__exponent+0x44>
 800581c:	2330      	movs	r3, #48	@ 0x30
 800581e:	3130      	adds	r1, #48	@ 0x30
 8005820:	7083      	strb	r3, [r0, #2]
 8005822:	70c1      	strb	r1, [r0, #3]
 8005824:	1d03      	adds	r3, r0, #4
 8005826:	e7f1      	b.n	800580c <__exponent+0x58>

08005828 <_printf_float>:
 8005828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800582c:	b091      	sub	sp, #68	@ 0x44
 800582e:	460c      	mov	r4, r1
 8005830:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005834:	4616      	mov	r6, r2
 8005836:	461f      	mov	r7, r3
 8005838:	4605      	mov	r5, r0
 800583a:	f000 fd07 	bl	800624c <_localeconv_r>
 800583e:	6803      	ldr	r3, [r0, #0]
 8005840:	4618      	mov	r0, r3
 8005842:	9308      	str	r3, [sp, #32]
 8005844:	f7fa fc84 	bl	8000150 <strlen>
 8005848:	2300      	movs	r3, #0
 800584a:	930e      	str	r3, [sp, #56]	@ 0x38
 800584c:	f8d8 3000 	ldr.w	r3, [r8]
 8005850:	9009      	str	r0, [sp, #36]	@ 0x24
 8005852:	3307      	adds	r3, #7
 8005854:	f023 0307 	bic.w	r3, r3, #7
 8005858:	f103 0208 	add.w	r2, r3, #8
 800585c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005860:	f8d4 b000 	ldr.w	fp, [r4]
 8005864:	f8c8 2000 	str.w	r2, [r8]
 8005868:	e9d3 8900 	ldrd	r8, r9, [r3]
 800586c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005872:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005876:	f04f 32ff 	mov.w	r2, #4294967295
 800587a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800587e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005882:	4b9c      	ldr	r3, [pc, #624]	@ (8005af4 <_printf_float+0x2cc>)
 8005884:	f7fb f8c2 	bl	8000a0c <__aeabi_dcmpun>
 8005888:	bb70      	cbnz	r0, 80058e8 <_printf_float+0xc0>
 800588a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800588e:	f04f 32ff 	mov.w	r2, #4294967295
 8005892:	4b98      	ldr	r3, [pc, #608]	@ (8005af4 <_printf_float+0x2cc>)
 8005894:	f7fb f89c 	bl	80009d0 <__aeabi_dcmple>
 8005898:	bb30      	cbnz	r0, 80058e8 <_printf_float+0xc0>
 800589a:	2200      	movs	r2, #0
 800589c:	2300      	movs	r3, #0
 800589e:	4640      	mov	r0, r8
 80058a0:	4649      	mov	r1, r9
 80058a2:	f7fb f88b 	bl	80009bc <__aeabi_dcmplt>
 80058a6:	b110      	cbz	r0, 80058ae <_printf_float+0x86>
 80058a8:	232d      	movs	r3, #45	@ 0x2d
 80058aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058ae:	4a92      	ldr	r2, [pc, #584]	@ (8005af8 <_printf_float+0x2d0>)
 80058b0:	4b92      	ldr	r3, [pc, #584]	@ (8005afc <_printf_float+0x2d4>)
 80058b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80058b6:	bf94      	ite	ls
 80058b8:	4690      	movls	r8, r2
 80058ba:	4698      	movhi	r8, r3
 80058bc:	2303      	movs	r3, #3
 80058be:	f04f 0900 	mov.w	r9, #0
 80058c2:	6123      	str	r3, [r4, #16]
 80058c4:	f02b 0304 	bic.w	r3, fp, #4
 80058c8:	6023      	str	r3, [r4, #0]
 80058ca:	4633      	mov	r3, r6
 80058cc:	4621      	mov	r1, r4
 80058ce:	4628      	mov	r0, r5
 80058d0:	9700      	str	r7, [sp, #0]
 80058d2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80058d4:	f000 f9d4 	bl	8005c80 <_printf_common>
 80058d8:	3001      	adds	r0, #1
 80058da:	f040 8090 	bne.w	80059fe <_printf_float+0x1d6>
 80058de:	f04f 30ff 	mov.w	r0, #4294967295
 80058e2:	b011      	add	sp, #68	@ 0x44
 80058e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058e8:	4642      	mov	r2, r8
 80058ea:	464b      	mov	r3, r9
 80058ec:	4640      	mov	r0, r8
 80058ee:	4649      	mov	r1, r9
 80058f0:	f7fb f88c 	bl	8000a0c <__aeabi_dcmpun>
 80058f4:	b148      	cbz	r0, 800590a <_printf_float+0xe2>
 80058f6:	464b      	mov	r3, r9
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bfb8      	it	lt
 80058fc:	232d      	movlt	r3, #45	@ 0x2d
 80058fe:	4a80      	ldr	r2, [pc, #512]	@ (8005b00 <_printf_float+0x2d8>)
 8005900:	bfb8      	it	lt
 8005902:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005906:	4b7f      	ldr	r3, [pc, #508]	@ (8005b04 <_printf_float+0x2dc>)
 8005908:	e7d3      	b.n	80058b2 <_printf_float+0x8a>
 800590a:	6863      	ldr	r3, [r4, #4]
 800590c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	d13f      	bne.n	8005994 <_printf_float+0x16c>
 8005914:	2306      	movs	r3, #6
 8005916:	6063      	str	r3, [r4, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800591e:	6023      	str	r3, [r4, #0]
 8005920:	9206      	str	r2, [sp, #24]
 8005922:	aa0e      	add	r2, sp, #56	@ 0x38
 8005924:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005928:	aa0d      	add	r2, sp, #52	@ 0x34
 800592a:	9203      	str	r2, [sp, #12]
 800592c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005930:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005934:	6863      	ldr	r3, [r4, #4]
 8005936:	4642      	mov	r2, r8
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	4628      	mov	r0, r5
 800593c:	464b      	mov	r3, r9
 800593e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005940:	f7ff fed4 	bl	80056ec <__cvt>
 8005944:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005946:	4680      	mov	r8, r0
 8005948:	2947      	cmp	r1, #71	@ 0x47
 800594a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800594c:	d128      	bne.n	80059a0 <_printf_float+0x178>
 800594e:	1cc8      	adds	r0, r1, #3
 8005950:	db02      	blt.n	8005958 <_printf_float+0x130>
 8005952:	6863      	ldr	r3, [r4, #4]
 8005954:	4299      	cmp	r1, r3
 8005956:	dd40      	ble.n	80059da <_printf_float+0x1b2>
 8005958:	f1aa 0a02 	sub.w	sl, sl, #2
 800595c:	fa5f fa8a 	uxtb.w	sl, sl
 8005960:	4652      	mov	r2, sl
 8005962:	3901      	subs	r1, #1
 8005964:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005968:	910d      	str	r1, [sp, #52]	@ 0x34
 800596a:	f7ff ff23 	bl	80057b4 <__exponent>
 800596e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005970:	4681      	mov	r9, r0
 8005972:	1813      	adds	r3, r2, r0
 8005974:	2a01      	cmp	r2, #1
 8005976:	6123      	str	r3, [r4, #16]
 8005978:	dc02      	bgt.n	8005980 <_printf_float+0x158>
 800597a:	6822      	ldr	r2, [r4, #0]
 800597c:	07d2      	lsls	r2, r2, #31
 800597e:	d501      	bpl.n	8005984 <_printf_float+0x15c>
 8005980:	3301      	adds	r3, #1
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005988:	2b00      	cmp	r3, #0
 800598a:	d09e      	beq.n	80058ca <_printf_float+0xa2>
 800598c:	232d      	movs	r3, #45	@ 0x2d
 800598e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005992:	e79a      	b.n	80058ca <_printf_float+0xa2>
 8005994:	2947      	cmp	r1, #71	@ 0x47
 8005996:	d1bf      	bne.n	8005918 <_printf_float+0xf0>
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1bd      	bne.n	8005918 <_printf_float+0xf0>
 800599c:	2301      	movs	r3, #1
 800599e:	e7ba      	b.n	8005916 <_printf_float+0xee>
 80059a0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059a4:	d9dc      	bls.n	8005960 <_printf_float+0x138>
 80059a6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80059aa:	d118      	bne.n	80059de <_printf_float+0x1b6>
 80059ac:	2900      	cmp	r1, #0
 80059ae:	6863      	ldr	r3, [r4, #4]
 80059b0:	dd0b      	ble.n	80059ca <_printf_float+0x1a2>
 80059b2:	6121      	str	r1, [r4, #16]
 80059b4:	b913      	cbnz	r3, 80059bc <_printf_float+0x194>
 80059b6:	6822      	ldr	r2, [r4, #0]
 80059b8:	07d0      	lsls	r0, r2, #31
 80059ba:	d502      	bpl.n	80059c2 <_printf_float+0x19a>
 80059bc:	3301      	adds	r3, #1
 80059be:	440b      	add	r3, r1
 80059c0:	6123      	str	r3, [r4, #16]
 80059c2:	f04f 0900 	mov.w	r9, #0
 80059c6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80059c8:	e7dc      	b.n	8005984 <_printf_float+0x15c>
 80059ca:	b913      	cbnz	r3, 80059d2 <_printf_float+0x1aa>
 80059cc:	6822      	ldr	r2, [r4, #0]
 80059ce:	07d2      	lsls	r2, r2, #31
 80059d0:	d501      	bpl.n	80059d6 <_printf_float+0x1ae>
 80059d2:	3302      	adds	r3, #2
 80059d4:	e7f4      	b.n	80059c0 <_printf_float+0x198>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e7f2      	b.n	80059c0 <_printf_float+0x198>
 80059da:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80059de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80059e0:	4299      	cmp	r1, r3
 80059e2:	db05      	blt.n	80059f0 <_printf_float+0x1c8>
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	6121      	str	r1, [r4, #16]
 80059e8:	07d8      	lsls	r0, r3, #31
 80059ea:	d5ea      	bpl.n	80059c2 <_printf_float+0x19a>
 80059ec:	1c4b      	adds	r3, r1, #1
 80059ee:	e7e7      	b.n	80059c0 <_printf_float+0x198>
 80059f0:	2900      	cmp	r1, #0
 80059f2:	bfcc      	ite	gt
 80059f4:	2201      	movgt	r2, #1
 80059f6:	f1c1 0202 	rsble	r2, r1, #2
 80059fa:	4413      	add	r3, r2
 80059fc:	e7e0      	b.n	80059c0 <_printf_float+0x198>
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	055a      	lsls	r2, r3, #21
 8005a02:	d407      	bmi.n	8005a14 <_printf_float+0x1ec>
 8005a04:	6923      	ldr	r3, [r4, #16]
 8005a06:	4642      	mov	r2, r8
 8005a08:	4631      	mov	r1, r6
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	47b8      	blx	r7
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d12b      	bne.n	8005a6a <_printf_float+0x242>
 8005a12:	e764      	b.n	80058de <_printf_float+0xb6>
 8005a14:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a18:	f240 80dc 	bls.w	8005bd4 <_printf_float+0x3ac>
 8005a1c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a20:	2200      	movs	r2, #0
 8005a22:	2300      	movs	r3, #0
 8005a24:	f7fa ffc0 	bl	80009a8 <__aeabi_dcmpeq>
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	d033      	beq.n	8005a94 <_printf_float+0x26c>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	4631      	mov	r1, r6
 8005a30:	4628      	mov	r0, r5
 8005a32:	4a35      	ldr	r2, [pc, #212]	@ (8005b08 <_printf_float+0x2e0>)
 8005a34:	47b8      	blx	r7
 8005a36:	3001      	adds	r0, #1
 8005a38:	f43f af51 	beq.w	80058de <_printf_float+0xb6>
 8005a3c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005a40:	4543      	cmp	r3, r8
 8005a42:	db02      	blt.n	8005a4a <_printf_float+0x222>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	07d8      	lsls	r0, r3, #31
 8005a48:	d50f      	bpl.n	8005a6a <_printf_float+0x242>
 8005a4a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005a4e:	4631      	mov	r1, r6
 8005a50:	4628      	mov	r0, r5
 8005a52:	47b8      	blx	r7
 8005a54:	3001      	adds	r0, #1
 8005a56:	f43f af42 	beq.w	80058de <_printf_float+0xb6>
 8005a5a:	f04f 0900 	mov.w	r9, #0
 8005a5e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a62:	f104 0a1a 	add.w	sl, r4, #26
 8005a66:	45c8      	cmp	r8, r9
 8005a68:	dc09      	bgt.n	8005a7e <_printf_float+0x256>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	079b      	lsls	r3, r3, #30
 8005a6e:	f100 8102 	bmi.w	8005c76 <_printf_float+0x44e>
 8005a72:	68e0      	ldr	r0, [r4, #12]
 8005a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a76:	4298      	cmp	r0, r3
 8005a78:	bfb8      	it	lt
 8005a7a:	4618      	movlt	r0, r3
 8005a7c:	e731      	b.n	80058e2 <_printf_float+0xba>
 8005a7e:	2301      	movs	r3, #1
 8005a80:	4652      	mov	r2, sl
 8005a82:	4631      	mov	r1, r6
 8005a84:	4628      	mov	r0, r5
 8005a86:	47b8      	blx	r7
 8005a88:	3001      	adds	r0, #1
 8005a8a:	f43f af28 	beq.w	80058de <_printf_float+0xb6>
 8005a8e:	f109 0901 	add.w	r9, r9, #1
 8005a92:	e7e8      	b.n	8005a66 <_printf_float+0x23e>
 8005a94:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	dc38      	bgt.n	8005b0c <_printf_float+0x2e4>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4631      	mov	r1, r6
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	4a19      	ldr	r2, [pc, #100]	@ (8005b08 <_printf_float+0x2e0>)
 8005aa2:	47b8      	blx	r7
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	f43f af1a 	beq.w	80058de <_printf_float+0xb6>
 8005aaa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005aae:	ea59 0303 	orrs.w	r3, r9, r3
 8005ab2:	d102      	bne.n	8005aba <_printf_float+0x292>
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	07d9      	lsls	r1, r3, #31
 8005ab8:	d5d7      	bpl.n	8005a6a <_printf_float+0x242>
 8005aba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005abe:	4631      	mov	r1, r6
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	47b8      	blx	r7
 8005ac4:	3001      	adds	r0, #1
 8005ac6:	f43f af0a 	beq.w	80058de <_printf_float+0xb6>
 8005aca:	f04f 0a00 	mov.w	sl, #0
 8005ace:	f104 0b1a 	add.w	fp, r4, #26
 8005ad2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ad4:	425b      	negs	r3, r3
 8005ad6:	4553      	cmp	r3, sl
 8005ad8:	dc01      	bgt.n	8005ade <_printf_float+0x2b6>
 8005ada:	464b      	mov	r3, r9
 8005adc:	e793      	b.n	8005a06 <_printf_float+0x1de>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	465a      	mov	r2, fp
 8005ae2:	4631      	mov	r1, r6
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	47b8      	blx	r7
 8005ae8:	3001      	adds	r0, #1
 8005aea:	f43f aef8 	beq.w	80058de <_printf_float+0xb6>
 8005aee:	f10a 0a01 	add.w	sl, sl, #1
 8005af2:	e7ee      	b.n	8005ad2 <_printf_float+0x2aa>
 8005af4:	7fefffff 	.word	0x7fefffff
 8005af8:	080084fa 	.word	0x080084fa
 8005afc:	080084fe 	.word	0x080084fe
 8005b00:	08008502 	.word	0x08008502
 8005b04:	08008506 	.word	0x08008506
 8005b08:	0800850a 	.word	0x0800850a
 8005b0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b0e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005b12:	4553      	cmp	r3, sl
 8005b14:	bfa8      	it	ge
 8005b16:	4653      	movge	r3, sl
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	4699      	mov	r9, r3
 8005b1c:	dc36      	bgt.n	8005b8c <_printf_float+0x364>
 8005b1e:	f04f 0b00 	mov.w	fp, #0
 8005b22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b26:	f104 021a 	add.w	r2, r4, #26
 8005b2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b2e:	eba3 0309 	sub.w	r3, r3, r9
 8005b32:	455b      	cmp	r3, fp
 8005b34:	dc31      	bgt.n	8005b9a <_printf_float+0x372>
 8005b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b38:	459a      	cmp	sl, r3
 8005b3a:	dc3a      	bgt.n	8005bb2 <_printf_float+0x38a>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	07da      	lsls	r2, r3, #31
 8005b40:	d437      	bmi.n	8005bb2 <_printf_float+0x38a>
 8005b42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b44:	ebaa 0903 	sub.w	r9, sl, r3
 8005b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b4a:	ebaa 0303 	sub.w	r3, sl, r3
 8005b4e:	4599      	cmp	r9, r3
 8005b50:	bfa8      	it	ge
 8005b52:	4699      	movge	r9, r3
 8005b54:	f1b9 0f00 	cmp.w	r9, #0
 8005b58:	dc33      	bgt.n	8005bc2 <_printf_float+0x39a>
 8005b5a:	f04f 0800 	mov.w	r8, #0
 8005b5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b62:	f104 0b1a 	add.w	fp, r4, #26
 8005b66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b68:	ebaa 0303 	sub.w	r3, sl, r3
 8005b6c:	eba3 0309 	sub.w	r3, r3, r9
 8005b70:	4543      	cmp	r3, r8
 8005b72:	f77f af7a 	ble.w	8005a6a <_printf_float+0x242>
 8005b76:	2301      	movs	r3, #1
 8005b78:	465a      	mov	r2, fp
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	47b8      	blx	r7
 8005b80:	3001      	adds	r0, #1
 8005b82:	f43f aeac 	beq.w	80058de <_printf_float+0xb6>
 8005b86:	f108 0801 	add.w	r8, r8, #1
 8005b8a:	e7ec      	b.n	8005b66 <_printf_float+0x33e>
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b8      	blx	r7
 8005b94:	3001      	adds	r0, #1
 8005b96:	d1c2      	bne.n	8005b1e <_printf_float+0x2f6>
 8005b98:	e6a1      	b.n	80058de <_printf_float+0xb6>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	4631      	mov	r1, r6
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ba2:	47b8      	blx	r7
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	f43f ae9a 	beq.w	80058de <_printf_float+0xb6>
 8005baa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bac:	f10b 0b01 	add.w	fp, fp, #1
 8005bb0:	e7bb      	b.n	8005b2a <_printf_float+0x302>
 8005bb2:	4631      	mov	r1, r6
 8005bb4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d1c0      	bne.n	8005b42 <_printf_float+0x31a>
 8005bc0:	e68d      	b.n	80058de <_printf_float+0xb6>
 8005bc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005bc4:	464b      	mov	r3, r9
 8005bc6:	4631      	mov	r1, r6
 8005bc8:	4628      	mov	r0, r5
 8005bca:	4442      	add	r2, r8
 8005bcc:	47b8      	blx	r7
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d1c3      	bne.n	8005b5a <_printf_float+0x332>
 8005bd2:	e684      	b.n	80058de <_printf_float+0xb6>
 8005bd4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005bd8:	f1ba 0f01 	cmp.w	sl, #1
 8005bdc:	dc01      	bgt.n	8005be2 <_printf_float+0x3ba>
 8005bde:	07db      	lsls	r3, r3, #31
 8005be0:	d536      	bpl.n	8005c50 <_printf_float+0x428>
 8005be2:	2301      	movs	r3, #1
 8005be4:	4642      	mov	r2, r8
 8005be6:	4631      	mov	r1, r6
 8005be8:	4628      	mov	r0, r5
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	f43f ae76 	beq.w	80058de <_printf_float+0xb6>
 8005bf2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	47b8      	blx	r7
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f43f ae6e 	beq.w	80058de <_printf_float+0xb6>
 8005c02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c06:	2200      	movs	r2, #0
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c0e:	f7fa fecb 	bl	80009a8 <__aeabi_dcmpeq>
 8005c12:	b9c0      	cbnz	r0, 8005c46 <_printf_float+0x41e>
 8005c14:	4653      	mov	r3, sl
 8005c16:	f108 0201 	add.w	r2, r8, #1
 8005c1a:	4631      	mov	r1, r6
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	47b8      	blx	r7
 8005c20:	3001      	adds	r0, #1
 8005c22:	d10c      	bne.n	8005c3e <_printf_float+0x416>
 8005c24:	e65b      	b.n	80058de <_printf_float+0xb6>
 8005c26:	2301      	movs	r3, #1
 8005c28:	465a      	mov	r2, fp
 8005c2a:	4631      	mov	r1, r6
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	47b8      	blx	r7
 8005c30:	3001      	adds	r0, #1
 8005c32:	f43f ae54 	beq.w	80058de <_printf_float+0xb6>
 8005c36:	f108 0801 	add.w	r8, r8, #1
 8005c3a:	45d0      	cmp	r8, sl
 8005c3c:	dbf3      	blt.n	8005c26 <_printf_float+0x3fe>
 8005c3e:	464b      	mov	r3, r9
 8005c40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005c44:	e6e0      	b.n	8005a08 <_printf_float+0x1e0>
 8005c46:	f04f 0800 	mov.w	r8, #0
 8005c4a:	f104 0b1a 	add.w	fp, r4, #26
 8005c4e:	e7f4      	b.n	8005c3a <_printf_float+0x412>
 8005c50:	2301      	movs	r3, #1
 8005c52:	4642      	mov	r2, r8
 8005c54:	e7e1      	b.n	8005c1a <_printf_float+0x3f2>
 8005c56:	2301      	movs	r3, #1
 8005c58:	464a      	mov	r2, r9
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	f43f ae3c 	beq.w	80058de <_printf_float+0xb6>
 8005c66:	f108 0801 	add.w	r8, r8, #1
 8005c6a:	68e3      	ldr	r3, [r4, #12]
 8005c6c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005c6e:	1a5b      	subs	r3, r3, r1
 8005c70:	4543      	cmp	r3, r8
 8005c72:	dcf0      	bgt.n	8005c56 <_printf_float+0x42e>
 8005c74:	e6fd      	b.n	8005a72 <_printf_float+0x24a>
 8005c76:	f04f 0800 	mov.w	r8, #0
 8005c7a:	f104 0919 	add.w	r9, r4, #25
 8005c7e:	e7f4      	b.n	8005c6a <_printf_float+0x442>

08005c80 <_printf_common>:
 8005c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c84:	4616      	mov	r6, r2
 8005c86:	4698      	mov	r8, r3
 8005c88:	688a      	ldr	r2, [r1, #8]
 8005c8a:	690b      	ldr	r3, [r1, #16]
 8005c8c:	4607      	mov	r7, r0
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	bfb8      	it	lt
 8005c92:	4613      	movlt	r3, r2
 8005c94:	6033      	str	r3, [r6, #0]
 8005c96:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ca0:	b10a      	cbz	r2, 8005ca6 <_printf_common+0x26>
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	6033      	str	r3, [r6, #0]
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	0699      	lsls	r1, r3, #26
 8005caa:	bf42      	ittt	mi
 8005cac:	6833      	ldrmi	r3, [r6, #0]
 8005cae:	3302      	addmi	r3, #2
 8005cb0:	6033      	strmi	r3, [r6, #0]
 8005cb2:	6825      	ldr	r5, [r4, #0]
 8005cb4:	f015 0506 	ands.w	r5, r5, #6
 8005cb8:	d106      	bne.n	8005cc8 <_printf_common+0x48>
 8005cba:	f104 0a19 	add.w	sl, r4, #25
 8005cbe:	68e3      	ldr	r3, [r4, #12]
 8005cc0:	6832      	ldr	r2, [r6, #0]
 8005cc2:	1a9b      	subs	r3, r3, r2
 8005cc4:	42ab      	cmp	r3, r5
 8005cc6:	dc2b      	bgt.n	8005d20 <_printf_common+0xa0>
 8005cc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ccc:	6822      	ldr	r2, [r4, #0]
 8005cce:	3b00      	subs	r3, #0
 8005cd0:	bf18      	it	ne
 8005cd2:	2301      	movne	r3, #1
 8005cd4:	0692      	lsls	r2, r2, #26
 8005cd6:	d430      	bmi.n	8005d3a <_printf_common+0xba>
 8005cd8:	4641      	mov	r1, r8
 8005cda:	4638      	mov	r0, r7
 8005cdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ce0:	47c8      	blx	r9
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	d023      	beq.n	8005d2e <_printf_common+0xae>
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	6922      	ldr	r2, [r4, #16]
 8005cea:	f003 0306 	and.w	r3, r3, #6
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	bf14      	ite	ne
 8005cf2:	2500      	movne	r5, #0
 8005cf4:	6833      	ldreq	r3, [r6, #0]
 8005cf6:	f04f 0600 	mov.w	r6, #0
 8005cfa:	bf08      	it	eq
 8005cfc:	68e5      	ldreq	r5, [r4, #12]
 8005cfe:	f104 041a 	add.w	r4, r4, #26
 8005d02:	bf08      	it	eq
 8005d04:	1aed      	subeq	r5, r5, r3
 8005d06:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d0a:	bf08      	it	eq
 8005d0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d10:	4293      	cmp	r3, r2
 8005d12:	bfc4      	itt	gt
 8005d14:	1a9b      	subgt	r3, r3, r2
 8005d16:	18ed      	addgt	r5, r5, r3
 8005d18:	42b5      	cmp	r5, r6
 8005d1a:	d11a      	bne.n	8005d52 <_printf_common+0xd2>
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e008      	b.n	8005d32 <_printf_common+0xb2>
 8005d20:	2301      	movs	r3, #1
 8005d22:	4652      	mov	r2, sl
 8005d24:	4641      	mov	r1, r8
 8005d26:	4638      	mov	r0, r7
 8005d28:	47c8      	blx	r9
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	d103      	bne.n	8005d36 <_printf_common+0xb6>
 8005d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d36:	3501      	adds	r5, #1
 8005d38:	e7c1      	b.n	8005cbe <_printf_common+0x3e>
 8005d3a:	2030      	movs	r0, #48	@ 0x30
 8005d3c:	18e1      	adds	r1, r4, r3
 8005d3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d42:	1c5a      	adds	r2, r3, #1
 8005d44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d48:	4422      	add	r2, r4
 8005d4a:	3302      	adds	r3, #2
 8005d4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d50:	e7c2      	b.n	8005cd8 <_printf_common+0x58>
 8005d52:	2301      	movs	r3, #1
 8005d54:	4622      	mov	r2, r4
 8005d56:	4641      	mov	r1, r8
 8005d58:	4638      	mov	r0, r7
 8005d5a:	47c8      	blx	r9
 8005d5c:	3001      	adds	r0, #1
 8005d5e:	d0e6      	beq.n	8005d2e <_printf_common+0xae>
 8005d60:	3601      	adds	r6, #1
 8005d62:	e7d9      	b.n	8005d18 <_printf_common+0x98>

08005d64 <_printf_i>:
 8005d64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d68:	7e0f      	ldrb	r7, [r1, #24]
 8005d6a:	4691      	mov	r9, r2
 8005d6c:	2f78      	cmp	r7, #120	@ 0x78
 8005d6e:	4680      	mov	r8, r0
 8005d70:	460c      	mov	r4, r1
 8005d72:	469a      	mov	sl, r3
 8005d74:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d7a:	d807      	bhi.n	8005d8c <_printf_i+0x28>
 8005d7c:	2f62      	cmp	r7, #98	@ 0x62
 8005d7e:	d80a      	bhi.n	8005d96 <_printf_i+0x32>
 8005d80:	2f00      	cmp	r7, #0
 8005d82:	f000 80d3 	beq.w	8005f2c <_printf_i+0x1c8>
 8005d86:	2f58      	cmp	r7, #88	@ 0x58
 8005d88:	f000 80ba 	beq.w	8005f00 <_printf_i+0x19c>
 8005d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d94:	e03a      	b.n	8005e0c <_printf_i+0xa8>
 8005d96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d9a:	2b15      	cmp	r3, #21
 8005d9c:	d8f6      	bhi.n	8005d8c <_printf_i+0x28>
 8005d9e:	a101      	add	r1, pc, #4	@ (adr r1, 8005da4 <_printf_i+0x40>)
 8005da0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005da4:	08005dfd 	.word	0x08005dfd
 8005da8:	08005e11 	.word	0x08005e11
 8005dac:	08005d8d 	.word	0x08005d8d
 8005db0:	08005d8d 	.word	0x08005d8d
 8005db4:	08005d8d 	.word	0x08005d8d
 8005db8:	08005d8d 	.word	0x08005d8d
 8005dbc:	08005e11 	.word	0x08005e11
 8005dc0:	08005d8d 	.word	0x08005d8d
 8005dc4:	08005d8d 	.word	0x08005d8d
 8005dc8:	08005d8d 	.word	0x08005d8d
 8005dcc:	08005d8d 	.word	0x08005d8d
 8005dd0:	08005f13 	.word	0x08005f13
 8005dd4:	08005e3b 	.word	0x08005e3b
 8005dd8:	08005ecd 	.word	0x08005ecd
 8005ddc:	08005d8d 	.word	0x08005d8d
 8005de0:	08005d8d 	.word	0x08005d8d
 8005de4:	08005f35 	.word	0x08005f35
 8005de8:	08005d8d 	.word	0x08005d8d
 8005dec:	08005e3b 	.word	0x08005e3b
 8005df0:	08005d8d 	.word	0x08005d8d
 8005df4:	08005d8d 	.word	0x08005d8d
 8005df8:	08005ed5 	.word	0x08005ed5
 8005dfc:	6833      	ldr	r3, [r6, #0]
 8005dfe:	1d1a      	adds	r2, r3, #4
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6032      	str	r2, [r6, #0]
 8005e04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e09e      	b.n	8005f4e <_printf_i+0x1ea>
 8005e10:	6833      	ldr	r3, [r6, #0]
 8005e12:	6820      	ldr	r0, [r4, #0]
 8005e14:	1d19      	adds	r1, r3, #4
 8005e16:	6031      	str	r1, [r6, #0]
 8005e18:	0606      	lsls	r6, r0, #24
 8005e1a:	d501      	bpl.n	8005e20 <_printf_i+0xbc>
 8005e1c:	681d      	ldr	r5, [r3, #0]
 8005e1e:	e003      	b.n	8005e28 <_printf_i+0xc4>
 8005e20:	0645      	lsls	r5, r0, #25
 8005e22:	d5fb      	bpl.n	8005e1c <_printf_i+0xb8>
 8005e24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e28:	2d00      	cmp	r5, #0
 8005e2a:	da03      	bge.n	8005e34 <_printf_i+0xd0>
 8005e2c:	232d      	movs	r3, #45	@ 0x2d
 8005e2e:	426d      	negs	r5, r5
 8005e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e34:	230a      	movs	r3, #10
 8005e36:	4859      	ldr	r0, [pc, #356]	@ (8005f9c <_printf_i+0x238>)
 8005e38:	e011      	b.n	8005e5e <_printf_i+0xfa>
 8005e3a:	6821      	ldr	r1, [r4, #0]
 8005e3c:	6833      	ldr	r3, [r6, #0]
 8005e3e:	0608      	lsls	r0, r1, #24
 8005e40:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e44:	d402      	bmi.n	8005e4c <_printf_i+0xe8>
 8005e46:	0649      	lsls	r1, r1, #25
 8005e48:	bf48      	it	mi
 8005e4a:	b2ad      	uxthmi	r5, r5
 8005e4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e4e:	6033      	str	r3, [r6, #0]
 8005e50:	bf14      	ite	ne
 8005e52:	230a      	movne	r3, #10
 8005e54:	2308      	moveq	r3, #8
 8005e56:	4851      	ldr	r0, [pc, #324]	@ (8005f9c <_printf_i+0x238>)
 8005e58:	2100      	movs	r1, #0
 8005e5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e5e:	6866      	ldr	r6, [r4, #4]
 8005e60:	2e00      	cmp	r6, #0
 8005e62:	bfa8      	it	ge
 8005e64:	6821      	ldrge	r1, [r4, #0]
 8005e66:	60a6      	str	r6, [r4, #8]
 8005e68:	bfa4      	itt	ge
 8005e6a:	f021 0104 	bicge.w	r1, r1, #4
 8005e6e:	6021      	strge	r1, [r4, #0]
 8005e70:	b90d      	cbnz	r5, 8005e76 <_printf_i+0x112>
 8005e72:	2e00      	cmp	r6, #0
 8005e74:	d04b      	beq.n	8005f0e <_printf_i+0x1aa>
 8005e76:	4616      	mov	r6, r2
 8005e78:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e7c:	fb03 5711 	mls	r7, r3, r1, r5
 8005e80:	5dc7      	ldrb	r7, [r0, r7]
 8005e82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e86:	462f      	mov	r7, r5
 8005e88:	42bb      	cmp	r3, r7
 8005e8a:	460d      	mov	r5, r1
 8005e8c:	d9f4      	bls.n	8005e78 <_printf_i+0x114>
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	d10b      	bne.n	8005eaa <_printf_i+0x146>
 8005e92:	6823      	ldr	r3, [r4, #0]
 8005e94:	07df      	lsls	r7, r3, #31
 8005e96:	d508      	bpl.n	8005eaa <_printf_i+0x146>
 8005e98:	6923      	ldr	r3, [r4, #16]
 8005e9a:	6861      	ldr	r1, [r4, #4]
 8005e9c:	4299      	cmp	r1, r3
 8005e9e:	bfde      	ittt	le
 8005ea0:	2330      	movle	r3, #48	@ 0x30
 8005ea2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ea6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005eaa:	1b92      	subs	r2, r2, r6
 8005eac:	6122      	str	r2, [r4, #16]
 8005eae:	464b      	mov	r3, r9
 8005eb0:	4621      	mov	r1, r4
 8005eb2:	4640      	mov	r0, r8
 8005eb4:	f8cd a000 	str.w	sl, [sp]
 8005eb8:	aa03      	add	r2, sp, #12
 8005eba:	f7ff fee1 	bl	8005c80 <_printf_common>
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	d14a      	bne.n	8005f58 <_printf_i+0x1f4>
 8005ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec6:	b004      	add	sp, #16
 8005ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	f043 0320 	orr.w	r3, r3, #32
 8005ed2:	6023      	str	r3, [r4, #0]
 8005ed4:	2778      	movs	r7, #120	@ 0x78
 8005ed6:	4832      	ldr	r0, [pc, #200]	@ (8005fa0 <_printf_i+0x23c>)
 8005ed8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	6831      	ldr	r1, [r6, #0]
 8005ee0:	061f      	lsls	r7, r3, #24
 8005ee2:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ee6:	d402      	bmi.n	8005eee <_printf_i+0x18a>
 8005ee8:	065f      	lsls	r7, r3, #25
 8005eea:	bf48      	it	mi
 8005eec:	b2ad      	uxthmi	r5, r5
 8005eee:	6031      	str	r1, [r6, #0]
 8005ef0:	07d9      	lsls	r1, r3, #31
 8005ef2:	bf44      	itt	mi
 8005ef4:	f043 0320 	orrmi.w	r3, r3, #32
 8005ef8:	6023      	strmi	r3, [r4, #0]
 8005efa:	b11d      	cbz	r5, 8005f04 <_printf_i+0x1a0>
 8005efc:	2310      	movs	r3, #16
 8005efe:	e7ab      	b.n	8005e58 <_printf_i+0xf4>
 8005f00:	4826      	ldr	r0, [pc, #152]	@ (8005f9c <_printf_i+0x238>)
 8005f02:	e7e9      	b.n	8005ed8 <_printf_i+0x174>
 8005f04:	6823      	ldr	r3, [r4, #0]
 8005f06:	f023 0320 	bic.w	r3, r3, #32
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	e7f6      	b.n	8005efc <_printf_i+0x198>
 8005f0e:	4616      	mov	r6, r2
 8005f10:	e7bd      	b.n	8005e8e <_printf_i+0x12a>
 8005f12:	6833      	ldr	r3, [r6, #0]
 8005f14:	6825      	ldr	r5, [r4, #0]
 8005f16:	1d18      	adds	r0, r3, #4
 8005f18:	6961      	ldr	r1, [r4, #20]
 8005f1a:	6030      	str	r0, [r6, #0]
 8005f1c:	062e      	lsls	r6, r5, #24
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	d501      	bpl.n	8005f26 <_printf_i+0x1c2>
 8005f22:	6019      	str	r1, [r3, #0]
 8005f24:	e002      	b.n	8005f2c <_printf_i+0x1c8>
 8005f26:	0668      	lsls	r0, r5, #25
 8005f28:	d5fb      	bpl.n	8005f22 <_printf_i+0x1be>
 8005f2a:	8019      	strh	r1, [r3, #0]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	4616      	mov	r6, r2
 8005f30:	6123      	str	r3, [r4, #16]
 8005f32:	e7bc      	b.n	8005eae <_printf_i+0x14a>
 8005f34:	6833      	ldr	r3, [r6, #0]
 8005f36:	2100      	movs	r1, #0
 8005f38:	1d1a      	adds	r2, r3, #4
 8005f3a:	6032      	str	r2, [r6, #0]
 8005f3c:	681e      	ldr	r6, [r3, #0]
 8005f3e:	6862      	ldr	r2, [r4, #4]
 8005f40:	4630      	mov	r0, r6
 8005f42:	f000 f9fa 	bl	800633a <memchr>
 8005f46:	b108      	cbz	r0, 8005f4c <_printf_i+0x1e8>
 8005f48:	1b80      	subs	r0, r0, r6
 8005f4a:	6060      	str	r0, [r4, #4]
 8005f4c:	6863      	ldr	r3, [r4, #4]
 8005f4e:	6123      	str	r3, [r4, #16]
 8005f50:	2300      	movs	r3, #0
 8005f52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f56:	e7aa      	b.n	8005eae <_printf_i+0x14a>
 8005f58:	4632      	mov	r2, r6
 8005f5a:	4649      	mov	r1, r9
 8005f5c:	4640      	mov	r0, r8
 8005f5e:	6923      	ldr	r3, [r4, #16]
 8005f60:	47d0      	blx	sl
 8005f62:	3001      	adds	r0, #1
 8005f64:	d0ad      	beq.n	8005ec2 <_printf_i+0x15e>
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	079b      	lsls	r3, r3, #30
 8005f6a:	d413      	bmi.n	8005f94 <_printf_i+0x230>
 8005f6c:	68e0      	ldr	r0, [r4, #12]
 8005f6e:	9b03      	ldr	r3, [sp, #12]
 8005f70:	4298      	cmp	r0, r3
 8005f72:	bfb8      	it	lt
 8005f74:	4618      	movlt	r0, r3
 8005f76:	e7a6      	b.n	8005ec6 <_printf_i+0x162>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	4632      	mov	r2, r6
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	4640      	mov	r0, r8
 8005f80:	47d0      	blx	sl
 8005f82:	3001      	adds	r0, #1
 8005f84:	d09d      	beq.n	8005ec2 <_printf_i+0x15e>
 8005f86:	3501      	adds	r5, #1
 8005f88:	68e3      	ldr	r3, [r4, #12]
 8005f8a:	9903      	ldr	r1, [sp, #12]
 8005f8c:	1a5b      	subs	r3, r3, r1
 8005f8e:	42ab      	cmp	r3, r5
 8005f90:	dcf2      	bgt.n	8005f78 <_printf_i+0x214>
 8005f92:	e7eb      	b.n	8005f6c <_printf_i+0x208>
 8005f94:	2500      	movs	r5, #0
 8005f96:	f104 0619 	add.w	r6, r4, #25
 8005f9a:	e7f5      	b.n	8005f88 <_printf_i+0x224>
 8005f9c:	0800850c 	.word	0x0800850c
 8005fa0:	0800851d 	.word	0x0800851d

08005fa4 <std>:
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	b510      	push	{r4, lr}
 8005fa8:	4604      	mov	r4, r0
 8005faa:	e9c0 3300 	strd	r3, r3, [r0]
 8005fae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fb2:	6083      	str	r3, [r0, #8]
 8005fb4:	8181      	strh	r1, [r0, #12]
 8005fb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005fb8:	81c2      	strh	r2, [r0, #14]
 8005fba:	6183      	str	r3, [r0, #24]
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	2208      	movs	r2, #8
 8005fc0:	305c      	adds	r0, #92	@ 0x5c
 8005fc2:	f000 f93a 	bl	800623a <memset>
 8005fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005ffc <std+0x58>)
 8005fc8:	6224      	str	r4, [r4, #32]
 8005fca:	6263      	str	r3, [r4, #36]	@ 0x24
 8005fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8006000 <std+0x5c>)
 8005fce:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <std+0x60>)
 8005fd2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006008 <std+0x64>)
 8005fd6:	6323      	str	r3, [r4, #48]	@ 0x30
 8005fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800600c <std+0x68>)
 8005fda:	429c      	cmp	r4, r3
 8005fdc:	d006      	beq.n	8005fec <std+0x48>
 8005fde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005fe2:	4294      	cmp	r4, r2
 8005fe4:	d002      	beq.n	8005fec <std+0x48>
 8005fe6:	33d0      	adds	r3, #208	@ 0xd0
 8005fe8:	429c      	cmp	r4, r3
 8005fea:	d105      	bne.n	8005ff8 <std+0x54>
 8005fec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ff4:	f000 b99e 	b.w	8006334 <__retarget_lock_init_recursive>
 8005ff8:	bd10      	pop	{r4, pc}
 8005ffa:	bf00      	nop
 8005ffc:	080061b5 	.word	0x080061b5
 8006000:	080061d7 	.word	0x080061d7
 8006004:	0800620f 	.word	0x0800620f
 8006008:	08006233 	.word	0x08006233
 800600c:	2000037c 	.word	0x2000037c

08006010 <stdio_exit_handler>:
 8006010:	4a02      	ldr	r2, [pc, #8]	@ (800601c <stdio_exit_handler+0xc>)
 8006012:	4903      	ldr	r1, [pc, #12]	@ (8006020 <stdio_exit_handler+0x10>)
 8006014:	4803      	ldr	r0, [pc, #12]	@ (8006024 <stdio_exit_handler+0x14>)
 8006016:	f000 b869 	b.w	80060ec <_fwalk_sglue>
 800601a:	bf00      	nop
 800601c:	2000000c 	.word	0x2000000c
 8006020:	08007f45 	.word	0x08007f45
 8006024:	2000001c 	.word	0x2000001c

08006028 <cleanup_stdio>:
 8006028:	6841      	ldr	r1, [r0, #4]
 800602a:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <cleanup_stdio+0x34>)
 800602c:	b510      	push	{r4, lr}
 800602e:	4299      	cmp	r1, r3
 8006030:	4604      	mov	r4, r0
 8006032:	d001      	beq.n	8006038 <cleanup_stdio+0x10>
 8006034:	f001 ff86 	bl	8007f44 <_fflush_r>
 8006038:	68a1      	ldr	r1, [r4, #8]
 800603a:	4b09      	ldr	r3, [pc, #36]	@ (8006060 <cleanup_stdio+0x38>)
 800603c:	4299      	cmp	r1, r3
 800603e:	d002      	beq.n	8006046 <cleanup_stdio+0x1e>
 8006040:	4620      	mov	r0, r4
 8006042:	f001 ff7f 	bl	8007f44 <_fflush_r>
 8006046:	68e1      	ldr	r1, [r4, #12]
 8006048:	4b06      	ldr	r3, [pc, #24]	@ (8006064 <cleanup_stdio+0x3c>)
 800604a:	4299      	cmp	r1, r3
 800604c:	d004      	beq.n	8006058 <cleanup_stdio+0x30>
 800604e:	4620      	mov	r0, r4
 8006050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006054:	f001 bf76 	b.w	8007f44 <_fflush_r>
 8006058:	bd10      	pop	{r4, pc}
 800605a:	bf00      	nop
 800605c:	2000037c 	.word	0x2000037c
 8006060:	200003e4 	.word	0x200003e4
 8006064:	2000044c 	.word	0x2000044c

08006068 <global_stdio_init.part.0>:
 8006068:	b510      	push	{r4, lr}
 800606a:	4b0b      	ldr	r3, [pc, #44]	@ (8006098 <global_stdio_init.part.0+0x30>)
 800606c:	4c0b      	ldr	r4, [pc, #44]	@ (800609c <global_stdio_init.part.0+0x34>)
 800606e:	4a0c      	ldr	r2, [pc, #48]	@ (80060a0 <global_stdio_init.part.0+0x38>)
 8006070:	4620      	mov	r0, r4
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	2104      	movs	r1, #4
 8006076:	2200      	movs	r2, #0
 8006078:	f7ff ff94 	bl	8005fa4 <std>
 800607c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006080:	2201      	movs	r2, #1
 8006082:	2109      	movs	r1, #9
 8006084:	f7ff ff8e 	bl	8005fa4 <std>
 8006088:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800608c:	2202      	movs	r2, #2
 800608e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006092:	2112      	movs	r1, #18
 8006094:	f7ff bf86 	b.w	8005fa4 <std>
 8006098:	200004b4 	.word	0x200004b4
 800609c:	2000037c 	.word	0x2000037c
 80060a0:	08006011 	.word	0x08006011

080060a4 <__sfp_lock_acquire>:
 80060a4:	4801      	ldr	r0, [pc, #4]	@ (80060ac <__sfp_lock_acquire+0x8>)
 80060a6:	f000 b946 	b.w	8006336 <__retarget_lock_acquire_recursive>
 80060aa:	bf00      	nop
 80060ac:	200004bd 	.word	0x200004bd

080060b0 <__sfp_lock_release>:
 80060b0:	4801      	ldr	r0, [pc, #4]	@ (80060b8 <__sfp_lock_release+0x8>)
 80060b2:	f000 b941 	b.w	8006338 <__retarget_lock_release_recursive>
 80060b6:	bf00      	nop
 80060b8:	200004bd 	.word	0x200004bd

080060bc <__sinit>:
 80060bc:	b510      	push	{r4, lr}
 80060be:	4604      	mov	r4, r0
 80060c0:	f7ff fff0 	bl	80060a4 <__sfp_lock_acquire>
 80060c4:	6a23      	ldr	r3, [r4, #32]
 80060c6:	b11b      	cbz	r3, 80060d0 <__sinit+0x14>
 80060c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060cc:	f7ff bff0 	b.w	80060b0 <__sfp_lock_release>
 80060d0:	4b04      	ldr	r3, [pc, #16]	@ (80060e4 <__sinit+0x28>)
 80060d2:	6223      	str	r3, [r4, #32]
 80060d4:	4b04      	ldr	r3, [pc, #16]	@ (80060e8 <__sinit+0x2c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1f5      	bne.n	80060c8 <__sinit+0xc>
 80060dc:	f7ff ffc4 	bl	8006068 <global_stdio_init.part.0>
 80060e0:	e7f2      	b.n	80060c8 <__sinit+0xc>
 80060e2:	bf00      	nop
 80060e4:	08006029 	.word	0x08006029
 80060e8:	200004b4 	.word	0x200004b4

080060ec <_fwalk_sglue>:
 80060ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060f0:	4607      	mov	r7, r0
 80060f2:	4688      	mov	r8, r1
 80060f4:	4614      	mov	r4, r2
 80060f6:	2600      	movs	r6, #0
 80060f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060fc:	f1b9 0901 	subs.w	r9, r9, #1
 8006100:	d505      	bpl.n	800610e <_fwalk_sglue+0x22>
 8006102:	6824      	ldr	r4, [r4, #0]
 8006104:	2c00      	cmp	r4, #0
 8006106:	d1f7      	bne.n	80060f8 <_fwalk_sglue+0xc>
 8006108:	4630      	mov	r0, r6
 800610a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800610e:	89ab      	ldrh	r3, [r5, #12]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d907      	bls.n	8006124 <_fwalk_sglue+0x38>
 8006114:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006118:	3301      	adds	r3, #1
 800611a:	d003      	beq.n	8006124 <_fwalk_sglue+0x38>
 800611c:	4629      	mov	r1, r5
 800611e:	4638      	mov	r0, r7
 8006120:	47c0      	blx	r8
 8006122:	4306      	orrs	r6, r0
 8006124:	3568      	adds	r5, #104	@ 0x68
 8006126:	e7e9      	b.n	80060fc <_fwalk_sglue+0x10>

08006128 <iprintf>:
 8006128:	b40f      	push	{r0, r1, r2, r3}
 800612a:	b507      	push	{r0, r1, r2, lr}
 800612c:	4906      	ldr	r1, [pc, #24]	@ (8006148 <iprintf+0x20>)
 800612e:	ab04      	add	r3, sp, #16
 8006130:	6808      	ldr	r0, [r1, #0]
 8006132:	f853 2b04 	ldr.w	r2, [r3], #4
 8006136:	6881      	ldr	r1, [r0, #8]
 8006138:	9301      	str	r3, [sp, #4]
 800613a:	f001 fd6b 	bl	8007c14 <_vfiprintf_r>
 800613e:	b003      	add	sp, #12
 8006140:	f85d eb04 	ldr.w	lr, [sp], #4
 8006144:	b004      	add	sp, #16
 8006146:	4770      	bx	lr
 8006148:	20000018 	.word	0x20000018

0800614c <sniprintf>:
 800614c:	b40c      	push	{r2, r3}
 800614e:	b530      	push	{r4, r5, lr}
 8006150:	4b17      	ldr	r3, [pc, #92]	@ (80061b0 <sniprintf+0x64>)
 8006152:	1e0c      	subs	r4, r1, #0
 8006154:	681d      	ldr	r5, [r3, #0]
 8006156:	b09d      	sub	sp, #116	@ 0x74
 8006158:	da08      	bge.n	800616c <sniprintf+0x20>
 800615a:	238b      	movs	r3, #139	@ 0x8b
 800615c:	f04f 30ff 	mov.w	r0, #4294967295
 8006160:	602b      	str	r3, [r5, #0]
 8006162:	b01d      	add	sp, #116	@ 0x74
 8006164:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006168:	b002      	add	sp, #8
 800616a:	4770      	bx	lr
 800616c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006170:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006174:	bf0c      	ite	eq
 8006176:	4623      	moveq	r3, r4
 8006178:	f104 33ff 	addne.w	r3, r4, #4294967295
 800617c:	9304      	str	r3, [sp, #16]
 800617e:	9307      	str	r3, [sp, #28]
 8006180:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006184:	9002      	str	r0, [sp, #8]
 8006186:	9006      	str	r0, [sp, #24]
 8006188:	f8ad 3016 	strh.w	r3, [sp, #22]
 800618c:	4628      	mov	r0, r5
 800618e:	ab21      	add	r3, sp, #132	@ 0x84
 8006190:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006192:	a902      	add	r1, sp, #8
 8006194:	9301      	str	r3, [sp, #4]
 8006196:	f001 fc19 	bl	80079cc <_svfiprintf_r>
 800619a:	1c43      	adds	r3, r0, #1
 800619c:	bfbc      	itt	lt
 800619e:	238b      	movlt	r3, #139	@ 0x8b
 80061a0:	602b      	strlt	r3, [r5, #0]
 80061a2:	2c00      	cmp	r4, #0
 80061a4:	d0dd      	beq.n	8006162 <sniprintf+0x16>
 80061a6:	2200      	movs	r2, #0
 80061a8:	9b02      	ldr	r3, [sp, #8]
 80061aa:	701a      	strb	r2, [r3, #0]
 80061ac:	e7d9      	b.n	8006162 <sniprintf+0x16>
 80061ae:	bf00      	nop
 80061b0:	20000018 	.word	0x20000018

080061b4 <__sread>:
 80061b4:	b510      	push	{r4, lr}
 80061b6:	460c      	mov	r4, r1
 80061b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061bc:	f000 f86c 	bl	8006298 <_read_r>
 80061c0:	2800      	cmp	r0, #0
 80061c2:	bfab      	itete	ge
 80061c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80061c6:	89a3      	ldrhlt	r3, [r4, #12]
 80061c8:	181b      	addge	r3, r3, r0
 80061ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80061ce:	bfac      	ite	ge
 80061d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80061d2:	81a3      	strhlt	r3, [r4, #12]
 80061d4:	bd10      	pop	{r4, pc}

080061d6 <__swrite>:
 80061d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061da:	461f      	mov	r7, r3
 80061dc:	898b      	ldrh	r3, [r1, #12]
 80061de:	4605      	mov	r5, r0
 80061e0:	05db      	lsls	r3, r3, #23
 80061e2:	460c      	mov	r4, r1
 80061e4:	4616      	mov	r6, r2
 80061e6:	d505      	bpl.n	80061f4 <__swrite+0x1e>
 80061e8:	2302      	movs	r3, #2
 80061ea:	2200      	movs	r2, #0
 80061ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061f0:	f000 f840 	bl	8006274 <_lseek_r>
 80061f4:	89a3      	ldrh	r3, [r4, #12]
 80061f6:	4632      	mov	r2, r6
 80061f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	4628      	mov	r0, r5
 8006200:	463b      	mov	r3, r7
 8006202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800620a:	f000 b857 	b.w	80062bc <_write_r>

0800620e <__sseek>:
 800620e:	b510      	push	{r4, lr}
 8006210:	460c      	mov	r4, r1
 8006212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006216:	f000 f82d 	bl	8006274 <_lseek_r>
 800621a:	1c43      	adds	r3, r0, #1
 800621c:	89a3      	ldrh	r3, [r4, #12]
 800621e:	bf15      	itete	ne
 8006220:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006222:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006226:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800622a:	81a3      	strheq	r3, [r4, #12]
 800622c:	bf18      	it	ne
 800622e:	81a3      	strhne	r3, [r4, #12]
 8006230:	bd10      	pop	{r4, pc}

08006232 <__sclose>:
 8006232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006236:	f000 b80d 	b.w	8006254 <_close_r>

0800623a <memset>:
 800623a:	4603      	mov	r3, r0
 800623c:	4402      	add	r2, r0
 800623e:	4293      	cmp	r3, r2
 8006240:	d100      	bne.n	8006244 <memset+0xa>
 8006242:	4770      	bx	lr
 8006244:	f803 1b01 	strb.w	r1, [r3], #1
 8006248:	e7f9      	b.n	800623e <memset+0x4>
	...

0800624c <_localeconv_r>:
 800624c:	4800      	ldr	r0, [pc, #0]	@ (8006250 <_localeconv_r+0x4>)
 800624e:	4770      	bx	lr
 8006250:	20000158 	.word	0x20000158

08006254 <_close_r>:
 8006254:	b538      	push	{r3, r4, r5, lr}
 8006256:	2300      	movs	r3, #0
 8006258:	4d05      	ldr	r5, [pc, #20]	@ (8006270 <_close_r+0x1c>)
 800625a:	4604      	mov	r4, r0
 800625c:	4608      	mov	r0, r1
 800625e:	602b      	str	r3, [r5, #0]
 8006260:	f7fb fd36 	bl	8001cd0 <_close>
 8006264:	1c43      	adds	r3, r0, #1
 8006266:	d102      	bne.n	800626e <_close_r+0x1a>
 8006268:	682b      	ldr	r3, [r5, #0]
 800626a:	b103      	cbz	r3, 800626e <_close_r+0x1a>
 800626c:	6023      	str	r3, [r4, #0]
 800626e:	bd38      	pop	{r3, r4, r5, pc}
 8006270:	200004b8 	.word	0x200004b8

08006274 <_lseek_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4604      	mov	r4, r0
 8006278:	4608      	mov	r0, r1
 800627a:	4611      	mov	r1, r2
 800627c:	2200      	movs	r2, #0
 800627e:	4d05      	ldr	r5, [pc, #20]	@ (8006294 <_lseek_r+0x20>)
 8006280:	602a      	str	r2, [r5, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	f7fb fd48 	bl	8001d18 <_lseek>
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	d102      	bne.n	8006292 <_lseek_r+0x1e>
 800628c:	682b      	ldr	r3, [r5, #0]
 800628e:	b103      	cbz	r3, 8006292 <_lseek_r+0x1e>
 8006290:	6023      	str	r3, [r4, #0]
 8006292:	bd38      	pop	{r3, r4, r5, pc}
 8006294:	200004b8 	.word	0x200004b8

08006298 <_read_r>:
 8006298:	b538      	push	{r3, r4, r5, lr}
 800629a:	4604      	mov	r4, r0
 800629c:	4608      	mov	r0, r1
 800629e:	4611      	mov	r1, r2
 80062a0:	2200      	movs	r2, #0
 80062a2:	4d05      	ldr	r5, [pc, #20]	@ (80062b8 <_read_r+0x20>)
 80062a4:	602a      	str	r2, [r5, #0]
 80062a6:	461a      	mov	r2, r3
 80062a8:	f7fb fcd9 	bl	8001c5e <_read>
 80062ac:	1c43      	adds	r3, r0, #1
 80062ae:	d102      	bne.n	80062b6 <_read_r+0x1e>
 80062b0:	682b      	ldr	r3, [r5, #0]
 80062b2:	b103      	cbz	r3, 80062b6 <_read_r+0x1e>
 80062b4:	6023      	str	r3, [r4, #0]
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	200004b8 	.word	0x200004b8

080062bc <_write_r>:
 80062bc:	b538      	push	{r3, r4, r5, lr}
 80062be:	4604      	mov	r4, r0
 80062c0:	4608      	mov	r0, r1
 80062c2:	4611      	mov	r1, r2
 80062c4:	2200      	movs	r2, #0
 80062c6:	4d05      	ldr	r5, [pc, #20]	@ (80062dc <_write_r+0x20>)
 80062c8:	602a      	str	r2, [r5, #0]
 80062ca:	461a      	mov	r2, r3
 80062cc:	f7fb fce4 	bl	8001c98 <_write>
 80062d0:	1c43      	adds	r3, r0, #1
 80062d2:	d102      	bne.n	80062da <_write_r+0x1e>
 80062d4:	682b      	ldr	r3, [r5, #0]
 80062d6:	b103      	cbz	r3, 80062da <_write_r+0x1e>
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	bd38      	pop	{r3, r4, r5, pc}
 80062dc:	200004b8 	.word	0x200004b8

080062e0 <__errno>:
 80062e0:	4b01      	ldr	r3, [pc, #4]	@ (80062e8 <__errno+0x8>)
 80062e2:	6818      	ldr	r0, [r3, #0]
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	20000018 	.word	0x20000018

080062ec <__libc_init_array>:
 80062ec:	b570      	push	{r4, r5, r6, lr}
 80062ee:	2600      	movs	r6, #0
 80062f0:	4d0c      	ldr	r5, [pc, #48]	@ (8006324 <__libc_init_array+0x38>)
 80062f2:	4c0d      	ldr	r4, [pc, #52]	@ (8006328 <__libc_init_array+0x3c>)
 80062f4:	1b64      	subs	r4, r4, r5
 80062f6:	10a4      	asrs	r4, r4, #2
 80062f8:	42a6      	cmp	r6, r4
 80062fa:	d109      	bne.n	8006310 <__libc_init_array+0x24>
 80062fc:	f002 f872 	bl	80083e4 <_init>
 8006300:	2600      	movs	r6, #0
 8006302:	4d0a      	ldr	r5, [pc, #40]	@ (800632c <__libc_init_array+0x40>)
 8006304:	4c0a      	ldr	r4, [pc, #40]	@ (8006330 <__libc_init_array+0x44>)
 8006306:	1b64      	subs	r4, r4, r5
 8006308:	10a4      	asrs	r4, r4, #2
 800630a:	42a6      	cmp	r6, r4
 800630c:	d105      	bne.n	800631a <__libc_init_array+0x2e>
 800630e:	bd70      	pop	{r4, r5, r6, pc}
 8006310:	f855 3b04 	ldr.w	r3, [r5], #4
 8006314:	4798      	blx	r3
 8006316:	3601      	adds	r6, #1
 8006318:	e7ee      	b.n	80062f8 <__libc_init_array+0xc>
 800631a:	f855 3b04 	ldr.w	r3, [r5], #4
 800631e:	4798      	blx	r3
 8006320:	3601      	adds	r6, #1
 8006322:	e7f2      	b.n	800630a <__libc_init_array+0x1e>
 8006324:	08008870 	.word	0x08008870
 8006328:	08008870 	.word	0x08008870
 800632c:	08008870 	.word	0x08008870
 8006330:	08008874 	.word	0x08008874

08006334 <__retarget_lock_init_recursive>:
 8006334:	4770      	bx	lr

08006336 <__retarget_lock_acquire_recursive>:
 8006336:	4770      	bx	lr

08006338 <__retarget_lock_release_recursive>:
 8006338:	4770      	bx	lr

0800633a <memchr>:
 800633a:	4603      	mov	r3, r0
 800633c:	b510      	push	{r4, lr}
 800633e:	b2c9      	uxtb	r1, r1
 8006340:	4402      	add	r2, r0
 8006342:	4293      	cmp	r3, r2
 8006344:	4618      	mov	r0, r3
 8006346:	d101      	bne.n	800634c <memchr+0x12>
 8006348:	2000      	movs	r0, #0
 800634a:	e003      	b.n	8006354 <memchr+0x1a>
 800634c:	7804      	ldrb	r4, [r0, #0]
 800634e:	3301      	adds	r3, #1
 8006350:	428c      	cmp	r4, r1
 8006352:	d1f6      	bne.n	8006342 <memchr+0x8>
 8006354:	bd10      	pop	{r4, pc}

08006356 <memcpy>:
 8006356:	440a      	add	r2, r1
 8006358:	4291      	cmp	r1, r2
 800635a:	f100 33ff 	add.w	r3, r0, #4294967295
 800635e:	d100      	bne.n	8006362 <memcpy+0xc>
 8006360:	4770      	bx	lr
 8006362:	b510      	push	{r4, lr}
 8006364:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006368:	4291      	cmp	r1, r2
 800636a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800636e:	d1f9      	bne.n	8006364 <memcpy+0xe>
 8006370:	bd10      	pop	{r4, pc}

08006372 <quorem>:
 8006372:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006376:	6903      	ldr	r3, [r0, #16]
 8006378:	690c      	ldr	r4, [r1, #16]
 800637a:	4607      	mov	r7, r0
 800637c:	42a3      	cmp	r3, r4
 800637e:	db7e      	blt.n	800647e <quorem+0x10c>
 8006380:	3c01      	subs	r4, #1
 8006382:	00a3      	lsls	r3, r4, #2
 8006384:	f100 0514 	add.w	r5, r0, #20
 8006388:	f101 0814 	add.w	r8, r1, #20
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006392:	9301      	str	r3, [sp, #4]
 8006394:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006398:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800639c:	3301      	adds	r3, #1
 800639e:	429a      	cmp	r2, r3
 80063a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80063a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063a8:	d32e      	bcc.n	8006408 <quorem+0x96>
 80063aa:	f04f 0a00 	mov.w	sl, #0
 80063ae:	46c4      	mov	ip, r8
 80063b0:	46ae      	mov	lr, r5
 80063b2:	46d3      	mov	fp, sl
 80063b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063b8:	b298      	uxth	r0, r3
 80063ba:	fb06 a000 	mla	r0, r6, r0, sl
 80063be:	0c1b      	lsrs	r3, r3, #16
 80063c0:	0c02      	lsrs	r2, r0, #16
 80063c2:	fb06 2303 	mla	r3, r6, r3, r2
 80063c6:	f8de 2000 	ldr.w	r2, [lr]
 80063ca:	b280      	uxth	r0, r0
 80063cc:	b292      	uxth	r2, r2
 80063ce:	1a12      	subs	r2, r2, r0
 80063d0:	445a      	add	r2, fp
 80063d2:	f8de 0000 	ldr.w	r0, [lr]
 80063d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063da:	b29b      	uxth	r3, r3
 80063dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063e4:	b292      	uxth	r2, r2
 80063e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063ea:	45e1      	cmp	r9, ip
 80063ec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063f0:	f84e 2b04 	str.w	r2, [lr], #4
 80063f4:	d2de      	bcs.n	80063b4 <quorem+0x42>
 80063f6:	9b00      	ldr	r3, [sp, #0]
 80063f8:	58eb      	ldr	r3, [r5, r3]
 80063fa:	b92b      	cbnz	r3, 8006408 <quorem+0x96>
 80063fc:	9b01      	ldr	r3, [sp, #4]
 80063fe:	3b04      	subs	r3, #4
 8006400:	429d      	cmp	r5, r3
 8006402:	461a      	mov	r2, r3
 8006404:	d32f      	bcc.n	8006466 <quorem+0xf4>
 8006406:	613c      	str	r4, [r7, #16]
 8006408:	4638      	mov	r0, r7
 800640a:	f001 f97b 	bl	8007704 <__mcmp>
 800640e:	2800      	cmp	r0, #0
 8006410:	db25      	blt.n	800645e <quorem+0xec>
 8006412:	4629      	mov	r1, r5
 8006414:	2000      	movs	r0, #0
 8006416:	f858 2b04 	ldr.w	r2, [r8], #4
 800641a:	f8d1 c000 	ldr.w	ip, [r1]
 800641e:	fa1f fe82 	uxth.w	lr, r2
 8006422:	fa1f f38c 	uxth.w	r3, ip
 8006426:	eba3 030e 	sub.w	r3, r3, lr
 800642a:	4403      	add	r3, r0
 800642c:	0c12      	lsrs	r2, r2, #16
 800642e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006432:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006436:	b29b      	uxth	r3, r3
 8006438:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800643c:	45c1      	cmp	r9, r8
 800643e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006442:	f841 3b04 	str.w	r3, [r1], #4
 8006446:	d2e6      	bcs.n	8006416 <quorem+0xa4>
 8006448:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800644c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006450:	b922      	cbnz	r2, 800645c <quorem+0xea>
 8006452:	3b04      	subs	r3, #4
 8006454:	429d      	cmp	r5, r3
 8006456:	461a      	mov	r2, r3
 8006458:	d30b      	bcc.n	8006472 <quorem+0x100>
 800645a:	613c      	str	r4, [r7, #16]
 800645c:	3601      	adds	r6, #1
 800645e:	4630      	mov	r0, r6
 8006460:	b003      	add	sp, #12
 8006462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006466:	6812      	ldr	r2, [r2, #0]
 8006468:	3b04      	subs	r3, #4
 800646a:	2a00      	cmp	r2, #0
 800646c:	d1cb      	bne.n	8006406 <quorem+0x94>
 800646e:	3c01      	subs	r4, #1
 8006470:	e7c6      	b.n	8006400 <quorem+0x8e>
 8006472:	6812      	ldr	r2, [r2, #0]
 8006474:	3b04      	subs	r3, #4
 8006476:	2a00      	cmp	r2, #0
 8006478:	d1ef      	bne.n	800645a <quorem+0xe8>
 800647a:	3c01      	subs	r4, #1
 800647c:	e7ea      	b.n	8006454 <quorem+0xe2>
 800647e:	2000      	movs	r0, #0
 8006480:	e7ee      	b.n	8006460 <quorem+0xee>
 8006482:	0000      	movs	r0, r0
 8006484:	0000      	movs	r0, r0
	...

08006488 <_dtoa_r>:
 8006488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800648c:	4614      	mov	r4, r2
 800648e:	461d      	mov	r5, r3
 8006490:	69c7      	ldr	r7, [r0, #28]
 8006492:	b097      	sub	sp, #92	@ 0x5c
 8006494:	4683      	mov	fp, r0
 8006496:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800649a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800649c:	b97f      	cbnz	r7, 80064be <_dtoa_r+0x36>
 800649e:	2010      	movs	r0, #16
 80064a0:	f000 fe02 	bl	80070a8 <malloc>
 80064a4:	4602      	mov	r2, r0
 80064a6:	f8cb 001c 	str.w	r0, [fp, #28]
 80064aa:	b920      	cbnz	r0, 80064b6 <_dtoa_r+0x2e>
 80064ac:	21ef      	movs	r1, #239	@ 0xef
 80064ae:	4ba8      	ldr	r3, [pc, #672]	@ (8006750 <_dtoa_r+0x2c8>)
 80064b0:	48a8      	ldr	r0, [pc, #672]	@ (8006754 <_dtoa_r+0x2cc>)
 80064b2:	f001 fe2d 	bl	8008110 <__assert_func>
 80064b6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064ba:	6007      	str	r7, [r0, #0]
 80064bc:	60c7      	str	r7, [r0, #12]
 80064be:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064c2:	6819      	ldr	r1, [r3, #0]
 80064c4:	b159      	cbz	r1, 80064de <_dtoa_r+0x56>
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	2301      	movs	r3, #1
 80064ca:	4093      	lsls	r3, r2
 80064cc:	604a      	str	r2, [r1, #4]
 80064ce:	608b      	str	r3, [r1, #8]
 80064d0:	4658      	mov	r0, fp
 80064d2:	f000 fedf 	bl	8007294 <_Bfree>
 80064d6:	2200      	movs	r2, #0
 80064d8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064dc:	601a      	str	r2, [r3, #0]
 80064de:	1e2b      	subs	r3, r5, #0
 80064e0:	bfaf      	iteee	ge
 80064e2:	2300      	movge	r3, #0
 80064e4:	2201      	movlt	r2, #1
 80064e6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064ea:	9303      	strlt	r3, [sp, #12]
 80064ec:	bfa8      	it	ge
 80064ee:	6033      	strge	r3, [r6, #0]
 80064f0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80064f4:	4b98      	ldr	r3, [pc, #608]	@ (8006758 <_dtoa_r+0x2d0>)
 80064f6:	bfb8      	it	lt
 80064f8:	6032      	strlt	r2, [r6, #0]
 80064fa:	ea33 0308 	bics.w	r3, r3, r8
 80064fe:	d112      	bne.n	8006526 <_dtoa_r+0x9e>
 8006500:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006504:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006506:	6013      	str	r3, [r2, #0]
 8006508:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800650c:	4323      	orrs	r3, r4
 800650e:	f000 8550 	beq.w	8006fb2 <_dtoa_r+0xb2a>
 8006512:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006514:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800675c <_dtoa_r+0x2d4>
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8552 	beq.w	8006fc2 <_dtoa_r+0xb3a>
 800651e:	f10a 0303 	add.w	r3, sl, #3
 8006522:	f000 bd4c 	b.w	8006fbe <_dtoa_r+0xb36>
 8006526:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800652a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800652e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006532:	2200      	movs	r2, #0
 8006534:	2300      	movs	r3, #0
 8006536:	f7fa fa37 	bl	80009a8 <__aeabi_dcmpeq>
 800653a:	4607      	mov	r7, r0
 800653c:	b158      	cbz	r0, 8006556 <_dtoa_r+0xce>
 800653e:	2301      	movs	r3, #1
 8006540:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006542:	6013      	str	r3, [r2, #0]
 8006544:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006546:	b113      	cbz	r3, 800654e <_dtoa_r+0xc6>
 8006548:	4b85      	ldr	r3, [pc, #532]	@ (8006760 <_dtoa_r+0x2d8>)
 800654a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006764 <_dtoa_r+0x2dc>
 8006552:	f000 bd36 	b.w	8006fc2 <_dtoa_r+0xb3a>
 8006556:	ab14      	add	r3, sp, #80	@ 0x50
 8006558:	9301      	str	r3, [sp, #4]
 800655a:	ab15      	add	r3, sp, #84	@ 0x54
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	4658      	mov	r0, fp
 8006560:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006564:	f001 f97e 	bl	8007864 <__d2b>
 8006568:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800656c:	4681      	mov	r9, r0
 800656e:	2e00      	cmp	r6, #0
 8006570:	d077      	beq.n	8006662 <_dtoa_r+0x1da>
 8006572:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006576:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006578:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800657c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006580:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006584:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006588:	9712      	str	r7, [sp, #72]	@ 0x48
 800658a:	4619      	mov	r1, r3
 800658c:	2200      	movs	r2, #0
 800658e:	4b76      	ldr	r3, [pc, #472]	@ (8006768 <_dtoa_r+0x2e0>)
 8006590:	f7f9 fdea 	bl	8000168 <__aeabi_dsub>
 8006594:	a368      	add	r3, pc, #416	@ (adr r3, 8006738 <_dtoa_r+0x2b0>)
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	f7f9 ff9d 	bl	80004d8 <__aeabi_dmul>
 800659e:	a368      	add	r3, pc, #416	@ (adr r3, 8006740 <_dtoa_r+0x2b8>)
 80065a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a4:	f7f9 fde2 	bl	800016c <__adddf3>
 80065a8:	4604      	mov	r4, r0
 80065aa:	4630      	mov	r0, r6
 80065ac:	460d      	mov	r5, r1
 80065ae:	f7f9 ff29 	bl	8000404 <__aeabi_i2d>
 80065b2:	a365      	add	r3, pc, #404	@ (adr r3, 8006748 <_dtoa_r+0x2c0>)
 80065b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b8:	f7f9 ff8e 	bl	80004d8 <__aeabi_dmul>
 80065bc:	4602      	mov	r2, r0
 80065be:	460b      	mov	r3, r1
 80065c0:	4620      	mov	r0, r4
 80065c2:	4629      	mov	r1, r5
 80065c4:	f7f9 fdd2 	bl	800016c <__adddf3>
 80065c8:	4604      	mov	r4, r0
 80065ca:	460d      	mov	r5, r1
 80065cc:	f7fa fa34 	bl	8000a38 <__aeabi_d2iz>
 80065d0:	2200      	movs	r2, #0
 80065d2:	4607      	mov	r7, r0
 80065d4:	2300      	movs	r3, #0
 80065d6:	4620      	mov	r0, r4
 80065d8:	4629      	mov	r1, r5
 80065da:	f7fa f9ef 	bl	80009bc <__aeabi_dcmplt>
 80065de:	b140      	cbz	r0, 80065f2 <_dtoa_r+0x16a>
 80065e0:	4638      	mov	r0, r7
 80065e2:	f7f9 ff0f 	bl	8000404 <__aeabi_i2d>
 80065e6:	4622      	mov	r2, r4
 80065e8:	462b      	mov	r3, r5
 80065ea:	f7fa f9dd 	bl	80009a8 <__aeabi_dcmpeq>
 80065ee:	b900      	cbnz	r0, 80065f2 <_dtoa_r+0x16a>
 80065f0:	3f01      	subs	r7, #1
 80065f2:	2f16      	cmp	r7, #22
 80065f4:	d853      	bhi.n	800669e <_dtoa_r+0x216>
 80065f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065fa:	4b5c      	ldr	r3, [pc, #368]	@ (800676c <_dtoa_r+0x2e4>)
 80065fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006604:	f7fa f9da 	bl	80009bc <__aeabi_dcmplt>
 8006608:	2800      	cmp	r0, #0
 800660a:	d04a      	beq.n	80066a2 <_dtoa_r+0x21a>
 800660c:	2300      	movs	r3, #0
 800660e:	3f01      	subs	r7, #1
 8006610:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006612:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006614:	1b9b      	subs	r3, r3, r6
 8006616:	1e5a      	subs	r2, r3, #1
 8006618:	bf46      	itte	mi
 800661a:	f1c3 0801 	rsbmi	r8, r3, #1
 800661e:	2300      	movmi	r3, #0
 8006620:	f04f 0800 	movpl.w	r8, #0
 8006624:	9209      	str	r2, [sp, #36]	@ 0x24
 8006626:	bf48      	it	mi
 8006628:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800662a:	2f00      	cmp	r7, #0
 800662c:	db3b      	blt.n	80066a6 <_dtoa_r+0x21e>
 800662e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006630:	970e      	str	r7, [sp, #56]	@ 0x38
 8006632:	443b      	add	r3, r7
 8006634:	9309      	str	r3, [sp, #36]	@ 0x24
 8006636:	2300      	movs	r3, #0
 8006638:	930a      	str	r3, [sp, #40]	@ 0x28
 800663a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800663c:	2b09      	cmp	r3, #9
 800663e:	d866      	bhi.n	800670e <_dtoa_r+0x286>
 8006640:	2b05      	cmp	r3, #5
 8006642:	bfc4      	itt	gt
 8006644:	3b04      	subgt	r3, #4
 8006646:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006648:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800664a:	bfc8      	it	gt
 800664c:	2400      	movgt	r4, #0
 800664e:	f1a3 0302 	sub.w	r3, r3, #2
 8006652:	bfd8      	it	le
 8006654:	2401      	movle	r4, #1
 8006656:	2b03      	cmp	r3, #3
 8006658:	d864      	bhi.n	8006724 <_dtoa_r+0x29c>
 800665a:	e8df f003 	tbb	[pc, r3]
 800665e:	382b      	.short	0x382b
 8006660:	5636      	.short	0x5636
 8006662:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006666:	441e      	add	r6, r3
 8006668:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800666c:	2b20      	cmp	r3, #32
 800666e:	bfc1      	itttt	gt
 8006670:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006674:	fa08 f803 	lslgt.w	r8, r8, r3
 8006678:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800667c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006680:	bfd6      	itet	le
 8006682:	f1c3 0320 	rsble	r3, r3, #32
 8006686:	ea48 0003 	orrgt.w	r0, r8, r3
 800668a:	fa04 f003 	lslle.w	r0, r4, r3
 800668e:	f7f9 fea9 	bl	80003e4 <__aeabi_ui2d>
 8006692:	2201      	movs	r2, #1
 8006694:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006698:	3e01      	subs	r6, #1
 800669a:	9212      	str	r2, [sp, #72]	@ 0x48
 800669c:	e775      	b.n	800658a <_dtoa_r+0x102>
 800669e:	2301      	movs	r3, #1
 80066a0:	e7b6      	b.n	8006610 <_dtoa_r+0x188>
 80066a2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80066a4:	e7b5      	b.n	8006612 <_dtoa_r+0x18a>
 80066a6:	427b      	negs	r3, r7
 80066a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80066aa:	2300      	movs	r3, #0
 80066ac:	eba8 0807 	sub.w	r8, r8, r7
 80066b0:	930e      	str	r3, [sp, #56]	@ 0x38
 80066b2:	e7c2      	b.n	800663a <_dtoa_r+0x1b2>
 80066b4:	2300      	movs	r3, #0
 80066b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	dc35      	bgt.n	800672a <_dtoa_r+0x2a2>
 80066be:	2301      	movs	r3, #1
 80066c0:	461a      	mov	r2, r3
 80066c2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80066c6:	9221      	str	r2, [sp, #132]	@ 0x84
 80066c8:	e00b      	b.n	80066e2 <_dtoa_r+0x25a>
 80066ca:	2301      	movs	r3, #1
 80066cc:	e7f3      	b.n	80066b6 <_dtoa_r+0x22e>
 80066ce:	2300      	movs	r3, #0
 80066d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066d4:	18fb      	adds	r3, r7, r3
 80066d6:	9308      	str	r3, [sp, #32]
 80066d8:	3301      	adds	r3, #1
 80066da:	2b01      	cmp	r3, #1
 80066dc:	9307      	str	r3, [sp, #28]
 80066de:	bfb8      	it	lt
 80066e0:	2301      	movlt	r3, #1
 80066e2:	2100      	movs	r1, #0
 80066e4:	2204      	movs	r2, #4
 80066e6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80066ea:	f102 0514 	add.w	r5, r2, #20
 80066ee:	429d      	cmp	r5, r3
 80066f0:	d91f      	bls.n	8006732 <_dtoa_r+0x2aa>
 80066f2:	6041      	str	r1, [r0, #4]
 80066f4:	4658      	mov	r0, fp
 80066f6:	f000 fd8d 	bl	8007214 <_Balloc>
 80066fa:	4682      	mov	sl, r0
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d139      	bne.n	8006774 <_dtoa_r+0x2ec>
 8006700:	4602      	mov	r2, r0
 8006702:	f240 11af 	movw	r1, #431	@ 0x1af
 8006706:	4b1a      	ldr	r3, [pc, #104]	@ (8006770 <_dtoa_r+0x2e8>)
 8006708:	e6d2      	b.n	80064b0 <_dtoa_r+0x28>
 800670a:	2301      	movs	r3, #1
 800670c:	e7e0      	b.n	80066d0 <_dtoa_r+0x248>
 800670e:	2401      	movs	r4, #1
 8006710:	2300      	movs	r3, #0
 8006712:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006714:	9320      	str	r3, [sp, #128]	@ 0x80
 8006716:	f04f 33ff 	mov.w	r3, #4294967295
 800671a:	2200      	movs	r2, #0
 800671c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006720:	2312      	movs	r3, #18
 8006722:	e7d0      	b.n	80066c6 <_dtoa_r+0x23e>
 8006724:	2301      	movs	r3, #1
 8006726:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006728:	e7f5      	b.n	8006716 <_dtoa_r+0x28e>
 800672a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800672c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006730:	e7d7      	b.n	80066e2 <_dtoa_r+0x25a>
 8006732:	3101      	adds	r1, #1
 8006734:	0052      	lsls	r2, r2, #1
 8006736:	e7d8      	b.n	80066ea <_dtoa_r+0x262>
 8006738:	636f4361 	.word	0x636f4361
 800673c:	3fd287a7 	.word	0x3fd287a7
 8006740:	8b60c8b3 	.word	0x8b60c8b3
 8006744:	3fc68a28 	.word	0x3fc68a28
 8006748:	509f79fb 	.word	0x509f79fb
 800674c:	3fd34413 	.word	0x3fd34413
 8006750:	0800853b 	.word	0x0800853b
 8006754:	08008552 	.word	0x08008552
 8006758:	7ff00000 	.word	0x7ff00000
 800675c:	08008537 	.word	0x08008537
 8006760:	0800850b 	.word	0x0800850b
 8006764:	0800850a 	.word	0x0800850a
 8006768:	3ff80000 	.word	0x3ff80000
 800676c:	08008648 	.word	0x08008648
 8006770:	080085aa 	.word	0x080085aa
 8006774:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006778:	6018      	str	r0, [r3, #0]
 800677a:	9b07      	ldr	r3, [sp, #28]
 800677c:	2b0e      	cmp	r3, #14
 800677e:	f200 80a4 	bhi.w	80068ca <_dtoa_r+0x442>
 8006782:	2c00      	cmp	r4, #0
 8006784:	f000 80a1 	beq.w	80068ca <_dtoa_r+0x442>
 8006788:	2f00      	cmp	r7, #0
 800678a:	dd33      	ble.n	80067f4 <_dtoa_r+0x36c>
 800678c:	4b86      	ldr	r3, [pc, #536]	@ (80069a8 <_dtoa_r+0x520>)
 800678e:	f007 020f 	and.w	r2, r7, #15
 8006792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006796:	05f8      	lsls	r0, r7, #23
 8006798:	e9d3 3400 	ldrd	r3, r4, [r3]
 800679c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80067a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80067a4:	d516      	bpl.n	80067d4 <_dtoa_r+0x34c>
 80067a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067aa:	4b80      	ldr	r3, [pc, #512]	@ (80069ac <_dtoa_r+0x524>)
 80067ac:	2603      	movs	r6, #3
 80067ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067b2:	f7f9 ffbb 	bl	800072c <__aeabi_ddiv>
 80067b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ba:	f004 040f 	and.w	r4, r4, #15
 80067be:	4d7b      	ldr	r5, [pc, #492]	@ (80069ac <_dtoa_r+0x524>)
 80067c0:	b954      	cbnz	r4, 80067d8 <_dtoa_r+0x350>
 80067c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067ca:	f7f9 ffaf 	bl	800072c <__aeabi_ddiv>
 80067ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067d2:	e028      	b.n	8006826 <_dtoa_r+0x39e>
 80067d4:	2602      	movs	r6, #2
 80067d6:	e7f2      	b.n	80067be <_dtoa_r+0x336>
 80067d8:	07e1      	lsls	r1, r4, #31
 80067da:	d508      	bpl.n	80067ee <_dtoa_r+0x366>
 80067dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067e4:	f7f9 fe78 	bl	80004d8 <__aeabi_dmul>
 80067e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067ec:	3601      	adds	r6, #1
 80067ee:	1064      	asrs	r4, r4, #1
 80067f0:	3508      	adds	r5, #8
 80067f2:	e7e5      	b.n	80067c0 <_dtoa_r+0x338>
 80067f4:	f000 80d2 	beq.w	800699c <_dtoa_r+0x514>
 80067f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067fc:	427c      	negs	r4, r7
 80067fe:	4b6a      	ldr	r3, [pc, #424]	@ (80069a8 <_dtoa_r+0x520>)
 8006800:	f004 020f 	and.w	r2, r4, #15
 8006804:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680c:	f7f9 fe64 	bl	80004d8 <__aeabi_dmul>
 8006810:	2602      	movs	r6, #2
 8006812:	2300      	movs	r3, #0
 8006814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006818:	4d64      	ldr	r5, [pc, #400]	@ (80069ac <_dtoa_r+0x524>)
 800681a:	1124      	asrs	r4, r4, #4
 800681c:	2c00      	cmp	r4, #0
 800681e:	f040 80b2 	bne.w	8006986 <_dtoa_r+0x4fe>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1d3      	bne.n	80067ce <_dtoa_r+0x346>
 8006826:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800682a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 80b7 	beq.w	80069a0 <_dtoa_r+0x518>
 8006832:	2200      	movs	r2, #0
 8006834:	4620      	mov	r0, r4
 8006836:	4629      	mov	r1, r5
 8006838:	4b5d      	ldr	r3, [pc, #372]	@ (80069b0 <_dtoa_r+0x528>)
 800683a:	f7fa f8bf 	bl	80009bc <__aeabi_dcmplt>
 800683e:	2800      	cmp	r0, #0
 8006840:	f000 80ae 	beq.w	80069a0 <_dtoa_r+0x518>
 8006844:	9b07      	ldr	r3, [sp, #28]
 8006846:	2b00      	cmp	r3, #0
 8006848:	f000 80aa 	beq.w	80069a0 <_dtoa_r+0x518>
 800684c:	9b08      	ldr	r3, [sp, #32]
 800684e:	2b00      	cmp	r3, #0
 8006850:	dd37      	ble.n	80068c2 <_dtoa_r+0x43a>
 8006852:	1e7b      	subs	r3, r7, #1
 8006854:	4620      	mov	r0, r4
 8006856:	9304      	str	r3, [sp, #16]
 8006858:	2200      	movs	r2, #0
 800685a:	4629      	mov	r1, r5
 800685c:	4b55      	ldr	r3, [pc, #340]	@ (80069b4 <_dtoa_r+0x52c>)
 800685e:	f7f9 fe3b 	bl	80004d8 <__aeabi_dmul>
 8006862:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006866:	9c08      	ldr	r4, [sp, #32]
 8006868:	3601      	adds	r6, #1
 800686a:	4630      	mov	r0, r6
 800686c:	f7f9 fdca 	bl	8000404 <__aeabi_i2d>
 8006870:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006874:	f7f9 fe30 	bl	80004d8 <__aeabi_dmul>
 8006878:	2200      	movs	r2, #0
 800687a:	4b4f      	ldr	r3, [pc, #316]	@ (80069b8 <_dtoa_r+0x530>)
 800687c:	f7f9 fc76 	bl	800016c <__adddf3>
 8006880:	4605      	mov	r5, r0
 8006882:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006886:	2c00      	cmp	r4, #0
 8006888:	f040 809a 	bne.w	80069c0 <_dtoa_r+0x538>
 800688c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006890:	2200      	movs	r2, #0
 8006892:	4b4a      	ldr	r3, [pc, #296]	@ (80069bc <_dtoa_r+0x534>)
 8006894:	f7f9 fc68 	bl	8000168 <__aeabi_dsub>
 8006898:	4602      	mov	r2, r0
 800689a:	460b      	mov	r3, r1
 800689c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068a0:	462a      	mov	r2, r5
 80068a2:	4633      	mov	r3, r6
 80068a4:	f7fa f8a8 	bl	80009f8 <__aeabi_dcmpgt>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	f040 828e 	bne.w	8006dca <_dtoa_r+0x942>
 80068ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068b2:	462a      	mov	r2, r5
 80068b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80068b8:	f7fa f880 	bl	80009bc <__aeabi_dcmplt>
 80068bc:	2800      	cmp	r0, #0
 80068be:	f040 8127 	bne.w	8006b10 <_dtoa_r+0x688>
 80068c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80068c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80068ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f2c0 8163 	blt.w	8006b98 <_dtoa_r+0x710>
 80068d2:	2f0e      	cmp	r7, #14
 80068d4:	f300 8160 	bgt.w	8006b98 <_dtoa_r+0x710>
 80068d8:	4b33      	ldr	r3, [pc, #204]	@ (80069a8 <_dtoa_r+0x520>)
 80068da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068de:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	da03      	bge.n	80068f4 <_dtoa_r+0x46c>
 80068ec:	9b07      	ldr	r3, [sp, #28]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f340 8100 	ble.w	8006af4 <_dtoa_r+0x66c>
 80068f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80068f8:	4656      	mov	r6, sl
 80068fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068fe:	4620      	mov	r0, r4
 8006900:	4629      	mov	r1, r5
 8006902:	f7f9 ff13 	bl	800072c <__aeabi_ddiv>
 8006906:	f7fa f897 	bl	8000a38 <__aeabi_d2iz>
 800690a:	4680      	mov	r8, r0
 800690c:	f7f9 fd7a 	bl	8000404 <__aeabi_i2d>
 8006910:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006914:	f7f9 fde0 	bl	80004d8 <__aeabi_dmul>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	4620      	mov	r0, r4
 800691e:	4629      	mov	r1, r5
 8006920:	f7f9 fc22 	bl	8000168 <__aeabi_dsub>
 8006924:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006928:	9d07      	ldr	r5, [sp, #28]
 800692a:	f806 4b01 	strb.w	r4, [r6], #1
 800692e:	eba6 040a 	sub.w	r4, r6, sl
 8006932:	42a5      	cmp	r5, r4
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	f040 8116 	bne.w	8006b68 <_dtoa_r+0x6e0>
 800693c:	f7f9 fc16 	bl	800016c <__adddf3>
 8006940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006944:	4604      	mov	r4, r0
 8006946:	460d      	mov	r5, r1
 8006948:	f7fa f856 	bl	80009f8 <__aeabi_dcmpgt>
 800694c:	2800      	cmp	r0, #0
 800694e:	f040 80f8 	bne.w	8006b42 <_dtoa_r+0x6ba>
 8006952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006956:	4620      	mov	r0, r4
 8006958:	4629      	mov	r1, r5
 800695a:	f7fa f825 	bl	80009a8 <__aeabi_dcmpeq>
 800695e:	b118      	cbz	r0, 8006968 <_dtoa_r+0x4e0>
 8006960:	f018 0f01 	tst.w	r8, #1
 8006964:	f040 80ed 	bne.w	8006b42 <_dtoa_r+0x6ba>
 8006968:	4649      	mov	r1, r9
 800696a:	4658      	mov	r0, fp
 800696c:	f000 fc92 	bl	8007294 <_Bfree>
 8006970:	2300      	movs	r3, #0
 8006972:	7033      	strb	r3, [r6, #0]
 8006974:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006976:	3701      	adds	r7, #1
 8006978:	601f      	str	r7, [r3, #0]
 800697a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800697c:	2b00      	cmp	r3, #0
 800697e:	f000 8320 	beq.w	8006fc2 <_dtoa_r+0xb3a>
 8006982:	601e      	str	r6, [r3, #0]
 8006984:	e31d      	b.n	8006fc2 <_dtoa_r+0xb3a>
 8006986:	07e2      	lsls	r2, r4, #31
 8006988:	d505      	bpl.n	8006996 <_dtoa_r+0x50e>
 800698a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800698e:	f7f9 fda3 	bl	80004d8 <__aeabi_dmul>
 8006992:	2301      	movs	r3, #1
 8006994:	3601      	adds	r6, #1
 8006996:	1064      	asrs	r4, r4, #1
 8006998:	3508      	adds	r5, #8
 800699a:	e73f      	b.n	800681c <_dtoa_r+0x394>
 800699c:	2602      	movs	r6, #2
 800699e:	e742      	b.n	8006826 <_dtoa_r+0x39e>
 80069a0:	9c07      	ldr	r4, [sp, #28]
 80069a2:	9704      	str	r7, [sp, #16]
 80069a4:	e761      	b.n	800686a <_dtoa_r+0x3e2>
 80069a6:	bf00      	nop
 80069a8:	08008648 	.word	0x08008648
 80069ac:	08008620 	.word	0x08008620
 80069b0:	3ff00000 	.word	0x3ff00000
 80069b4:	40240000 	.word	0x40240000
 80069b8:	401c0000 	.word	0x401c0000
 80069bc:	40140000 	.word	0x40140000
 80069c0:	4b70      	ldr	r3, [pc, #448]	@ (8006b84 <_dtoa_r+0x6fc>)
 80069c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069cc:	4454      	add	r4, sl
 80069ce:	2900      	cmp	r1, #0
 80069d0:	d045      	beq.n	8006a5e <_dtoa_r+0x5d6>
 80069d2:	2000      	movs	r0, #0
 80069d4:	496c      	ldr	r1, [pc, #432]	@ (8006b88 <_dtoa_r+0x700>)
 80069d6:	f7f9 fea9 	bl	800072c <__aeabi_ddiv>
 80069da:	4633      	mov	r3, r6
 80069dc:	462a      	mov	r2, r5
 80069de:	f7f9 fbc3 	bl	8000168 <__aeabi_dsub>
 80069e2:	4656      	mov	r6, sl
 80069e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ec:	f7fa f824 	bl	8000a38 <__aeabi_d2iz>
 80069f0:	4605      	mov	r5, r0
 80069f2:	f7f9 fd07 	bl	8000404 <__aeabi_i2d>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069fe:	f7f9 fbb3 	bl	8000168 <__aeabi_dsub>
 8006a02:	4602      	mov	r2, r0
 8006a04:	460b      	mov	r3, r1
 8006a06:	3530      	adds	r5, #48	@ 0x30
 8006a08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a10:	f806 5b01 	strb.w	r5, [r6], #1
 8006a14:	f7f9 ffd2 	bl	80009bc <__aeabi_dcmplt>
 8006a18:	2800      	cmp	r0, #0
 8006a1a:	d163      	bne.n	8006ae4 <_dtoa_r+0x65c>
 8006a1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a20:	2000      	movs	r0, #0
 8006a22:	495a      	ldr	r1, [pc, #360]	@ (8006b8c <_dtoa_r+0x704>)
 8006a24:	f7f9 fba0 	bl	8000168 <__aeabi_dsub>
 8006a28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a2c:	f7f9 ffc6 	bl	80009bc <__aeabi_dcmplt>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	f040 8087 	bne.w	8006b44 <_dtoa_r+0x6bc>
 8006a36:	42a6      	cmp	r6, r4
 8006a38:	f43f af43 	beq.w	80068c2 <_dtoa_r+0x43a>
 8006a3c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a40:	2200      	movs	r2, #0
 8006a42:	4b53      	ldr	r3, [pc, #332]	@ (8006b90 <_dtoa_r+0x708>)
 8006a44:	f7f9 fd48 	bl	80004d8 <__aeabi_dmul>
 8006a48:	2200      	movs	r2, #0
 8006a4a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a52:	4b4f      	ldr	r3, [pc, #316]	@ (8006b90 <_dtoa_r+0x708>)
 8006a54:	f7f9 fd40 	bl	80004d8 <__aeabi_dmul>
 8006a58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a5c:	e7c4      	b.n	80069e8 <_dtoa_r+0x560>
 8006a5e:	4631      	mov	r1, r6
 8006a60:	4628      	mov	r0, r5
 8006a62:	f7f9 fd39 	bl	80004d8 <__aeabi_dmul>
 8006a66:	4656      	mov	r6, sl
 8006a68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a6c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006a6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a72:	f7f9 ffe1 	bl	8000a38 <__aeabi_d2iz>
 8006a76:	4605      	mov	r5, r0
 8006a78:	f7f9 fcc4 	bl	8000404 <__aeabi_i2d>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a84:	f7f9 fb70 	bl	8000168 <__aeabi_dsub>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	3530      	adds	r5, #48	@ 0x30
 8006a8e:	f806 5b01 	strb.w	r5, [r6], #1
 8006a92:	42a6      	cmp	r6, r4
 8006a94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a98:	f04f 0200 	mov.w	r2, #0
 8006a9c:	d124      	bne.n	8006ae8 <_dtoa_r+0x660>
 8006a9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006aa2:	4b39      	ldr	r3, [pc, #228]	@ (8006b88 <_dtoa_r+0x700>)
 8006aa4:	f7f9 fb62 	bl	800016c <__adddf3>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ab0:	f7f9 ffa2 	bl	80009f8 <__aeabi_dcmpgt>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	d145      	bne.n	8006b44 <_dtoa_r+0x6bc>
 8006ab8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006abc:	2000      	movs	r0, #0
 8006abe:	4932      	ldr	r1, [pc, #200]	@ (8006b88 <_dtoa_r+0x700>)
 8006ac0:	f7f9 fb52 	bl	8000168 <__aeabi_dsub>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006acc:	f7f9 ff76 	bl	80009bc <__aeabi_dcmplt>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	f43f aef6 	beq.w	80068c2 <_dtoa_r+0x43a>
 8006ad6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006ad8:	1e73      	subs	r3, r6, #1
 8006ada:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006adc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ae0:	2b30      	cmp	r3, #48	@ 0x30
 8006ae2:	d0f8      	beq.n	8006ad6 <_dtoa_r+0x64e>
 8006ae4:	9f04      	ldr	r7, [sp, #16]
 8006ae6:	e73f      	b.n	8006968 <_dtoa_r+0x4e0>
 8006ae8:	4b29      	ldr	r3, [pc, #164]	@ (8006b90 <_dtoa_r+0x708>)
 8006aea:	f7f9 fcf5 	bl	80004d8 <__aeabi_dmul>
 8006aee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006af2:	e7bc      	b.n	8006a6e <_dtoa_r+0x5e6>
 8006af4:	d10c      	bne.n	8006b10 <_dtoa_r+0x688>
 8006af6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006afa:	2200      	movs	r2, #0
 8006afc:	4b25      	ldr	r3, [pc, #148]	@ (8006b94 <_dtoa_r+0x70c>)
 8006afe:	f7f9 fceb 	bl	80004d8 <__aeabi_dmul>
 8006b02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b06:	f7f9 ff6d 	bl	80009e4 <__aeabi_dcmpge>
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	f000 815b 	beq.w	8006dc6 <_dtoa_r+0x93e>
 8006b10:	2400      	movs	r4, #0
 8006b12:	4625      	mov	r5, r4
 8006b14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b16:	4656      	mov	r6, sl
 8006b18:	43db      	mvns	r3, r3
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	2700      	movs	r7, #0
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4658      	mov	r0, fp
 8006b22:	f000 fbb7 	bl	8007294 <_Bfree>
 8006b26:	2d00      	cmp	r5, #0
 8006b28:	d0dc      	beq.n	8006ae4 <_dtoa_r+0x65c>
 8006b2a:	b12f      	cbz	r7, 8006b38 <_dtoa_r+0x6b0>
 8006b2c:	42af      	cmp	r7, r5
 8006b2e:	d003      	beq.n	8006b38 <_dtoa_r+0x6b0>
 8006b30:	4639      	mov	r1, r7
 8006b32:	4658      	mov	r0, fp
 8006b34:	f000 fbae 	bl	8007294 <_Bfree>
 8006b38:	4629      	mov	r1, r5
 8006b3a:	4658      	mov	r0, fp
 8006b3c:	f000 fbaa 	bl	8007294 <_Bfree>
 8006b40:	e7d0      	b.n	8006ae4 <_dtoa_r+0x65c>
 8006b42:	9704      	str	r7, [sp, #16]
 8006b44:	4633      	mov	r3, r6
 8006b46:	461e      	mov	r6, r3
 8006b48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b4c:	2a39      	cmp	r2, #57	@ 0x39
 8006b4e:	d107      	bne.n	8006b60 <_dtoa_r+0x6d8>
 8006b50:	459a      	cmp	sl, r3
 8006b52:	d1f8      	bne.n	8006b46 <_dtoa_r+0x6be>
 8006b54:	9a04      	ldr	r2, [sp, #16]
 8006b56:	3201      	adds	r2, #1
 8006b58:	9204      	str	r2, [sp, #16]
 8006b5a:	2230      	movs	r2, #48	@ 0x30
 8006b5c:	f88a 2000 	strb.w	r2, [sl]
 8006b60:	781a      	ldrb	r2, [r3, #0]
 8006b62:	3201      	adds	r2, #1
 8006b64:	701a      	strb	r2, [r3, #0]
 8006b66:	e7bd      	b.n	8006ae4 <_dtoa_r+0x65c>
 8006b68:	2200      	movs	r2, #0
 8006b6a:	4b09      	ldr	r3, [pc, #36]	@ (8006b90 <_dtoa_r+0x708>)
 8006b6c:	f7f9 fcb4 	bl	80004d8 <__aeabi_dmul>
 8006b70:	2200      	movs	r2, #0
 8006b72:	2300      	movs	r3, #0
 8006b74:	4604      	mov	r4, r0
 8006b76:	460d      	mov	r5, r1
 8006b78:	f7f9 ff16 	bl	80009a8 <__aeabi_dcmpeq>
 8006b7c:	2800      	cmp	r0, #0
 8006b7e:	f43f aebc 	beq.w	80068fa <_dtoa_r+0x472>
 8006b82:	e6f1      	b.n	8006968 <_dtoa_r+0x4e0>
 8006b84:	08008648 	.word	0x08008648
 8006b88:	3fe00000 	.word	0x3fe00000
 8006b8c:	3ff00000 	.word	0x3ff00000
 8006b90:	40240000 	.word	0x40240000
 8006b94:	40140000 	.word	0x40140000
 8006b98:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b9a:	2a00      	cmp	r2, #0
 8006b9c:	f000 80db 	beq.w	8006d56 <_dtoa_r+0x8ce>
 8006ba0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006ba2:	2a01      	cmp	r2, #1
 8006ba4:	f300 80bf 	bgt.w	8006d26 <_dtoa_r+0x89e>
 8006ba8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006baa:	2a00      	cmp	r2, #0
 8006bac:	f000 80b7 	beq.w	8006d1e <_dtoa_r+0x896>
 8006bb0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006bb4:	4646      	mov	r6, r8
 8006bb6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006bb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bba:	2101      	movs	r1, #1
 8006bbc:	441a      	add	r2, r3
 8006bbe:	4658      	mov	r0, fp
 8006bc0:	4498      	add	r8, r3
 8006bc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006bc4:	f000 fc1a 	bl	80073fc <__i2b>
 8006bc8:	4605      	mov	r5, r0
 8006bca:	b15e      	cbz	r6, 8006be4 <_dtoa_r+0x75c>
 8006bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	dd08      	ble.n	8006be4 <_dtoa_r+0x75c>
 8006bd2:	42b3      	cmp	r3, r6
 8006bd4:	bfa8      	it	ge
 8006bd6:	4633      	movge	r3, r6
 8006bd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bda:	eba8 0803 	sub.w	r8, r8, r3
 8006bde:	1af6      	subs	r6, r6, r3
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006be4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006be6:	b1f3      	cbz	r3, 8006c26 <_dtoa_r+0x79e>
 8006be8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80b7 	beq.w	8006d5e <_dtoa_r+0x8d6>
 8006bf0:	b18c      	cbz	r4, 8006c16 <_dtoa_r+0x78e>
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	4622      	mov	r2, r4
 8006bf6:	4658      	mov	r0, fp
 8006bf8:	f000 fcbe 	bl	8007578 <__pow5mult>
 8006bfc:	464a      	mov	r2, r9
 8006bfe:	4601      	mov	r1, r0
 8006c00:	4605      	mov	r5, r0
 8006c02:	4658      	mov	r0, fp
 8006c04:	f000 fc10 	bl	8007428 <__multiply>
 8006c08:	4649      	mov	r1, r9
 8006c0a:	9004      	str	r0, [sp, #16]
 8006c0c:	4658      	mov	r0, fp
 8006c0e:	f000 fb41 	bl	8007294 <_Bfree>
 8006c12:	9b04      	ldr	r3, [sp, #16]
 8006c14:	4699      	mov	r9, r3
 8006c16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c18:	1b1a      	subs	r2, r3, r4
 8006c1a:	d004      	beq.n	8006c26 <_dtoa_r+0x79e>
 8006c1c:	4649      	mov	r1, r9
 8006c1e:	4658      	mov	r0, fp
 8006c20:	f000 fcaa 	bl	8007578 <__pow5mult>
 8006c24:	4681      	mov	r9, r0
 8006c26:	2101      	movs	r1, #1
 8006c28:	4658      	mov	r0, fp
 8006c2a:	f000 fbe7 	bl	80073fc <__i2b>
 8006c2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c30:	4604      	mov	r4, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 81c9 	beq.w	8006fca <_dtoa_r+0xb42>
 8006c38:	461a      	mov	r2, r3
 8006c3a:	4601      	mov	r1, r0
 8006c3c:	4658      	mov	r0, fp
 8006c3e:	f000 fc9b 	bl	8007578 <__pow5mult>
 8006c42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c44:	4604      	mov	r4, r0
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	f300 808f 	bgt.w	8006d6a <_dtoa_r+0x8e2>
 8006c4c:	9b02      	ldr	r3, [sp, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f040 8087 	bne.w	8006d62 <_dtoa_r+0x8da>
 8006c54:	9b03      	ldr	r3, [sp, #12]
 8006c56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f040 8083 	bne.w	8006d66 <_dtoa_r+0x8de>
 8006c60:	9b03      	ldr	r3, [sp, #12]
 8006c62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c66:	0d1b      	lsrs	r3, r3, #20
 8006c68:	051b      	lsls	r3, r3, #20
 8006c6a:	b12b      	cbz	r3, 8006c78 <_dtoa_r+0x7f0>
 8006c6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c6e:	f108 0801 	add.w	r8, r8, #1
 8006c72:	3301      	adds	r3, #1
 8006c74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c76:	2301      	movs	r3, #1
 8006c78:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 81aa 	beq.w	8006fd6 <_dtoa_r+0xb4e>
 8006c82:	6923      	ldr	r3, [r4, #16]
 8006c84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c88:	6918      	ldr	r0, [r3, #16]
 8006c8a:	f000 fb6b 	bl	8007364 <__hi0bits>
 8006c8e:	f1c0 0020 	rsb	r0, r0, #32
 8006c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c94:	4418      	add	r0, r3
 8006c96:	f010 001f 	ands.w	r0, r0, #31
 8006c9a:	d071      	beq.n	8006d80 <_dtoa_r+0x8f8>
 8006c9c:	f1c0 0320 	rsb	r3, r0, #32
 8006ca0:	2b04      	cmp	r3, #4
 8006ca2:	dd65      	ble.n	8006d70 <_dtoa_r+0x8e8>
 8006ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ca6:	f1c0 001c 	rsb	r0, r0, #28
 8006caa:	4403      	add	r3, r0
 8006cac:	4480      	add	r8, r0
 8006cae:	4406      	add	r6, r0
 8006cb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cb2:	f1b8 0f00 	cmp.w	r8, #0
 8006cb6:	dd05      	ble.n	8006cc4 <_dtoa_r+0x83c>
 8006cb8:	4649      	mov	r1, r9
 8006cba:	4642      	mov	r2, r8
 8006cbc:	4658      	mov	r0, fp
 8006cbe:	f000 fcb5 	bl	800762c <__lshift>
 8006cc2:	4681      	mov	r9, r0
 8006cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	dd05      	ble.n	8006cd6 <_dtoa_r+0x84e>
 8006cca:	4621      	mov	r1, r4
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4658      	mov	r0, fp
 8006cd0:	f000 fcac 	bl	800762c <__lshift>
 8006cd4:	4604      	mov	r4, r0
 8006cd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d053      	beq.n	8006d84 <_dtoa_r+0x8fc>
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4648      	mov	r0, r9
 8006ce0:	f000 fd10 	bl	8007704 <__mcmp>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	da4d      	bge.n	8006d84 <_dtoa_r+0x8fc>
 8006ce8:	1e7b      	subs	r3, r7, #1
 8006cea:	4649      	mov	r1, r9
 8006cec:	9304      	str	r3, [sp, #16]
 8006cee:	220a      	movs	r2, #10
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	4658      	mov	r0, fp
 8006cf4:	f000 faf0 	bl	80072d8 <__multadd>
 8006cf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cfa:	4681      	mov	r9, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 816c 	beq.w	8006fda <_dtoa_r+0xb52>
 8006d02:	2300      	movs	r3, #0
 8006d04:	4629      	mov	r1, r5
 8006d06:	220a      	movs	r2, #10
 8006d08:	4658      	mov	r0, fp
 8006d0a:	f000 fae5 	bl	80072d8 <__multadd>
 8006d0e:	9b08      	ldr	r3, [sp, #32]
 8006d10:	4605      	mov	r5, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	dc61      	bgt.n	8006dda <_dtoa_r+0x952>
 8006d16:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d18:	2b02      	cmp	r3, #2
 8006d1a:	dc3b      	bgt.n	8006d94 <_dtoa_r+0x90c>
 8006d1c:	e05d      	b.n	8006dda <_dtoa_r+0x952>
 8006d1e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d20:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d24:	e746      	b.n	8006bb4 <_dtoa_r+0x72c>
 8006d26:	9b07      	ldr	r3, [sp, #28]
 8006d28:	1e5c      	subs	r4, r3, #1
 8006d2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d2c:	42a3      	cmp	r3, r4
 8006d2e:	bfbf      	itttt	lt
 8006d30:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006d32:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006d34:	1ae3      	sublt	r3, r4, r3
 8006d36:	18d2      	addlt	r2, r2, r3
 8006d38:	bfa8      	it	ge
 8006d3a:	1b1c      	subge	r4, r3, r4
 8006d3c:	9b07      	ldr	r3, [sp, #28]
 8006d3e:	bfbe      	ittt	lt
 8006d40:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006d42:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006d44:	2400      	movlt	r4, #0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	bfb5      	itete	lt
 8006d4a:	eba8 0603 	sublt.w	r6, r8, r3
 8006d4e:	4646      	movge	r6, r8
 8006d50:	2300      	movlt	r3, #0
 8006d52:	9b07      	ldrge	r3, [sp, #28]
 8006d54:	e730      	b.n	8006bb8 <_dtoa_r+0x730>
 8006d56:	4646      	mov	r6, r8
 8006d58:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d5a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006d5c:	e735      	b.n	8006bca <_dtoa_r+0x742>
 8006d5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d60:	e75c      	b.n	8006c1c <_dtoa_r+0x794>
 8006d62:	2300      	movs	r3, #0
 8006d64:	e788      	b.n	8006c78 <_dtoa_r+0x7f0>
 8006d66:	9b02      	ldr	r3, [sp, #8]
 8006d68:	e786      	b.n	8006c78 <_dtoa_r+0x7f0>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d6e:	e788      	b.n	8006c82 <_dtoa_r+0x7fa>
 8006d70:	d09f      	beq.n	8006cb2 <_dtoa_r+0x82a>
 8006d72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d74:	331c      	adds	r3, #28
 8006d76:	441a      	add	r2, r3
 8006d78:	4498      	add	r8, r3
 8006d7a:	441e      	add	r6, r3
 8006d7c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d7e:	e798      	b.n	8006cb2 <_dtoa_r+0x82a>
 8006d80:	4603      	mov	r3, r0
 8006d82:	e7f6      	b.n	8006d72 <_dtoa_r+0x8ea>
 8006d84:	9b07      	ldr	r3, [sp, #28]
 8006d86:	9704      	str	r7, [sp, #16]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	dc20      	bgt.n	8006dce <_dtoa_r+0x946>
 8006d8c:	9308      	str	r3, [sp, #32]
 8006d8e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d90:	2b02      	cmp	r3, #2
 8006d92:	dd1e      	ble.n	8006dd2 <_dtoa_r+0x94a>
 8006d94:	9b08      	ldr	r3, [sp, #32]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f47f aebc 	bne.w	8006b14 <_dtoa_r+0x68c>
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	2205      	movs	r2, #5
 8006da0:	4658      	mov	r0, fp
 8006da2:	f000 fa99 	bl	80072d8 <__multadd>
 8006da6:	4601      	mov	r1, r0
 8006da8:	4604      	mov	r4, r0
 8006daa:	4648      	mov	r0, r9
 8006dac:	f000 fcaa 	bl	8007704 <__mcmp>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	f77f aeaf 	ble.w	8006b14 <_dtoa_r+0x68c>
 8006db6:	2331      	movs	r3, #49	@ 0x31
 8006db8:	4656      	mov	r6, sl
 8006dba:	f806 3b01 	strb.w	r3, [r6], #1
 8006dbe:	9b04      	ldr	r3, [sp, #16]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	9304      	str	r3, [sp, #16]
 8006dc4:	e6aa      	b.n	8006b1c <_dtoa_r+0x694>
 8006dc6:	9c07      	ldr	r4, [sp, #28]
 8006dc8:	9704      	str	r7, [sp, #16]
 8006dca:	4625      	mov	r5, r4
 8006dcc:	e7f3      	b.n	8006db6 <_dtoa_r+0x92e>
 8006dce:	9b07      	ldr	r3, [sp, #28]
 8006dd0:	9308      	str	r3, [sp, #32]
 8006dd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	f000 8104 	beq.w	8006fe2 <_dtoa_r+0xb5a>
 8006dda:	2e00      	cmp	r6, #0
 8006ddc:	dd05      	ble.n	8006dea <_dtoa_r+0x962>
 8006dde:	4629      	mov	r1, r5
 8006de0:	4632      	mov	r2, r6
 8006de2:	4658      	mov	r0, fp
 8006de4:	f000 fc22 	bl	800762c <__lshift>
 8006de8:	4605      	mov	r5, r0
 8006dea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d05a      	beq.n	8006ea6 <_dtoa_r+0xa1e>
 8006df0:	4658      	mov	r0, fp
 8006df2:	6869      	ldr	r1, [r5, #4]
 8006df4:	f000 fa0e 	bl	8007214 <_Balloc>
 8006df8:	4606      	mov	r6, r0
 8006dfa:	b928      	cbnz	r0, 8006e08 <_dtoa_r+0x980>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006e02:	4b83      	ldr	r3, [pc, #524]	@ (8007010 <_dtoa_r+0xb88>)
 8006e04:	f7ff bb54 	b.w	80064b0 <_dtoa_r+0x28>
 8006e08:	692a      	ldr	r2, [r5, #16]
 8006e0a:	f105 010c 	add.w	r1, r5, #12
 8006e0e:	3202      	adds	r2, #2
 8006e10:	0092      	lsls	r2, r2, #2
 8006e12:	300c      	adds	r0, #12
 8006e14:	f7ff fa9f 	bl	8006356 <memcpy>
 8006e18:	2201      	movs	r2, #1
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4658      	mov	r0, fp
 8006e1e:	f000 fc05 	bl	800762c <__lshift>
 8006e22:	462f      	mov	r7, r5
 8006e24:	4605      	mov	r5, r0
 8006e26:	f10a 0301 	add.w	r3, sl, #1
 8006e2a:	9307      	str	r3, [sp, #28]
 8006e2c:	9b08      	ldr	r3, [sp, #32]
 8006e2e:	4453      	add	r3, sl
 8006e30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e32:	9b02      	ldr	r3, [sp, #8]
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e3a:	9b07      	ldr	r3, [sp, #28]
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	4648      	mov	r0, r9
 8006e42:	9302      	str	r3, [sp, #8]
 8006e44:	f7ff fa95 	bl	8006372 <quorem>
 8006e48:	4639      	mov	r1, r7
 8006e4a:	9008      	str	r0, [sp, #32]
 8006e4c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e50:	4648      	mov	r0, r9
 8006e52:	f000 fc57 	bl	8007704 <__mcmp>
 8006e56:	462a      	mov	r2, r5
 8006e58:	9009      	str	r0, [sp, #36]	@ 0x24
 8006e5a:	4621      	mov	r1, r4
 8006e5c:	4658      	mov	r0, fp
 8006e5e:	f000 fc6d 	bl	800773c <__mdiff>
 8006e62:	68c2      	ldr	r2, [r0, #12]
 8006e64:	4606      	mov	r6, r0
 8006e66:	bb02      	cbnz	r2, 8006eaa <_dtoa_r+0xa22>
 8006e68:	4601      	mov	r1, r0
 8006e6a:	4648      	mov	r0, r9
 8006e6c:	f000 fc4a 	bl	8007704 <__mcmp>
 8006e70:	4602      	mov	r2, r0
 8006e72:	4631      	mov	r1, r6
 8006e74:	4658      	mov	r0, fp
 8006e76:	920c      	str	r2, [sp, #48]	@ 0x30
 8006e78:	f000 fa0c 	bl	8007294 <_Bfree>
 8006e7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e80:	9e07      	ldr	r6, [sp, #28]
 8006e82:	ea43 0102 	orr.w	r1, r3, r2
 8006e86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e88:	4319      	orrs	r1, r3
 8006e8a:	d110      	bne.n	8006eae <_dtoa_r+0xa26>
 8006e8c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e90:	d029      	beq.n	8006ee6 <_dtoa_r+0xa5e>
 8006e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	dd02      	ble.n	8006e9e <_dtoa_r+0xa16>
 8006e98:	9b08      	ldr	r3, [sp, #32]
 8006e9a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006e9e:	9b02      	ldr	r3, [sp, #8]
 8006ea0:	f883 8000 	strb.w	r8, [r3]
 8006ea4:	e63b      	b.n	8006b1e <_dtoa_r+0x696>
 8006ea6:	4628      	mov	r0, r5
 8006ea8:	e7bb      	b.n	8006e22 <_dtoa_r+0x99a>
 8006eaa:	2201      	movs	r2, #1
 8006eac:	e7e1      	b.n	8006e72 <_dtoa_r+0x9ea>
 8006eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	db04      	blt.n	8006ebe <_dtoa_r+0xa36>
 8006eb4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006eb6:	430b      	orrs	r3, r1
 8006eb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006eba:	430b      	orrs	r3, r1
 8006ebc:	d120      	bne.n	8006f00 <_dtoa_r+0xa78>
 8006ebe:	2a00      	cmp	r2, #0
 8006ec0:	dded      	ble.n	8006e9e <_dtoa_r+0xa16>
 8006ec2:	4649      	mov	r1, r9
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	4658      	mov	r0, fp
 8006ec8:	f000 fbb0 	bl	800762c <__lshift>
 8006ecc:	4621      	mov	r1, r4
 8006ece:	4681      	mov	r9, r0
 8006ed0:	f000 fc18 	bl	8007704 <__mcmp>
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	dc03      	bgt.n	8006ee0 <_dtoa_r+0xa58>
 8006ed8:	d1e1      	bne.n	8006e9e <_dtoa_r+0xa16>
 8006eda:	f018 0f01 	tst.w	r8, #1
 8006ede:	d0de      	beq.n	8006e9e <_dtoa_r+0xa16>
 8006ee0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ee4:	d1d8      	bne.n	8006e98 <_dtoa_r+0xa10>
 8006ee6:	2339      	movs	r3, #57	@ 0x39
 8006ee8:	9a02      	ldr	r2, [sp, #8]
 8006eea:	7013      	strb	r3, [r2, #0]
 8006eec:	4633      	mov	r3, r6
 8006eee:	461e      	mov	r6, r3
 8006ef0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	2a39      	cmp	r2, #57	@ 0x39
 8006ef8:	d052      	beq.n	8006fa0 <_dtoa_r+0xb18>
 8006efa:	3201      	adds	r2, #1
 8006efc:	701a      	strb	r2, [r3, #0]
 8006efe:	e60e      	b.n	8006b1e <_dtoa_r+0x696>
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	dd07      	ble.n	8006f14 <_dtoa_r+0xa8c>
 8006f04:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006f08:	d0ed      	beq.n	8006ee6 <_dtoa_r+0xa5e>
 8006f0a:	9a02      	ldr	r2, [sp, #8]
 8006f0c:	f108 0301 	add.w	r3, r8, #1
 8006f10:	7013      	strb	r3, [r2, #0]
 8006f12:	e604      	b.n	8006b1e <_dtoa_r+0x696>
 8006f14:	9b07      	ldr	r3, [sp, #28]
 8006f16:	9a07      	ldr	r2, [sp, #28]
 8006f18:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d028      	beq.n	8006f74 <_dtoa_r+0xaec>
 8006f22:	4649      	mov	r1, r9
 8006f24:	2300      	movs	r3, #0
 8006f26:	220a      	movs	r2, #10
 8006f28:	4658      	mov	r0, fp
 8006f2a:	f000 f9d5 	bl	80072d8 <__multadd>
 8006f2e:	42af      	cmp	r7, r5
 8006f30:	4681      	mov	r9, r0
 8006f32:	f04f 0300 	mov.w	r3, #0
 8006f36:	f04f 020a 	mov.w	r2, #10
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	4658      	mov	r0, fp
 8006f3e:	d107      	bne.n	8006f50 <_dtoa_r+0xac8>
 8006f40:	f000 f9ca 	bl	80072d8 <__multadd>
 8006f44:	4607      	mov	r7, r0
 8006f46:	4605      	mov	r5, r0
 8006f48:	9b07      	ldr	r3, [sp, #28]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	9307      	str	r3, [sp, #28]
 8006f4e:	e774      	b.n	8006e3a <_dtoa_r+0x9b2>
 8006f50:	f000 f9c2 	bl	80072d8 <__multadd>
 8006f54:	4629      	mov	r1, r5
 8006f56:	4607      	mov	r7, r0
 8006f58:	2300      	movs	r3, #0
 8006f5a:	220a      	movs	r2, #10
 8006f5c:	4658      	mov	r0, fp
 8006f5e:	f000 f9bb 	bl	80072d8 <__multadd>
 8006f62:	4605      	mov	r5, r0
 8006f64:	e7f0      	b.n	8006f48 <_dtoa_r+0xac0>
 8006f66:	9b08      	ldr	r3, [sp, #32]
 8006f68:	2700      	movs	r7, #0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	bfcc      	ite	gt
 8006f6e:	461e      	movgt	r6, r3
 8006f70:	2601      	movle	r6, #1
 8006f72:	4456      	add	r6, sl
 8006f74:	4649      	mov	r1, r9
 8006f76:	2201      	movs	r2, #1
 8006f78:	4658      	mov	r0, fp
 8006f7a:	f000 fb57 	bl	800762c <__lshift>
 8006f7e:	4621      	mov	r1, r4
 8006f80:	4681      	mov	r9, r0
 8006f82:	f000 fbbf 	bl	8007704 <__mcmp>
 8006f86:	2800      	cmp	r0, #0
 8006f88:	dcb0      	bgt.n	8006eec <_dtoa_r+0xa64>
 8006f8a:	d102      	bne.n	8006f92 <_dtoa_r+0xb0a>
 8006f8c:	f018 0f01 	tst.w	r8, #1
 8006f90:	d1ac      	bne.n	8006eec <_dtoa_r+0xa64>
 8006f92:	4633      	mov	r3, r6
 8006f94:	461e      	mov	r6, r3
 8006f96:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f9a:	2a30      	cmp	r2, #48	@ 0x30
 8006f9c:	d0fa      	beq.n	8006f94 <_dtoa_r+0xb0c>
 8006f9e:	e5be      	b.n	8006b1e <_dtoa_r+0x696>
 8006fa0:	459a      	cmp	sl, r3
 8006fa2:	d1a4      	bne.n	8006eee <_dtoa_r+0xa66>
 8006fa4:	9b04      	ldr	r3, [sp, #16]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	9304      	str	r3, [sp, #16]
 8006faa:	2331      	movs	r3, #49	@ 0x31
 8006fac:	f88a 3000 	strb.w	r3, [sl]
 8006fb0:	e5b5      	b.n	8006b1e <_dtoa_r+0x696>
 8006fb2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006fb4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007014 <_dtoa_r+0xb8c>
 8006fb8:	b11b      	cbz	r3, 8006fc2 <_dtoa_r+0xb3a>
 8006fba:	f10a 0308 	add.w	r3, sl, #8
 8006fbe:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	4650      	mov	r0, sl
 8006fc4:	b017      	add	sp, #92	@ 0x5c
 8006fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	f77f ae3d 	ble.w	8006c4c <_dtoa_r+0x7c4>
 8006fd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fd6:	2001      	movs	r0, #1
 8006fd8:	e65b      	b.n	8006c92 <_dtoa_r+0x80a>
 8006fda:	9b08      	ldr	r3, [sp, #32]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f77f aed6 	ble.w	8006d8e <_dtoa_r+0x906>
 8006fe2:	4656      	mov	r6, sl
 8006fe4:	4621      	mov	r1, r4
 8006fe6:	4648      	mov	r0, r9
 8006fe8:	f7ff f9c3 	bl	8006372 <quorem>
 8006fec:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006ff0:	9b08      	ldr	r3, [sp, #32]
 8006ff2:	f806 8b01 	strb.w	r8, [r6], #1
 8006ff6:	eba6 020a 	sub.w	r2, r6, sl
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	ddb3      	ble.n	8006f66 <_dtoa_r+0xade>
 8006ffe:	4649      	mov	r1, r9
 8007000:	2300      	movs	r3, #0
 8007002:	220a      	movs	r2, #10
 8007004:	4658      	mov	r0, fp
 8007006:	f000 f967 	bl	80072d8 <__multadd>
 800700a:	4681      	mov	r9, r0
 800700c:	e7ea      	b.n	8006fe4 <_dtoa_r+0xb5c>
 800700e:	bf00      	nop
 8007010:	080085aa 	.word	0x080085aa
 8007014:	0800852e 	.word	0x0800852e

08007018 <_free_r>:
 8007018:	b538      	push	{r3, r4, r5, lr}
 800701a:	4605      	mov	r5, r0
 800701c:	2900      	cmp	r1, #0
 800701e:	d040      	beq.n	80070a2 <_free_r+0x8a>
 8007020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007024:	1f0c      	subs	r4, r1, #4
 8007026:	2b00      	cmp	r3, #0
 8007028:	bfb8      	it	lt
 800702a:	18e4      	addlt	r4, r4, r3
 800702c:	f000 f8e6 	bl	80071fc <__malloc_lock>
 8007030:	4a1c      	ldr	r2, [pc, #112]	@ (80070a4 <_free_r+0x8c>)
 8007032:	6813      	ldr	r3, [r2, #0]
 8007034:	b933      	cbnz	r3, 8007044 <_free_r+0x2c>
 8007036:	6063      	str	r3, [r4, #4]
 8007038:	6014      	str	r4, [r2, #0]
 800703a:	4628      	mov	r0, r5
 800703c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007040:	f000 b8e2 	b.w	8007208 <__malloc_unlock>
 8007044:	42a3      	cmp	r3, r4
 8007046:	d908      	bls.n	800705a <_free_r+0x42>
 8007048:	6820      	ldr	r0, [r4, #0]
 800704a:	1821      	adds	r1, r4, r0
 800704c:	428b      	cmp	r3, r1
 800704e:	bf01      	itttt	eq
 8007050:	6819      	ldreq	r1, [r3, #0]
 8007052:	685b      	ldreq	r3, [r3, #4]
 8007054:	1809      	addeq	r1, r1, r0
 8007056:	6021      	streq	r1, [r4, #0]
 8007058:	e7ed      	b.n	8007036 <_free_r+0x1e>
 800705a:	461a      	mov	r2, r3
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	b10b      	cbz	r3, 8007064 <_free_r+0x4c>
 8007060:	42a3      	cmp	r3, r4
 8007062:	d9fa      	bls.n	800705a <_free_r+0x42>
 8007064:	6811      	ldr	r1, [r2, #0]
 8007066:	1850      	adds	r0, r2, r1
 8007068:	42a0      	cmp	r0, r4
 800706a:	d10b      	bne.n	8007084 <_free_r+0x6c>
 800706c:	6820      	ldr	r0, [r4, #0]
 800706e:	4401      	add	r1, r0
 8007070:	1850      	adds	r0, r2, r1
 8007072:	4283      	cmp	r3, r0
 8007074:	6011      	str	r1, [r2, #0]
 8007076:	d1e0      	bne.n	800703a <_free_r+0x22>
 8007078:	6818      	ldr	r0, [r3, #0]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	4408      	add	r0, r1
 800707e:	6010      	str	r0, [r2, #0]
 8007080:	6053      	str	r3, [r2, #4]
 8007082:	e7da      	b.n	800703a <_free_r+0x22>
 8007084:	d902      	bls.n	800708c <_free_r+0x74>
 8007086:	230c      	movs	r3, #12
 8007088:	602b      	str	r3, [r5, #0]
 800708a:	e7d6      	b.n	800703a <_free_r+0x22>
 800708c:	6820      	ldr	r0, [r4, #0]
 800708e:	1821      	adds	r1, r4, r0
 8007090:	428b      	cmp	r3, r1
 8007092:	bf01      	itttt	eq
 8007094:	6819      	ldreq	r1, [r3, #0]
 8007096:	685b      	ldreq	r3, [r3, #4]
 8007098:	1809      	addeq	r1, r1, r0
 800709a:	6021      	streq	r1, [r4, #0]
 800709c:	6063      	str	r3, [r4, #4]
 800709e:	6054      	str	r4, [r2, #4]
 80070a0:	e7cb      	b.n	800703a <_free_r+0x22>
 80070a2:	bd38      	pop	{r3, r4, r5, pc}
 80070a4:	200004c4 	.word	0x200004c4

080070a8 <malloc>:
 80070a8:	4b02      	ldr	r3, [pc, #8]	@ (80070b4 <malloc+0xc>)
 80070aa:	4601      	mov	r1, r0
 80070ac:	6818      	ldr	r0, [r3, #0]
 80070ae:	f000 b825 	b.w	80070fc <_malloc_r>
 80070b2:	bf00      	nop
 80070b4:	20000018 	.word	0x20000018

080070b8 <sbrk_aligned>:
 80070b8:	b570      	push	{r4, r5, r6, lr}
 80070ba:	4e0f      	ldr	r6, [pc, #60]	@ (80070f8 <sbrk_aligned+0x40>)
 80070bc:	460c      	mov	r4, r1
 80070be:	6831      	ldr	r1, [r6, #0]
 80070c0:	4605      	mov	r5, r0
 80070c2:	b911      	cbnz	r1, 80070ca <sbrk_aligned+0x12>
 80070c4:	f001 f814 	bl	80080f0 <_sbrk_r>
 80070c8:	6030      	str	r0, [r6, #0]
 80070ca:	4621      	mov	r1, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	f001 f80f 	bl	80080f0 <_sbrk_r>
 80070d2:	1c43      	adds	r3, r0, #1
 80070d4:	d103      	bne.n	80070de <sbrk_aligned+0x26>
 80070d6:	f04f 34ff 	mov.w	r4, #4294967295
 80070da:	4620      	mov	r0, r4
 80070dc:	bd70      	pop	{r4, r5, r6, pc}
 80070de:	1cc4      	adds	r4, r0, #3
 80070e0:	f024 0403 	bic.w	r4, r4, #3
 80070e4:	42a0      	cmp	r0, r4
 80070e6:	d0f8      	beq.n	80070da <sbrk_aligned+0x22>
 80070e8:	1a21      	subs	r1, r4, r0
 80070ea:	4628      	mov	r0, r5
 80070ec:	f001 f800 	bl	80080f0 <_sbrk_r>
 80070f0:	3001      	adds	r0, #1
 80070f2:	d1f2      	bne.n	80070da <sbrk_aligned+0x22>
 80070f4:	e7ef      	b.n	80070d6 <sbrk_aligned+0x1e>
 80070f6:	bf00      	nop
 80070f8:	200004c0 	.word	0x200004c0

080070fc <_malloc_r>:
 80070fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007100:	1ccd      	adds	r5, r1, #3
 8007102:	f025 0503 	bic.w	r5, r5, #3
 8007106:	3508      	adds	r5, #8
 8007108:	2d0c      	cmp	r5, #12
 800710a:	bf38      	it	cc
 800710c:	250c      	movcc	r5, #12
 800710e:	2d00      	cmp	r5, #0
 8007110:	4606      	mov	r6, r0
 8007112:	db01      	blt.n	8007118 <_malloc_r+0x1c>
 8007114:	42a9      	cmp	r1, r5
 8007116:	d904      	bls.n	8007122 <_malloc_r+0x26>
 8007118:	230c      	movs	r3, #12
 800711a:	6033      	str	r3, [r6, #0]
 800711c:	2000      	movs	r0, #0
 800711e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007122:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071f8 <_malloc_r+0xfc>
 8007126:	f000 f869 	bl	80071fc <__malloc_lock>
 800712a:	f8d8 3000 	ldr.w	r3, [r8]
 800712e:	461c      	mov	r4, r3
 8007130:	bb44      	cbnz	r4, 8007184 <_malloc_r+0x88>
 8007132:	4629      	mov	r1, r5
 8007134:	4630      	mov	r0, r6
 8007136:	f7ff ffbf 	bl	80070b8 <sbrk_aligned>
 800713a:	1c43      	adds	r3, r0, #1
 800713c:	4604      	mov	r4, r0
 800713e:	d158      	bne.n	80071f2 <_malloc_r+0xf6>
 8007140:	f8d8 4000 	ldr.w	r4, [r8]
 8007144:	4627      	mov	r7, r4
 8007146:	2f00      	cmp	r7, #0
 8007148:	d143      	bne.n	80071d2 <_malloc_r+0xd6>
 800714a:	2c00      	cmp	r4, #0
 800714c:	d04b      	beq.n	80071e6 <_malloc_r+0xea>
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	4639      	mov	r1, r7
 8007152:	4630      	mov	r0, r6
 8007154:	eb04 0903 	add.w	r9, r4, r3
 8007158:	f000 ffca 	bl	80080f0 <_sbrk_r>
 800715c:	4581      	cmp	r9, r0
 800715e:	d142      	bne.n	80071e6 <_malloc_r+0xea>
 8007160:	6821      	ldr	r1, [r4, #0]
 8007162:	4630      	mov	r0, r6
 8007164:	1a6d      	subs	r5, r5, r1
 8007166:	4629      	mov	r1, r5
 8007168:	f7ff ffa6 	bl	80070b8 <sbrk_aligned>
 800716c:	3001      	adds	r0, #1
 800716e:	d03a      	beq.n	80071e6 <_malloc_r+0xea>
 8007170:	6823      	ldr	r3, [r4, #0]
 8007172:	442b      	add	r3, r5
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	f8d8 3000 	ldr.w	r3, [r8]
 800717a:	685a      	ldr	r2, [r3, #4]
 800717c:	bb62      	cbnz	r2, 80071d8 <_malloc_r+0xdc>
 800717e:	f8c8 7000 	str.w	r7, [r8]
 8007182:	e00f      	b.n	80071a4 <_malloc_r+0xa8>
 8007184:	6822      	ldr	r2, [r4, #0]
 8007186:	1b52      	subs	r2, r2, r5
 8007188:	d420      	bmi.n	80071cc <_malloc_r+0xd0>
 800718a:	2a0b      	cmp	r2, #11
 800718c:	d917      	bls.n	80071be <_malloc_r+0xc2>
 800718e:	1961      	adds	r1, r4, r5
 8007190:	42a3      	cmp	r3, r4
 8007192:	6025      	str	r5, [r4, #0]
 8007194:	bf18      	it	ne
 8007196:	6059      	strne	r1, [r3, #4]
 8007198:	6863      	ldr	r3, [r4, #4]
 800719a:	bf08      	it	eq
 800719c:	f8c8 1000 	streq.w	r1, [r8]
 80071a0:	5162      	str	r2, [r4, r5]
 80071a2:	604b      	str	r3, [r1, #4]
 80071a4:	4630      	mov	r0, r6
 80071a6:	f000 f82f 	bl	8007208 <__malloc_unlock>
 80071aa:	f104 000b 	add.w	r0, r4, #11
 80071ae:	1d23      	adds	r3, r4, #4
 80071b0:	f020 0007 	bic.w	r0, r0, #7
 80071b4:	1ac2      	subs	r2, r0, r3
 80071b6:	bf1c      	itt	ne
 80071b8:	1a1b      	subne	r3, r3, r0
 80071ba:	50a3      	strne	r3, [r4, r2]
 80071bc:	e7af      	b.n	800711e <_malloc_r+0x22>
 80071be:	6862      	ldr	r2, [r4, #4]
 80071c0:	42a3      	cmp	r3, r4
 80071c2:	bf0c      	ite	eq
 80071c4:	f8c8 2000 	streq.w	r2, [r8]
 80071c8:	605a      	strne	r2, [r3, #4]
 80071ca:	e7eb      	b.n	80071a4 <_malloc_r+0xa8>
 80071cc:	4623      	mov	r3, r4
 80071ce:	6864      	ldr	r4, [r4, #4]
 80071d0:	e7ae      	b.n	8007130 <_malloc_r+0x34>
 80071d2:	463c      	mov	r4, r7
 80071d4:	687f      	ldr	r7, [r7, #4]
 80071d6:	e7b6      	b.n	8007146 <_malloc_r+0x4a>
 80071d8:	461a      	mov	r2, r3
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	42a3      	cmp	r3, r4
 80071de:	d1fb      	bne.n	80071d8 <_malloc_r+0xdc>
 80071e0:	2300      	movs	r3, #0
 80071e2:	6053      	str	r3, [r2, #4]
 80071e4:	e7de      	b.n	80071a4 <_malloc_r+0xa8>
 80071e6:	230c      	movs	r3, #12
 80071e8:	4630      	mov	r0, r6
 80071ea:	6033      	str	r3, [r6, #0]
 80071ec:	f000 f80c 	bl	8007208 <__malloc_unlock>
 80071f0:	e794      	b.n	800711c <_malloc_r+0x20>
 80071f2:	6005      	str	r5, [r0, #0]
 80071f4:	e7d6      	b.n	80071a4 <_malloc_r+0xa8>
 80071f6:	bf00      	nop
 80071f8:	200004c4 	.word	0x200004c4

080071fc <__malloc_lock>:
 80071fc:	4801      	ldr	r0, [pc, #4]	@ (8007204 <__malloc_lock+0x8>)
 80071fe:	f7ff b89a 	b.w	8006336 <__retarget_lock_acquire_recursive>
 8007202:	bf00      	nop
 8007204:	200004bc 	.word	0x200004bc

08007208 <__malloc_unlock>:
 8007208:	4801      	ldr	r0, [pc, #4]	@ (8007210 <__malloc_unlock+0x8>)
 800720a:	f7ff b895 	b.w	8006338 <__retarget_lock_release_recursive>
 800720e:	bf00      	nop
 8007210:	200004bc 	.word	0x200004bc

08007214 <_Balloc>:
 8007214:	b570      	push	{r4, r5, r6, lr}
 8007216:	69c6      	ldr	r6, [r0, #28]
 8007218:	4604      	mov	r4, r0
 800721a:	460d      	mov	r5, r1
 800721c:	b976      	cbnz	r6, 800723c <_Balloc+0x28>
 800721e:	2010      	movs	r0, #16
 8007220:	f7ff ff42 	bl	80070a8 <malloc>
 8007224:	4602      	mov	r2, r0
 8007226:	61e0      	str	r0, [r4, #28]
 8007228:	b920      	cbnz	r0, 8007234 <_Balloc+0x20>
 800722a:	216b      	movs	r1, #107	@ 0x6b
 800722c:	4b17      	ldr	r3, [pc, #92]	@ (800728c <_Balloc+0x78>)
 800722e:	4818      	ldr	r0, [pc, #96]	@ (8007290 <_Balloc+0x7c>)
 8007230:	f000 ff6e 	bl	8008110 <__assert_func>
 8007234:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007238:	6006      	str	r6, [r0, #0]
 800723a:	60c6      	str	r6, [r0, #12]
 800723c:	69e6      	ldr	r6, [r4, #28]
 800723e:	68f3      	ldr	r3, [r6, #12]
 8007240:	b183      	cbz	r3, 8007264 <_Balloc+0x50>
 8007242:	69e3      	ldr	r3, [r4, #28]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800724a:	b9b8      	cbnz	r0, 800727c <_Balloc+0x68>
 800724c:	2101      	movs	r1, #1
 800724e:	fa01 f605 	lsl.w	r6, r1, r5
 8007252:	1d72      	adds	r2, r6, #5
 8007254:	4620      	mov	r0, r4
 8007256:	0092      	lsls	r2, r2, #2
 8007258:	f000 ff78 	bl	800814c <_calloc_r>
 800725c:	b160      	cbz	r0, 8007278 <_Balloc+0x64>
 800725e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007262:	e00e      	b.n	8007282 <_Balloc+0x6e>
 8007264:	2221      	movs	r2, #33	@ 0x21
 8007266:	2104      	movs	r1, #4
 8007268:	4620      	mov	r0, r4
 800726a:	f000 ff6f 	bl	800814c <_calloc_r>
 800726e:	69e3      	ldr	r3, [r4, #28]
 8007270:	60f0      	str	r0, [r6, #12]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1e4      	bne.n	8007242 <_Balloc+0x2e>
 8007278:	2000      	movs	r0, #0
 800727a:	bd70      	pop	{r4, r5, r6, pc}
 800727c:	6802      	ldr	r2, [r0, #0]
 800727e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007282:	2300      	movs	r3, #0
 8007284:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007288:	e7f7      	b.n	800727a <_Balloc+0x66>
 800728a:	bf00      	nop
 800728c:	0800853b 	.word	0x0800853b
 8007290:	080085bb 	.word	0x080085bb

08007294 <_Bfree>:
 8007294:	b570      	push	{r4, r5, r6, lr}
 8007296:	69c6      	ldr	r6, [r0, #28]
 8007298:	4605      	mov	r5, r0
 800729a:	460c      	mov	r4, r1
 800729c:	b976      	cbnz	r6, 80072bc <_Bfree+0x28>
 800729e:	2010      	movs	r0, #16
 80072a0:	f7ff ff02 	bl	80070a8 <malloc>
 80072a4:	4602      	mov	r2, r0
 80072a6:	61e8      	str	r0, [r5, #28]
 80072a8:	b920      	cbnz	r0, 80072b4 <_Bfree+0x20>
 80072aa:	218f      	movs	r1, #143	@ 0x8f
 80072ac:	4b08      	ldr	r3, [pc, #32]	@ (80072d0 <_Bfree+0x3c>)
 80072ae:	4809      	ldr	r0, [pc, #36]	@ (80072d4 <_Bfree+0x40>)
 80072b0:	f000 ff2e 	bl	8008110 <__assert_func>
 80072b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072b8:	6006      	str	r6, [r0, #0]
 80072ba:	60c6      	str	r6, [r0, #12]
 80072bc:	b13c      	cbz	r4, 80072ce <_Bfree+0x3a>
 80072be:	69eb      	ldr	r3, [r5, #28]
 80072c0:	6862      	ldr	r2, [r4, #4]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072c8:	6021      	str	r1, [r4, #0]
 80072ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072ce:	bd70      	pop	{r4, r5, r6, pc}
 80072d0:	0800853b 	.word	0x0800853b
 80072d4:	080085bb 	.word	0x080085bb

080072d8 <__multadd>:
 80072d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072dc:	4607      	mov	r7, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	461e      	mov	r6, r3
 80072e2:	2000      	movs	r0, #0
 80072e4:	690d      	ldr	r5, [r1, #16]
 80072e6:	f101 0c14 	add.w	ip, r1, #20
 80072ea:	f8dc 3000 	ldr.w	r3, [ip]
 80072ee:	3001      	adds	r0, #1
 80072f0:	b299      	uxth	r1, r3
 80072f2:	fb02 6101 	mla	r1, r2, r1, r6
 80072f6:	0c1e      	lsrs	r6, r3, #16
 80072f8:	0c0b      	lsrs	r3, r1, #16
 80072fa:	fb02 3306 	mla	r3, r2, r6, r3
 80072fe:	b289      	uxth	r1, r1
 8007300:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007304:	4285      	cmp	r5, r0
 8007306:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800730a:	f84c 1b04 	str.w	r1, [ip], #4
 800730e:	dcec      	bgt.n	80072ea <__multadd+0x12>
 8007310:	b30e      	cbz	r6, 8007356 <__multadd+0x7e>
 8007312:	68a3      	ldr	r3, [r4, #8]
 8007314:	42ab      	cmp	r3, r5
 8007316:	dc19      	bgt.n	800734c <__multadd+0x74>
 8007318:	6861      	ldr	r1, [r4, #4]
 800731a:	4638      	mov	r0, r7
 800731c:	3101      	adds	r1, #1
 800731e:	f7ff ff79 	bl	8007214 <_Balloc>
 8007322:	4680      	mov	r8, r0
 8007324:	b928      	cbnz	r0, 8007332 <__multadd+0x5a>
 8007326:	4602      	mov	r2, r0
 8007328:	21ba      	movs	r1, #186	@ 0xba
 800732a:	4b0c      	ldr	r3, [pc, #48]	@ (800735c <__multadd+0x84>)
 800732c:	480c      	ldr	r0, [pc, #48]	@ (8007360 <__multadd+0x88>)
 800732e:	f000 feef 	bl	8008110 <__assert_func>
 8007332:	6922      	ldr	r2, [r4, #16]
 8007334:	f104 010c 	add.w	r1, r4, #12
 8007338:	3202      	adds	r2, #2
 800733a:	0092      	lsls	r2, r2, #2
 800733c:	300c      	adds	r0, #12
 800733e:	f7ff f80a 	bl	8006356 <memcpy>
 8007342:	4621      	mov	r1, r4
 8007344:	4638      	mov	r0, r7
 8007346:	f7ff ffa5 	bl	8007294 <_Bfree>
 800734a:	4644      	mov	r4, r8
 800734c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007350:	3501      	adds	r5, #1
 8007352:	615e      	str	r6, [r3, #20]
 8007354:	6125      	str	r5, [r4, #16]
 8007356:	4620      	mov	r0, r4
 8007358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800735c:	080085aa 	.word	0x080085aa
 8007360:	080085bb 	.word	0x080085bb

08007364 <__hi0bits>:
 8007364:	4603      	mov	r3, r0
 8007366:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800736a:	bf3a      	itte	cc
 800736c:	0403      	lslcc	r3, r0, #16
 800736e:	2010      	movcc	r0, #16
 8007370:	2000      	movcs	r0, #0
 8007372:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007376:	bf3c      	itt	cc
 8007378:	021b      	lslcc	r3, r3, #8
 800737a:	3008      	addcc	r0, #8
 800737c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007380:	bf3c      	itt	cc
 8007382:	011b      	lslcc	r3, r3, #4
 8007384:	3004      	addcc	r0, #4
 8007386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800738a:	bf3c      	itt	cc
 800738c:	009b      	lslcc	r3, r3, #2
 800738e:	3002      	addcc	r0, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	db05      	blt.n	80073a0 <__hi0bits+0x3c>
 8007394:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007398:	f100 0001 	add.w	r0, r0, #1
 800739c:	bf08      	it	eq
 800739e:	2020      	moveq	r0, #32
 80073a0:	4770      	bx	lr

080073a2 <__lo0bits>:
 80073a2:	6803      	ldr	r3, [r0, #0]
 80073a4:	4602      	mov	r2, r0
 80073a6:	f013 0007 	ands.w	r0, r3, #7
 80073aa:	d00b      	beq.n	80073c4 <__lo0bits+0x22>
 80073ac:	07d9      	lsls	r1, r3, #31
 80073ae:	d421      	bmi.n	80073f4 <__lo0bits+0x52>
 80073b0:	0798      	lsls	r0, r3, #30
 80073b2:	bf49      	itett	mi
 80073b4:	085b      	lsrmi	r3, r3, #1
 80073b6:	089b      	lsrpl	r3, r3, #2
 80073b8:	2001      	movmi	r0, #1
 80073ba:	6013      	strmi	r3, [r2, #0]
 80073bc:	bf5c      	itt	pl
 80073be:	2002      	movpl	r0, #2
 80073c0:	6013      	strpl	r3, [r2, #0]
 80073c2:	4770      	bx	lr
 80073c4:	b299      	uxth	r1, r3
 80073c6:	b909      	cbnz	r1, 80073cc <__lo0bits+0x2a>
 80073c8:	2010      	movs	r0, #16
 80073ca:	0c1b      	lsrs	r3, r3, #16
 80073cc:	b2d9      	uxtb	r1, r3
 80073ce:	b909      	cbnz	r1, 80073d4 <__lo0bits+0x32>
 80073d0:	3008      	adds	r0, #8
 80073d2:	0a1b      	lsrs	r3, r3, #8
 80073d4:	0719      	lsls	r1, r3, #28
 80073d6:	bf04      	itt	eq
 80073d8:	091b      	lsreq	r3, r3, #4
 80073da:	3004      	addeq	r0, #4
 80073dc:	0799      	lsls	r1, r3, #30
 80073de:	bf04      	itt	eq
 80073e0:	089b      	lsreq	r3, r3, #2
 80073e2:	3002      	addeq	r0, #2
 80073e4:	07d9      	lsls	r1, r3, #31
 80073e6:	d403      	bmi.n	80073f0 <__lo0bits+0x4e>
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	f100 0001 	add.w	r0, r0, #1
 80073ee:	d003      	beq.n	80073f8 <__lo0bits+0x56>
 80073f0:	6013      	str	r3, [r2, #0]
 80073f2:	4770      	bx	lr
 80073f4:	2000      	movs	r0, #0
 80073f6:	4770      	bx	lr
 80073f8:	2020      	movs	r0, #32
 80073fa:	4770      	bx	lr

080073fc <__i2b>:
 80073fc:	b510      	push	{r4, lr}
 80073fe:	460c      	mov	r4, r1
 8007400:	2101      	movs	r1, #1
 8007402:	f7ff ff07 	bl	8007214 <_Balloc>
 8007406:	4602      	mov	r2, r0
 8007408:	b928      	cbnz	r0, 8007416 <__i2b+0x1a>
 800740a:	f240 1145 	movw	r1, #325	@ 0x145
 800740e:	4b04      	ldr	r3, [pc, #16]	@ (8007420 <__i2b+0x24>)
 8007410:	4804      	ldr	r0, [pc, #16]	@ (8007424 <__i2b+0x28>)
 8007412:	f000 fe7d 	bl	8008110 <__assert_func>
 8007416:	2301      	movs	r3, #1
 8007418:	6144      	str	r4, [r0, #20]
 800741a:	6103      	str	r3, [r0, #16]
 800741c:	bd10      	pop	{r4, pc}
 800741e:	bf00      	nop
 8007420:	080085aa 	.word	0x080085aa
 8007424:	080085bb 	.word	0x080085bb

08007428 <__multiply>:
 8007428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800742c:	4614      	mov	r4, r2
 800742e:	690a      	ldr	r2, [r1, #16]
 8007430:	6923      	ldr	r3, [r4, #16]
 8007432:	460f      	mov	r7, r1
 8007434:	429a      	cmp	r2, r3
 8007436:	bfa2      	ittt	ge
 8007438:	4623      	movge	r3, r4
 800743a:	460c      	movge	r4, r1
 800743c:	461f      	movge	r7, r3
 800743e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007442:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007446:	68a3      	ldr	r3, [r4, #8]
 8007448:	6861      	ldr	r1, [r4, #4]
 800744a:	eb0a 0609 	add.w	r6, sl, r9
 800744e:	42b3      	cmp	r3, r6
 8007450:	b085      	sub	sp, #20
 8007452:	bfb8      	it	lt
 8007454:	3101      	addlt	r1, #1
 8007456:	f7ff fedd 	bl	8007214 <_Balloc>
 800745a:	b930      	cbnz	r0, 800746a <__multiply+0x42>
 800745c:	4602      	mov	r2, r0
 800745e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007462:	4b43      	ldr	r3, [pc, #268]	@ (8007570 <__multiply+0x148>)
 8007464:	4843      	ldr	r0, [pc, #268]	@ (8007574 <__multiply+0x14c>)
 8007466:	f000 fe53 	bl	8008110 <__assert_func>
 800746a:	f100 0514 	add.w	r5, r0, #20
 800746e:	462b      	mov	r3, r5
 8007470:	2200      	movs	r2, #0
 8007472:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007476:	4543      	cmp	r3, r8
 8007478:	d321      	bcc.n	80074be <__multiply+0x96>
 800747a:	f107 0114 	add.w	r1, r7, #20
 800747e:	f104 0214 	add.w	r2, r4, #20
 8007482:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007486:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800748a:	9302      	str	r3, [sp, #8]
 800748c:	1b13      	subs	r3, r2, r4
 800748e:	3b15      	subs	r3, #21
 8007490:	f023 0303 	bic.w	r3, r3, #3
 8007494:	3304      	adds	r3, #4
 8007496:	f104 0715 	add.w	r7, r4, #21
 800749a:	42ba      	cmp	r2, r7
 800749c:	bf38      	it	cc
 800749e:	2304      	movcc	r3, #4
 80074a0:	9301      	str	r3, [sp, #4]
 80074a2:	9b02      	ldr	r3, [sp, #8]
 80074a4:	9103      	str	r1, [sp, #12]
 80074a6:	428b      	cmp	r3, r1
 80074a8:	d80c      	bhi.n	80074c4 <__multiply+0x9c>
 80074aa:	2e00      	cmp	r6, #0
 80074ac:	dd03      	ble.n	80074b6 <__multiply+0x8e>
 80074ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d05a      	beq.n	800756c <__multiply+0x144>
 80074b6:	6106      	str	r6, [r0, #16]
 80074b8:	b005      	add	sp, #20
 80074ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074be:	f843 2b04 	str.w	r2, [r3], #4
 80074c2:	e7d8      	b.n	8007476 <__multiply+0x4e>
 80074c4:	f8b1 a000 	ldrh.w	sl, [r1]
 80074c8:	f1ba 0f00 	cmp.w	sl, #0
 80074cc:	d023      	beq.n	8007516 <__multiply+0xee>
 80074ce:	46a9      	mov	r9, r5
 80074d0:	f04f 0c00 	mov.w	ip, #0
 80074d4:	f104 0e14 	add.w	lr, r4, #20
 80074d8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074dc:	f8d9 3000 	ldr.w	r3, [r9]
 80074e0:	fa1f fb87 	uxth.w	fp, r7
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	fb0a 330b 	mla	r3, sl, fp, r3
 80074ea:	4463      	add	r3, ip
 80074ec:	f8d9 c000 	ldr.w	ip, [r9]
 80074f0:	0c3f      	lsrs	r7, r7, #16
 80074f2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80074f6:	fb0a c707 	mla	r7, sl, r7, ip
 80074fa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80074fe:	b29b      	uxth	r3, r3
 8007500:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007504:	4572      	cmp	r2, lr
 8007506:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800750a:	f849 3b04 	str.w	r3, [r9], #4
 800750e:	d8e3      	bhi.n	80074d8 <__multiply+0xb0>
 8007510:	9b01      	ldr	r3, [sp, #4]
 8007512:	f845 c003 	str.w	ip, [r5, r3]
 8007516:	9b03      	ldr	r3, [sp, #12]
 8007518:	3104      	adds	r1, #4
 800751a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800751e:	f1b9 0f00 	cmp.w	r9, #0
 8007522:	d021      	beq.n	8007568 <__multiply+0x140>
 8007524:	46ae      	mov	lr, r5
 8007526:	f04f 0a00 	mov.w	sl, #0
 800752a:	682b      	ldr	r3, [r5, #0]
 800752c:	f104 0c14 	add.w	ip, r4, #20
 8007530:	f8bc b000 	ldrh.w	fp, [ip]
 8007534:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007538:	b29b      	uxth	r3, r3
 800753a:	fb09 770b 	mla	r7, r9, fp, r7
 800753e:	4457      	add	r7, sl
 8007540:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007544:	f84e 3b04 	str.w	r3, [lr], #4
 8007548:	f85c 3b04 	ldr.w	r3, [ip], #4
 800754c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007550:	f8be 3000 	ldrh.w	r3, [lr]
 8007554:	4562      	cmp	r2, ip
 8007556:	fb09 330a 	mla	r3, r9, sl, r3
 800755a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800755e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007562:	d8e5      	bhi.n	8007530 <__multiply+0x108>
 8007564:	9f01      	ldr	r7, [sp, #4]
 8007566:	51eb      	str	r3, [r5, r7]
 8007568:	3504      	adds	r5, #4
 800756a:	e79a      	b.n	80074a2 <__multiply+0x7a>
 800756c:	3e01      	subs	r6, #1
 800756e:	e79c      	b.n	80074aa <__multiply+0x82>
 8007570:	080085aa 	.word	0x080085aa
 8007574:	080085bb 	.word	0x080085bb

08007578 <__pow5mult>:
 8007578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800757c:	4615      	mov	r5, r2
 800757e:	f012 0203 	ands.w	r2, r2, #3
 8007582:	4607      	mov	r7, r0
 8007584:	460e      	mov	r6, r1
 8007586:	d007      	beq.n	8007598 <__pow5mult+0x20>
 8007588:	4c25      	ldr	r4, [pc, #148]	@ (8007620 <__pow5mult+0xa8>)
 800758a:	3a01      	subs	r2, #1
 800758c:	2300      	movs	r3, #0
 800758e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007592:	f7ff fea1 	bl	80072d8 <__multadd>
 8007596:	4606      	mov	r6, r0
 8007598:	10ad      	asrs	r5, r5, #2
 800759a:	d03d      	beq.n	8007618 <__pow5mult+0xa0>
 800759c:	69fc      	ldr	r4, [r7, #28]
 800759e:	b97c      	cbnz	r4, 80075c0 <__pow5mult+0x48>
 80075a0:	2010      	movs	r0, #16
 80075a2:	f7ff fd81 	bl	80070a8 <malloc>
 80075a6:	4602      	mov	r2, r0
 80075a8:	61f8      	str	r0, [r7, #28]
 80075aa:	b928      	cbnz	r0, 80075b8 <__pow5mult+0x40>
 80075ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80075b0:	4b1c      	ldr	r3, [pc, #112]	@ (8007624 <__pow5mult+0xac>)
 80075b2:	481d      	ldr	r0, [pc, #116]	@ (8007628 <__pow5mult+0xb0>)
 80075b4:	f000 fdac 	bl	8008110 <__assert_func>
 80075b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075bc:	6004      	str	r4, [r0, #0]
 80075be:	60c4      	str	r4, [r0, #12]
 80075c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80075c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075c8:	b94c      	cbnz	r4, 80075de <__pow5mult+0x66>
 80075ca:	f240 2171 	movw	r1, #625	@ 0x271
 80075ce:	4638      	mov	r0, r7
 80075d0:	f7ff ff14 	bl	80073fc <__i2b>
 80075d4:	2300      	movs	r3, #0
 80075d6:	4604      	mov	r4, r0
 80075d8:	f8c8 0008 	str.w	r0, [r8, #8]
 80075dc:	6003      	str	r3, [r0, #0]
 80075de:	f04f 0900 	mov.w	r9, #0
 80075e2:	07eb      	lsls	r3, r5, #31
 80075e4:	d50a      	bpl.n	80075fc <__pow5mult+0x84>
 80075e6:	4631      	mov	r1, r6
 80075e8:	4622      	mov	r2, r4
 80075ea:	4638      	mov	r0, r7
 80075ec:	f7ff ff1c 	bl	8007428 <__multiply>
 80075f0:	4680      	mov	r8, r0
 80075f2:	4631      	mov	r1, r6
 80075f4:	4638      	mov	r0, r7
 80075f6:	f7ff fe4d 	bl	8007294 <_Bfree>
 80075fa:	4646      	mov	r6, r8
 80075fc:	106d      	asrs	r5, r5, #1
 80075fe:	d00b      	beq.n	8007618 <__pow5mult+0xa0>
 8007600:	6820      	ldr	r0, [r4, #0]
 8007602:	b938      	cbnz	r0, 8007614 <__pow5mult+0x9c>
 8007604:	4622      	mov	r2, r4
 8007606:	4621      	mov	r1, r4
 8007608:	4638      	mov	r0, r7
 800760a:	f7ff ff0d 	bl	8007428 <__multiply>
 800760e:	6020      	str	r0, [r4, #0]
 8007610:	f8c0 9000 	str.w	r9, [r0]
 8007614:	4604      	mov	r4, r0
 8007616:	e7e4      	b.n	80075e2 <__pow5mult+0x6a>
 8007618:	4630      	mov	r0, r6
 800761a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800761e:	bf00      	nop
 8007620:	08008614 	.word	0x08008614
 8007624:	0800853b 	.word	0x0800853b
 8007628:	080085bb 	.word	0x080085bb

0800762c <__lshift>:
 800762c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007630:	460c      	mov	r4, r1
 8007632:	4607      	mov	r7, r0
 8007634:	4691      	mov	r9, r2
 8007636:	6923      	ldr	r3, [r4, #16]
 8007638:	6849      	ldr	r1, [r1, #4]
 800763a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800763e:	68a3      	ldr	r3, [r4, #8]
 8007640:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007644:	f108 0601 	add.w	r6, r8, #1
 8007648:	42b3      	cmp	r3, r6
 800764a:	db0b      	blt.n	8007664 <__lshift+0x38>
 800764c:	4638      	mov	r0, r7
 800764e:	f7ff fde1 	bl	8007214 <_Balloc>
 8007652:	4605      	mov	r5, r0
 8007654:	b948      	cbnz	r0, 800766a <__lshift+0x3e>
 8007656:	4602      	mov	r2, r0
 8007658:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800765c:	4b27      	ldr	r3, [pc, #156]	@ (80076fc <__lshift+0xd0>)
 800765e:	4828      	ldr	r0, [pc, #160]	@ (8007700 <__lshift+0xd4>)
 8007660:	f000 fd56 	bl	8008110 <__assert_func>
 8007664:	3101      	adds	r1, #1
 8007666:	005b      	lsls	r3, r3, #1
 8007668:	e7ee      	b.n	8007648 <__lshift+0x1c>
 800766a:	2300      	movs	r3, #0
 800766c:	f100 0114 	add.w	r1, r0, #20
 8007670:	f100 0210 	add.w	r2, r0, #16
 8007674:	4618      	mov	r0, r3
 8007676:	4553      	cmp	r3, sl
 8007678:	db33      	blt.n	80076e2 <__lshift+0xb6>
 800767a:	6920      	ldr	r0, [r4, #16]
 800767c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007680:	f104 0314 	add.w	r3, r4, #20
 8007684:	f019 091f 	ands.w	r9, r9, #31
 8007688:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800768c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007690:	d02b      	beq.n	80076ea <__lshift+0xbe>
 8007692:	468a      	mov	sl, r1
 8007694:	2200      	movs	r2, #0
 8007696:	f1c9 0e20 	rsb	lr, r9, #32
 800769a:	6818      	ldr	r0, [r3, #0]
 800769c:	fa00 f009 	lsl.w	r0, r0, r9
 80076a0:	4310      	orrs	r0, r2
 80076a2:	f84a 0b04 	str.w	r0, [sl], #4
 80076a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076aa:	459c      	cmp	ip, r3
 80076ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80076b0:	d8f3      	bhi.n	800769a <__lshift+0x6e>
 80076b2:	ebac 0304 	sub.w	r3, ip, r4
 80076b6:	3b15      	subs	r3, #21
 80076b8:	f023 0303 	bic.w	r3, r3, #3
 80076bc:	3304      	adds	r3, #4
 80076be:	f104 0015 	add.w	r0, r4, #21
 80076c2:	4584      	cmp	ip, r0
 80076c4:	bf38      	it	cc
 80076c6:	2304      	movcc	r3, #4
 80076c8:	50ca      	str	r2, [r1, r3]
 80076ca:	b10a      	cbz	r2, 80076d0 <__lshift+0xa4>
 80076cc:	f108 0602 	add.w	r6, r8, #2
 80076d0:	3e01      	subs	r6, #1
 80076d2:	4638      	mov	r0, r7
 80076d4:	4621      	mov	r1, r4
 80076d6:	612e      	str	r6, [r5, #16]
 80076d8:	f7ff fddc 	bl	8007294 <_Bfree>
 80076dc:	4628      	mov	r0, r5
 80076de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80076e6:	3301      	adds	r3, #1
 80076e8:	e7c5      	b.n	8007676 <__lshift+0x4a>
 80076ea:	3904      	subs	r1, #4
 80076ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80076f0:	459c      	cmp	ip, r3
 80076f2:	f841 2f04 	str.w	r2, [r1, #4]!
 80076f6:	d8f9      	bhi.n	80076ec <__lshift+0xc0>
 80076f8:	e7ea      	b.n	80076d0 <__lshift+0xa4>
 80076fa:	bf00      	nop
 80076fc:	080085aa 	.word	0x080085aa
 8007700:	080085bb 	.word	0x080085bb

08007704 <__mcmp>:
 8007704:	4603      	mov	r3, r0
 8007706:	690a      	ldr	r2, [r1, #16]
 8007708:	6900      	ldr	r0, [r0, #16]
 800770a:	b530      	push	{r4, r5, lr}
 800770c:	1a80      	subs	r0, r0, r2
 800770e:	d10e      	bne.n	800772e <__mcmp+0x2a>
 8007710:	3314      	adds	r3, #20
 8007712:	3114      	adds	r1, #20
 8007714:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007718:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800771c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007720:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007724:	4295      	cmp	r5, r2
 8007726:	d003      	beq.n	8007730 <__mcmp+0x2c>
 8007728:	d205      	bcs.n	8007736 <__mcmp+0x32>
 800772a:	f04f 30ff 	mov.w	r0, #4294967295
 800772e:	bd30      	pop	{r4, r5, pc}
 8007730:	42a3      	cmp	r3, r4
 8007732:	d3f3      	bcc.n	800771c <__mcmp+0x18>
 8007734:	e7fb      	b.n	800772e <__mcmp+0x2a>
 8007736:	2001      	movs	r0, #1
 8007738:	e7f9      	b.n	800772e <__mcmp+0x2a>
	...

0800773c <__mdiff>:
 800773c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007740:	4689      	mov	r9, r1
 8007742:	4606      	mov	r6, r0
 8007744:	4611      	mov	r1, r2
 8007746:	4648      	mov	r0, r9
 8007748:	4614      	mov	r4, r2
 800774a:	f7ff ffdb 	bl	8007704 <__mcmp>
 800774e:	1e05      	subs	r5, r0, #0
 8007750:	d112      	bne.n	8007778 <__mdiff+0x3c>
 8007752:	4629      	mov	r1, r5
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff fd5d 	bl	8007214 <_Balloc>
 800775a:	4602      	mov	r2, r0
 800775c:	b928      	cbnz	r0, 800776a <__mdiff+0x2e>
 800775e:	f240 2137 	movw	r1, #567	@ 0x237
 8007762:	4b3e      	ldr	r3, [pc, #248]	@ (800785c <__mdiff+0x120>)
 8007764:	483e      	ldr	r0, [pc, #248]	@ (8007860 <__mdiff+0x124>)
 8007766:	f000 fcd3 	bl	8008110 <__assert_func>
 800776a:	2301      	movs	r3, #1
 800776c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007770:	4610      	mov	r0, r2
 8007772:	b003      	add	sp, #12
 8007774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007778:	bfbc      	itt	lt
 800777a:	464b      	movlt	r3, r9
 800777c:	46a1      	movlt	r9, r4
 800777e:	4630      	mov	r0, r6
 8007780:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007784:	bfba      	itte	lt
 8007786:	461c      	movlt	r4, r3
 8007788:	2501      	movlt	r5, #1
 800778a:	2500      	movge	r5, #0
 800778c:	f7ff fd42 	bl	8007214 <_Balloc>
 8007790:	4602      	mov	r2, r0
 8007792:	b918      	cbnz	r0, 800779c <__mdiff+0x60>
 8007794:	f240 2145 	movw	r1, #581	@ 0x245
 8007798:	4b30      	ldr	r3, [pc, #192]	@ (800785c <__mdiff+0x120>)
 800779a:	e7e3      	b.n	8007764 <__mdiff+0x28>
 800779c:	f100 0b14 	add.w	fp, r0, #20
 80077a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80077a4:	f109 0310 	add.w	r3, r9, #16
 80077a8:	60c5      	str	r5, [r0, #12]
 80077aa:	f04f 0c00 	mov.w	ip, #0
 80077ae:	f109 0514 	add.w	r5, r9, #20
 80077b2:	46d9      	mov	r9, fp
 80077b4:	6926      	ldr	r6, [r4, #16]
 80077b6:	f104 0e14 	add.w	lr, r4, #20
 80077ba:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80077be:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80077c2:	9301      	str	r3, [sp, #4]
 80077c4:	9b01      	ldr	r3, [sp, #4]
 80077c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077ce:	b281      	uxth	r1, r0
 80077d0:	9301      	str	r3, [sp, #4]
 80077d2:	fa1f f38a 	uxth.w	r3, sl
 80077d6:	1a5b      	subs	r3, r3, r1
 80077d8:	0c00      	lsrs	r0, r0, #16
 80077da:	4463      	add	r3, ip
 80077dc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077e0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077ea:	4576      	cmp	r6, lr
 80077ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077f0:	f849 3b04 	str.w	r3, [r9], #4
 80077f4:	d8e6      	bhi.n	80077c4 <__mdiff+0x88>
 80077f6:	1b33      	subs	r3, r6, r4
 80077f8:	3b15      	subs	r3, #21
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	3415      	adds	r4, #21
 8007800:	3304      	adds	r3, #4
 8007802:	42a6      	cmp	r6, r4
 8007804:	bf38      	it	cc
 8007806:	2304      	movcc	r3, #4
 8007808:	441d      	add	r5, r3
 800780a:	445b      	add	r3, fp
 800780c:	461e      	mov	r6, r3
 800780e:	462c      	mov	r4, r5
 8007810:	4544      	cmp	r4, r8
 8007812:	d30e      	bcc.n	8007832 <__mdiff+0xf6>
 8007814:	f108 0103 	add.w	r1, r8, #3
 8007818:	1b49      	subs	r1, r1, r5
 800781a:	f021 0103 	bic.w	r1, r1, #3
 800781e:	3d03      	subs	r5, #3
 8007820:	45a8      	cmp	r8, r5
 8007822:	bf38      	it	cc
 8007824:	2100      	movcc	r1, #0
 8007826:	440b      	add	r3, r1
 8007828:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800782c:	b199      	cbz	r1, 8007856 <__mdiff+0x11a>
 800782e:	6117      	str	r7, [r2, #16]
 8007830:	e79e      	b.n	8007770 <__mdiff+0x34>
 8007832:	46e6      	mov	lr, ip
 8007834:	f854 1b04 	ldr.w	r1, [r4], #4
 8007838:	fa1f fc81 	uxth.w	ip, r1
 800783c:	44f4      	add	ip, lr
 800783e:	0c08      	lsrs	r0, r1, #16
 8007840:	4471      	add	r1, lr
 8007842:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007846:	b289      	uxth	r1, r1
 8007848:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800784c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007850:	f846 1b04 	str.w	r1, [r6], #4
 8007854:	e7dc      	b.n	8007810 <__mdiff+0xd4>
 8007856:	3f01      	subs	r7, #1
 8007858:	e7e6      	b.n	8007828 <__mdiff+0xec>
 800785a:	bf00      	nop
 800785c:	080085aa 	.word	0x080085aa
 8007860:	080085bb 	.word	0x080085bb

08007864 <__d2b>:
 8007864:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007868:	2101      	movs	r1, #1
 800786a:	4690      	mov	r8, r2
 800786c:	4699      	mov	r9, r3
 800786e:	9e08      	ldr	r6, [sp, #32]
 8007870:	f7ff fcd0 	bl	8007214 <_Balloc>
 8007874:	4604      	mov	r4, r0
 8007876:	b930      	cbnz	r0, 8007886 <__d2b+0x22>
 8007878:	4602      	mov	r2, r0
 800787a:	f240 310f 	movw	r1, #783	@ 0x30f
 800787e:	4b23      	ldr	r3, [pc, #140]	@ (800790c <__d2b+0xa8>)
 8007880:	4823      	ldr	r0, [pc, #140]	@ (8007910 <__d2b+0xac>)
 8007882:	f000 fc45 	bl	8008110 <__assert_func>
 8007886:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800788a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800788e:	b10d      	cbz	r5, 8007894 <__d2b+0x30>
 8007890:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007894:	9301      	str	r3, [sp, #4]
 8007896:	f1b8 0300 	subs.w	r3, r8, #0
 800789a:	d024      	beq.n	80078e6 <__d2b+0x82>
 800789c:	4668      	mov	r0, sp
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	f7ff fd7f 	bl	80073a2 <__lo0bits>
 80078a4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80078a8:	b1d8      	cbz	r0, 80078e2 <__d2b+0x7e>
 80078aa:	f1c0 0320 	rsb	r3, r0, #32
 80078ae:	fa02 f303 	lsl.w	r3, r2, r3
 80078b2:	430b      	orrs	r3, r1
 80078b4:	40c2      	lsrs	r2, r0
 80078b6:	6163      	str	r3, [r4, #20]
 80078b8:	9201      	str	r2, [sp, #4]
 80078ba:	9b01      	ldr	r3, [sp, #4]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	bf0c      	ite	eq
 80078c0:	2201      	moveq	r2, #1
 80078c2:	2202      	movne	r2, #2
 80078c4:	61a3      	str	r3, [r4, #24]
 80078c6:	6122      	str	r2, [r4, #16]
 80078c8:	b1ad      	cbz	r5, 80078f6 <__d2b+0x92>
 80078ca:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80078ce:	4405      	add	r5, r0
 80078d0:	6035      	str	r5, [r6, #0]
 80078d2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80078d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078d8:	6018      	str	r0, [r3, #0]
 80078da:	4620      	mov	r0, r4
 80078dc:	b002      	add	sp, #8
 80078de:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80078e2:	6161      	str	r1, [r4, #20]
 80078e4:	e7e9      	b.n	80078ba <__d2b+0x56>
 80078e6:	a801      	add	r0, sp, #4
 80078e8:	f7ff fd5b 	bl	80073a2 <__lo0bits>
 80078ec:	9b01      	ldr	r3, [sp, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	6163      	str	r3, [r4, #20]
 80078f2:	3020      	adds	r0, #32
 80078f4:	e7e7      	b.n	80078c6 <__d2b+0x62>
 80078f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80078fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80078fe:	6030      	str	r0, [r6, #0]
 8007900:	6918      	ldr	r0, [r3, #16]
 8007902:	f7ff fd2f 	bl	8007364 <__hi0bits>
 8007906:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800790a:	e7e4      	b.n	80078d6 <__d2b+0x72>
 800790c:	080085aa 	.word	0x080085aa
 8007910:	080085bb 	.word	0x080085bb

08007914 <__ssputs_r>:
 8007914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007918:	461f      	mov	r7, r3
 800791a:	688e      	ldr	r6, [r1, #8]
 800791c:	4682      	mov	sl, r0
 800791e:	42be      	cmp	r6, r7
 8007920:	460c      	mov	r4, r1
 8007922:	4690      	mov	r8, r2
 8007924:	680b      	ldr	r3, [r1, #0]
 8007926:	d82d      	bhi.n	8007984 <__ssputs_r+0x70>
 8007928:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800792c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007930:	d026      	beq.n	8007980 <__ssputs_r+0x6c>
 8007932:	6965      	ldr	r5, [r4, #20]
 8007934:	6909      	ldr	r1, [r1, #16]
 8007936:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800793a:	eba3 0901 	sub.w	r9, r3, r1
 800793e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007942:	1c7b      	adds	r3, r7, #1
 8007944:	444b      	add	r3, r9
 8007946:	106d      	asrs	r5, r5, #1
 8007948:	429d      	cmp	r5, r3
 800794a:	bf38      	it	cc
 800794c:	461d      	movcc	r5, r3
 800794e:	0553      	lsls	r3, r2, #21
 8007950:	d527      	bpl.n	80079a2 <__ssputs_r+0x8e>
 8007952:	4629      	mov	r1, r5
 8007954:	f7ff fbd2 	bl	80070fc <_malloc_r>
 8007958:	4606      	mov	r6, r0
 800795a:	b360      	cbz	r0, 80079b6 <__ssputs_r+0xa2>
 800795c:	464a      	mov	r2, r9
 800795e:	6921      	ldr	r1, [r4, #16]
 8007960:	f7fe fcf9 	bl	8006356 <memcpy>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800796a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800796e:	81a3      	strh	r3, [r4, #12]
 8007970:	6126      	str	r6, [r4, #16]
 8007972:	444e      	add	r6, r9
 8007974:	6026      	str	r6, [r4, #0]
 8007976:	463e      	mov	r6, r7
 8007978:	6165      	str	r5, [r4, #20]
 800797a:	eba5 0509 	sub.w	r5, r5, r9
 800797e:	60a5      	str	r5, [r4, #8]
 8007980:	42be      	cmp	r6, r7
 8007982:	d900      	bls.n	8007986 <__ssputs_r+0x72>
 8007984:	463e      	mov	r6, r7
 8007986:	4632      	mov	r2, r6
 8007988:	4641      	mov	r1, r8
 800798a:	6820      	ldr	r0, [r4, #0]
 800798c:	f000 fb96 	bl	80080bc <memmove>
 8007990:	2000      	movs	r0, #0
 8007992:	68a3      	ldr	r3, [r4, #8]
 8007994:	1b9b      	subs	r3, r3, r6
 8007996:	60a3      	str	r3, [r4, #8]
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	4433      	add	r3, r6
 800799c:	6023      	str	r3, [r4, #0]
 800799e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079a2:	462a      	mov	r2, r5
 80079a4:	f000 fbf8 	bl	8008198 <_realloc_r>
 80079a8:	4606      	mov	r6, r0
 80079aa:	2800      	cmp	r0, #0
 80079ac:	d1e0      	bne.n	8007970 <__ssputs_r+0x5c>
 80079ae:	4650      	mov	r0, sl
 80079b0:	6921      	ldr	r1, [r4, #16]
 80079b2:	f7ff fb31 	bl	8007018 <_free_r>
 80079b6:	230c      	movs	r3, #12
 80079b8:	f8ca 3000 	str.w	r3, [sl]
 80079bc:	89a3      	ldrh	r3, [r4, #12]
 80079be:	f04f 30ff 	mov.w	r0, #4294967295
 80079c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079c6:	81a3      	strh	r3, [r4, #12]
 80079c8:	e7e9      	b.n	800799e <__ssputs_r+0x8a>
	...

080079cc <_svfiprintf_r>:
 80079cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079d0:	4698      	mov	r8, r3
 80079d2:	898b      	ldrh	r3, [r1, #12]
 80079d4:	4607      	mov	r7, r0
 80079d6:	061b      	lsls	r3, r3, #24
 80079d8:	460d      	mov	r5, r1
 80079da:	4614      	mov	r4, r2
 80079dc:	b09d      	sub	sp, #116	@ 0x74
 80079de:	d510      	bpl.n	8007a02 <_svfiprintf_r+0x36>
 80079e0:	690b      	ldr	r3, [r1, #16]
 80079e2:	b973      	cbnz	r3, 8007a02 <_svfiprintf_r+0x36>
 80079e4:	2140      	movs	r1, #64	@ 0x40
 80079e6:	f7ff fb89 	bl	80070fc <_malloc_r>
 80079ea:	6028      	str	r0, [r5, #0]
 80079ec:	6128      	str	r0, [r5, #16]
 80079ee:	b930      	cbnz	r0, 80079fe <_svfiprintf_r+0x32>
 80079f0:	230c      	movs	r3, #12
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	f04f 30ff 	mov.w	r0, #4294967295
 80079f8:	b01d      	add	sp, #116	@ 0x74
 80079fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079fe:	2340      	movs	r3, #64	@ 0x40
 8007a00:	616b      	str	r3, [r5, #20]
 8007a02:	2300      	movs	r3, #0
 8007a04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a06:	2320      	movs	r3, #32
 8007a08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a0c:	2330      	movs	r3, #48	@ 0x30
 8007a0e:	f04f 0901 	mov.w	r9, #1
 8007a12:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a16:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007bb0 <_svfiprintf_r+0x1e4>
 8007a1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a1e:	4623      	mov	r3, r4
 8007a20:	469a      	mov	sl, r3
 8007a22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a26:	b10a      	cbz	r2, 8007a2c <_svfiprintf_r+0x60>
 8007a28:	2a25      	cmp	r2, #37	@ 0x25
 8007a2a:	d1f9      	bne.n	8007a20 <_svfiprintf_r+0x54>
 8007a2c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a30:	d00b      	beq.n	8007a4a <_svfiprintf_r+0x7e>
 8007a32:	465b      	mov	r3, fp
 8007a34:	4622      	mov	r2, r4
 8007a36:	4629      	mov	r1, r5
 8007a38:	4638      	mov	r0, r7
 8007a3a:	f7ff ff6b 	bl	8007914 <__ssputs_r>
 8007a3e:	3001      	adds	r0, #1
 8007a40:	f000 80a7 	beq.w	8007b92 <_svfiprintf_r+0x1c6>
 8007a44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a46:	445a      	add	r2, fp
 8007a48:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f000 809f 	beq.w	8007b92 <_svfiprintf_r+0x1c6>
 8007a54:	2300      	movs	r3, #0
 8007a56:	f04f 32ff 	mov.w	r2, #4294967295
 8007a5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a5e:	f10a 0a01 	add.w	sl, sl, #1
 8007a62:	9304      	str	r3, [sp, #16]
 8007a64:	9307      	str	r3, [sp, #28]
 8007a66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a6a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a6c:	4654      	mov	r4, sl
 8007a6e:	2205      	movs	r2, #5
 8007a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a74:	484e      	ldr	r0, [pc, #312]	@ (8007bb0 <_svfiprintf_r+0x1e4>)
 8007a76:	f7fe fc60 	bl	800633a <memchr>
 8007a7a:	9a04      	ldr	r2, [sp, #16]
 8007a7c:	b9d8      	cbnz	r0, 8007ab6 <_svfiprintf_r+0xea>
 8007a7e:	06d0      	lsls	r0, r2, #27
 8007a80:	bf44      	itt	mi
 8007a82:	2320      	movmi	r3, #32
 8007a84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a88:	0711      	lsls	r1, r2, #28
 8007a8a:	bf44      	itt	mi
 8007a8c:	232b      	movmi	r3, #43	@ 0x2b
 8007a8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a92:	f89a 3000 	ldrb.w	r3, [sl]
 8007a96:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a98:	d015      	beq.n	8007ac6 <_svfiprintf_r+0xfa>
 8007a9a:	4654      	mov	r4, sl
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	f04f 0c0a 	mov.w	ip, #10
 8007aa2:	9a07      	ldr	r2, [sp, #28]
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aaa:	3b30      	subs	r3, #48	@ 0x30
 8007aac:	2b09      	cmp	r3, #9
 8007aae:	d94b      	bls.n	8007b48 <_svfiprintf_r+0x17c>
 8007ab0:	b1b0      	cbz	r0, 8007ae0 <_svfiprintf_r+0x114>
 8007ab2:	9207      	str	r2, [sp, #28]
 8007ab4:	e014      	b.n	8007ae0 <_svfiprintf_r+0x114>
 8007ab6:	eba0 0308 	sub.w	r3, r0, r8
 8007aba:	fa09 f303 	lsl.w	r3, r9, r3
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	46a2      	mov	sl, r4
 8007ac2:	9304      	str	r3, [sp, #16]
 8007ac4:	e7d2      	b.n	8007a6c <_svfiprintf_r+0xa0>
 8007ac6:	9b03      	ldr	r3, [sp, #12]
 8007ac8:	1d19      	adds	r1, r3, #4
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	9103      	str	r1, [sp, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	bfbb      	ittet	lt
 8007ad2:	425b      	neglt	r3, r3
 8007ad4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ad8:	9307      	strge	r3, [sp, #28]
 8007ada:	9307      	strlt	r3, [sp, #28]
 8007adc:	bfb8      	it	lt
 8007ade:	9204      	strlt	r2, [sp, #16]
 8007ae0:	7823      	ldrb	r3, [r4, #0]
 8007ae2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ae4:	d10a      	bne.n	8007afc <_svfiprintf_r+0x130>
 8007ae6:	7863      	ldrb	r3, [r4, #1]
 8007ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aea:	d132      	bne.n	8007b52 <_svfiprintf_r+0x186>
 8007aec:	9b03      	ldr	r3, [sp, #12]
 8007aee:	3402      	adds	r4, #2
 8007af0:	1d1a      	adds	r2, r3, #4
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	9203      	str	r2, [sp, #12]
 8007af6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007afa:	9305      	str	r3, [sp, #20]
 8007afc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007bb4 <_svfiprintf_r+0x1e8>
 8007b00:	2203      	movs	r2, #3
 8007b02:	4650      	mov	r0, sl
 8007b04:	7821      	ldrb	r1, [r4, #0]
 8007b06:	f7fe fc18 	bl	800633a <memchr>
 8007b0a:	b138      	cbz	r0, 8007b1c <_svfiprintf_r+0x150>
 8007b0c:	2240      	movs	r2, #64	@ 0x40
 8007b0e:	9b04      	ldr	r3, [sp, #16]
 8007b10:	eba0 000a 	sub.w	r0, r0, sl
 8007b14:	4082      	lsls	r2, r0
 8007b16:	4313      	orrs	r3, r2
 8007b18:	3401      	adds	r4, #1
 8007b1a:	9304      	str	r3, [sp, #16]
 8007b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b20:	2206      	movs	r2, #6
 8007b22:	4825      	ldr	r0, [pc, #148]	@ (8007bb8 <_svfiprintf_r+0x1ec>)
 8007b24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b28:	f7fe fc07 	bl	800633a <memchr>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	d036      	beq.n	8007b9e <_svfiprintf_r+0x1d2>
 8007b30:	4b22      	ldr	r3, [pc, #136]	@ (8007bbc <_svfiprintf_r+0x1f0>)
 8007b32:	bb1b      	cbnz	r3, 8007b7c <_svfiprintf_r+0x1b0>
 8007b34:	9b03      	ldr	r3, [sp, #12]
 8007b36:	3307      	adds	r3, #7
 8007b38:	f023 0307 	bic.w	r3, r3, #7
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	9303      	str	r3, [sp, #12]
 8007b40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b42:	4433      	add	r3, r6
 8007b44:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b46:	e76a      	b.n	8007a1e <_svfiprintf_r+0x52>
 8007b48:	460c      	mov	r4, r1
 8007b4a:	2001      	movs	r0, #1
 8007b4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b50:	e7a8      	b.n	8007aa4 <_svfiprintf_r+0xd8>
 8007b52:	2300      	movs	r3, #0
 8007b54:	f04f 0c0a 	mov.w	ip, #10
 8007b58:	4619      	mov	r1, r3
 8007b5a:	3401      	adds	r4, #1
 8007b5c:	9305      	str	r3, [sp, #20]
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b64:	3a30      	subs	r2, #48	@ 0x30
 8007b66:	2a09      	cmp	r2, #9
 8007b68:	d903      	bls.n	8007b72 <_svfiprintf_r+0x1a6>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d0c6      	beq.n	8007afc <_svfiprintf_r+0x130>
 8007b6e:	9105      	str	r1, [sp, #20]
 8007b70:	e7c4      	b.n	8007afc <_svfiprintf_r+0x130>
 8007b72:	4604      	mov	r4, r0
 8007b74:	2301      	movs	r3, #1
 8007b76:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b7a:	e7f0      	b.n	8007b5e <_svfiprintf_r+0x192>
 8007b7c:	ab03      	add	r3, sp, #12
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	462a      	mov	r2, r5
 8007b82:	4638      	mov	r0, r7
 8007b84:	4b0e      	ldr	r3, [pc, #56]	@ (8007bc0 <_svfiprintf_r+0x1f4>)
 8007b86:	a904      	add	r1, sp, #16
 8007b88:	f7fd fe4e 	bl	8005828 <_printf_float>
 8007b8c:	1c42      	adds	r2, r0, #1
 8007b8e:	4606      	mov	r6, r0
 8007b90:	d1d6      	bne.n	8007b40 <_svfiprintf_r+0x174>
 8007b92:	89ab      	ldrh	r3, [r5, #12]
 8007b94:	065b      	lsls	r3, r3, #25
 8007b96:	f53f af2d 	bmi.w	80079f4 <_svfiprintf_r+0x28>
 8007b9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b9c:	e72c      	b.n	80079f8 <_svfiprintf_r+0x2c>
 8007b9e:	ab03      	add	r3, sp, #12
 8007ba0:	9300      	str	r3, [sp, #0]
 8007ba2:	462a      	mov	r2, r5
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	4b06      	ldr	r3, [pc, #24]	@ (8007bc0 <_svfiprintf_r+0x1f4>)
 8007ba8:	a904      	add	r1, sp, #16
 8007baa:	f7fe f8db 	bl	8005d64 <_printf_i>
 8007bae:	e7ed      	b.n	8007b8c <_svfiprintf_r+0x1c0>
 8007bb0:	08008710 	.word	0x08008710
 8007bb4:	08008716 	.word	0x08008716
 8007bb8:	0800871a 	.word	0x0800871a
 8007bbc:	08005829 	.word	0x08005829
 8007bc0:	08007915 	.word	0x08007915

08007bc4 <__sfputc_r>:
 8007bc4:	6893      	ldr	r3, [r2, #8]
 8007bc6:	b410      	push	{r4}
 8007bc8:	3b01      	subs	r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	6093      	str	r3, [r2, #8]
 8007bce:	da07      	bge.n	8007be0 <__sfputc_r+0x1c>
 8007bd0:	6994      	ldr	r4, [r2, #24]
 8007bd2:	42a3      	cmp	r3, r4
 8007bd4:	db01      	blt.n	8007bda <__sfputc_r+0x16>
 8007bd6:	290a      	cmp	r1, #10
 8007bd8:	d102      	bne.n	8007be0 <__sfputc_r+0x1c>
 8007bda:	bc10      	pop	{r4}
 8007bdc:	f000 b9da 	b.w	8007f94 <__swbuf_r>
 8007be0:	6813      	ldr	r3, [r2, #0]
 8007be2:	1c58      	adds	r0, r3, #1
 8007be4:	6010      	str	r0, [r2, #0]
 8007be6:	7019      	strb	r1, [r3, #0]
 8007be8:	4608      	mov	r0, r1
 8007bea:	bc10      	pop	{r4}
 8007bec:	4770      	bx	lr

08007bee <__sfputs_r>:
 8007bee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bf0:	4606      	mov	r6, r0
 8007bf2:	460f      	mov	r7, r1
 8007bf4:	4614      	mov	r4, r2
 8007bf6:	18d5      	adds	r5, r2, r3
 8007bf8:	42ac      	cmp	r4, r5
 8007bfa:	d101      	bne.n	8007c00 <__sfputs_r+0x12>
 8007bfc:	2000      	movs	r0, #0
 8007bfe:	e007      	b.n	8007c10 <__sfputs_r+0x22>
 8007c00:	463a      	mov	r2, r7
 8007c02:	4630      	mov	r0, r6
 8007c04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c08:	f7ff ffdc 	bl	8007bc4 <__sfputc_r>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d1f3      	bne.n	8007bf8 <__sfputs_r+0xa>
 8007c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c14 <_vfiprintf_r>:
 8007c14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c18:	460d      	mov	r5, r1
 8007c1a:	4614      	mov	r4, r2
 8007c1c:	4698      	mov	r8, r3
 8007c1e:	4606      	mov	r6, r0
 8007c20:	b09d      	sub	sp, #116	@ 0x74
 8007c22:	b118      	cbz	r0, 8007c2c <_vfiprintf_r+0x18>
 8007c24:	6a03      	ldr	r3, [r0, #32]
 8007c26:	b90b      	cbnz	r3, 8007c2c <_vfiprintf_r+0x18>
 8007c28:	f7fe fa48 	bl	80060bc <__sinit>
 8007c2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c2e:	07d9      	lsls	r1, r3, #31
 8007c30:	d405      	bmi.n	8007c3e <_vfiprintf_r+0x2a>
 8007c32:	89ab      	ldrh	r3, [r5, #12]
 8007c34:	059a      	lsls	r2, r3, #22
 8007c36:	d402      	bmi.n	8007c3e <_vfiprintf_r+0x2a>
 8007c38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c3a:	f7fe fb7c 	bl	8006336 <__retarget_lock_acquire_recursive>
 8007c3e:	89ab      	ldrh	r3, [r5, #12]
 8007c40:	071b      	lsls	r3, r3, #28
 8007c42:	d501      	bpl.n	8007c48 <_vfiprintf_r+0x34>
 8007c44:	692b      	ldr	r3, [r5, #16]
 8007c46:	b99b      	cbnz	r3, 8007c70 <_vfiprintf_r+0x5c>
 8007c48:	4629      	mov	r1, r5
 8007c4a:	4630      	mov	r0, r6
 8007c4c:	f000 f9e0 	bl	8008010 <__swsetup_r>
 8007c50:	b170      	cbz	r0, 8007c70 <_vfiprintf_r+0x5c>
 8007c52:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c54:	07dc      	lsls	r4, r3, #31
 8007c56:	d504      	bpl.n	8007c62 <_vfiprintf_r+0x4e>
 8007c58:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5c:	b01d      	add	sp, #116	@ 0x74
 8007c5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	0598      	lsls	r0, r3, #22
 8007c66:	d4f7      	bmi.n	8007c58 <_vfiprintf_r+0x44>
 8007c68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c6a:	f7fe fb65 	bl	8006338 <__retarget_lock_release_recursive>
 8007c6e:	e7f3      	b.n	8007c58 <_vfiprintf_r+0x44>
 8007c70:	2300      	movs	r3, #0
 8007c72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c74:	2320      	movs	r3, #32
 8007c76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c7a:	2330      	movs	r3, #48	@ 0x30
 8007c7c:	f04f 0901 	mov.w	r9, #1
 8007c80:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c84:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007e30 <_vfiprintf_r+0x21c>
 8007c88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c8c:	4623      	mov	r3, r4
 8007c8e:	469a      	mov	sl, r3
 8007c90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c94:	b10a      	cbz	r2, 8007c9a <_vfiprintf_r+0x86>
 8007c96:	2a25      	cmp	r2, #37	@ 0x25
 8007c98:	d1f9      	bne.n	8007c8e <_vfiprintf_r+0x7a>
 8007c9a:	ebba 0b04 	subs.w	fp, sl, r4
 8007c9e:	d00b      	beq.n	8007cb8 <_vfiprintf_r+0xa4>
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	f7ff ffa1 	bl	8007bee <__sfputs_r>
 8007cac:	3001      	adds	r0, #1
 8007cae:	f000 80a7 	beq.w	8007e00 <_vfiprintf_r+0x1ec>
 8007cb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cb4:	445a      	add	r2, fp
 8007cb6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 809f 	beq.w	8007e00 <_vfiprintf_r+0x1ec>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ccc:	f10a 0a01 	add.w	sl, sl, #1
 8007cd0:	9304      	str	r3, [sp, #16]
 8007cd2:	9307      	str	r3, [sp, #28]
 8007cd4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007cd8:	931a      	str	r3, [sp, #104]	@ 0x68
 8007cda:	4654      	mov	r4, sl
 8007cdc:	2205      	movs	r2, #5
 8007cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce2:	4853      	ldr	r0, [pc, #332]	@ (8007e30 <_vfiprintf_r+0x21c>)
 8007ce4:	f7fe fb29 	bl	800633a <memchr>
 8007ce8:	9a04      	ldr	r2, [sp, #16]
 8007cea:	b9d8      	cbnz	r0, 8007d24 <_vfiprintf_r+0x110>
 8007cec:	06d1      	lsls	r1, r2, #27
 8007cee:	bf44      	itt	mi
 8007cf0:	2320      	movmi	r3, #32
 8007cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cf6:	0713      	lsls	r3, r2, #28
 8007cf8:	bf44      	itt	mi
 8007cfa:	232b      	movmi	r3, #43	@ 0x2b
 8007cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d00:	f89a 3000 	ldrb.w	r3, [sl]
 8007d04:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d06:	d015      	beq.n	8007d34 <_vfiprintf_r+0x120>
 8007d08:	4654      	mov	r4, sl
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	f04f 0c0a 	mov.w	ip, #10
 8007d10:	9a07      	ldr	r2, [sp, #28]
 8007d12:	4621      	mov	r1, r4
 8007d14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d18:	3b30      	subs	r3, #48	@ 0x30
 8007d1a:	2b09      	cmp	r3, #9
 8007d1c:	d94b      	bls.n	8007db6 <_vfiprintf_r+0x1a2>
 8007d1e:	b1b0      	cbz	r0, 8007d4e <_vfiprintf_r+0x13a>
 8007d20:	9207      	str	r2, [sp, #28]
 8007d22:	e014      	b.n	8007d4e <_vfiprintf_r+0x13a>
 8007d24:	eba0 0308 	sub.w	r3, r0, r8
 8007d28:	fa09 f303 	lsl.w	r3, r9, r3
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	46a2      	mov	sl, r4
 8007d30:	9304      	str	r3, [sp, #16]
 8007d32:	e7d2      	b.n	8007cda <_vfiprintf_r+0xc6>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	1d19      	adds	r1, r3, #4
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	9103      	str	r1, [sp, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	bfbb      	ittet	lt
 8007d40:	425b      	neglt	r3, r3
 8007d42:	f042 0202 	orrlt.w	r2, r2, #2
 8007d46:	9307      	strge	r3, [sp, #28]
 8007d48:	9307      	strlt	r3, [sp, #28]
 8007d4a:	bfb8      	it	lt
 8007d4c:	9204      	strlt	r2, [sp, #16]
 8007d4e:	7823      	ldrb	r3, [r4, #0]
 8007d50:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d52:	d10a      	bne.n	8007d6a <_vfiprintf_r+0x156>
 8007d54:	7863      	ldrb	r3, [r4, #1]
 8007d56:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d58:	d132      	bne.n	8007dc0 <_vfiprintf_r+0x1ac>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	3402      	adds	r4, #2
 8007d5e:	1d1a      	adds	r2, r3, #4
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	9203      	str	r2, [sp, #12]
 8007d64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d68:	9305      	str	r3, [sp, #20]
 8007d6a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007e34 <_vfiprintf_r+0x220>
 8007d6e:	2203      	movs	r2, #3
 8007d70:	4650      	mov	r0, sl
 8007d72:	7821      	ldrb	r1, [r4, #0]
 8007d74:	f7fe fae1 	bl	800633a <memchr>
 8007d78:	b138      	cbz	r0, 8007d8a <_vfiprintf_r+0x176>
 8007d7a:	2240      	movs	r2, #64	@ 0x40
 8007d7c:	9b04      	ldr	r3, [sp, #16]
 8007d7e:	eba0 000a 	sub.w	r0, r0, sl
 8007d82:	4082      	lsls	r2, r0
 8007d84:	4313      	orrs	r3, r2
 8007d86:	3401      	adds	r4, #1
 8007d88:	9304      	str	r3, [sp, #16]
 8007d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d8e:	2206      	movs	r2, #6
 8007d90:	4829      	ldr	r0, [pc, #164]	@ (8007e38 <_vfiprintf_r+0x224>)
 8007d92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d96:	f7fe fad0 	bl	800633a <memchr>
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d03f      	beq.n	8007e1e <_vfiprintf_r+0x20a>
 8007d9e:	4b27      	ldr	r3, [pc, #156]	@ (8007e3c <_vfiprintf_r+0x228>)
 8007da0:	bb1b      	cbnz	r3, 8007dea <_vfiprintf_r+0x1d6>
 8007da2:	9b03      	ldr	r3, [sp, #12]
 8007da4:	3307      	adds	r3, #7
 8007da6:	f023 0307 	bic.w	r3, r3, #7
 8007daa:	3308      	adds	r3, #8
 8007dac:	9303      	str	r3, [sp, #12]
 8007dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db0:	443b      	add	r3, r7
 8007db2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007db4:	e76a      	b.n	8007c8c <_vfiprintf_r+0x78>
 8007db6:	460c      	mov	r4, r1
 8007db8:	2001      	movs	r0, #1
 8007dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dbe:	e7a8      	b.n	8007d12 <_vfiprintf_r+0xfe>
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f04f 0c0a 	mov.w	ip, #10
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	3401      	adds	r4, #1
 8007dca:	9305      	str	r3, [sp, #20]
 8007dcc:	4620      	mov	r0, r4
 8007dce:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd2:	3a30      	subs	r2, #48	@ 0x30
 8007dd4:	2a09      	cmp	r2, #9
 8007dd6:	d903      	bls.n	8007de0 <_vfiprintf_r+0x1cc>
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d0c6      	beq.n	8007d6a <_vfiprintf_r+0x156>
 8007ddc:	9105      	str	r1, [sp, #20]
 8007dde:	e7c4      	b.n	8007d6a <_vfiprintf_r+0x156>
 8007de0:	4604      	mov	r4, r0
 8007de2:	2301      	movs	r3, #1
 8007de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007de8:	e7f0      	b.n	8007dcc <_vfiprintf_r+0x1b8>
 8007dea:	ab03      	add	r3, sp, #12
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	462a      	mov	r2, r5
 8007df0:	4630      	mov	r0, r6
 8007df2:	4b13      	ldr	r3, [pc, #76]	@ (8007e40 <_vfiprintf_r+0x22c>)
 8007df4:	a904      	add	r1, sp, #16
 8007df6:	f7fd fd17 	bl	8005828 <_printf_float>
 8007dfa:	4607      	mov	r7, r0
 8007dfc:	1c78      	adds	r0, r7, #1
 8007dfe:	d1d6      	bne.n	8007dae <_vfiprintf_r+0x19a>
 8007e00:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e02:	07d9      	lsls	r1, r3, #31
 8007e04:	d405      	bmi.n	8007e12 <_vfiprintf_r+0x1fe>
 8007e06:	89ab      	ldrh	r3, [r5, #12]
 8007e08:	059a      	lsls	r2, r3, #22
 8007e0a:	d402      	bmi.n	8007e12 <_vfiprintf_r+0x1fe>
 8007e0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e0e:	f7fe fa93 	bl	8006338 <__retarget_lock_release_recursive>
 8007e12:	89ab      	ldrh	r3, [r5, #12]
 8007e14:	065b      	lsls	r3, r3, #25
 8007e16:	f53f af1f 	bmi.w	8007c58 <_vfiprintf_r+0x44>
 8007e1a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e1c:	e71e      	b.n	8007c5c <_vfiprintf_r+0x48>
 8007e1e:	ab03      	add	r3, sp, #12
 8007e20:	9300      	str	r3, [sp, #0]
 8007e22:	462a      	mov	r2, r5
 8007e24:	4630      	mov	r0, r6
 8007e26:	4b06      	ldr	r3, [pc, #24]	@ (8007e40 <_vfiprintf_r+0x22c>)
 8007e28:	a904      	add	r1, sp, #16
 8007e2a:	f7fd ff9b 	bl	8005d64 <_printf_i>
 8007e2e:	e7e4      	b.n	8007dfa <_vfiprintf_r+0x1e6>
 8007e30:	08008710 	.word	0x08008710
 8007e34:	08008716 	.word	0x08008716
 8007e38:	0800871a 	.word	0x0800871a
 8007e3c:	08005829 	.word	0x08005829
 8007e40:	08007bef 	.word	0x08007bef

08007e44 <__sflush_r>:
 8007e44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e4a:	0716      	lsls	r6, r2, #28
 8007e4c:	4605      	mov	r5, r0
 8007e4e:	460c      	mov	r4, r1
 8007e50:	d454      	bmi.n	8007efc <__sflush_r+0xb8>
 8007e52:	684b      	ldr	r3, [r1, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	dc02      	bgt.n	8007e5e <__sflush_r+0x1a>
 8007e58:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	dd48      	ble.n	8007ef0 <__sflush_r+0xac>
 8007e5e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e60:	2e00      	cmp	r6, #0
 8007e62:	d045      	beq.n	8007ef0 <__sflush_r+0xac>
 8007e64:	2300      	movs	r3, #0
 8007e66:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e6a:	682f      	ldr	r7, [r5, #0]
 8007e6c:	6a21      	ldr	r1, [r4, #32]
 8007e6e:	602b      	str	r3, [r5, #0]
 8007e70:	d030      	beq.n	8007ed4 <__sflush_r+0x90>
 8007e72:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e74:	89a3      	ldrh	r3, [r4, #12]
 8007e76:	0759      	lsls	r1, r3, #29
 8007e78:	d505      	bpl.n	8007e86 <__sflush_r+0x42>
 8007e7a:	6863      	ldr	r3, [r4, #4]
 8007e7c:	1ad2      	subs	r2, r2, r3
 8007e7e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e80:	b10b      	cbz	r3, 8007e86 <__sflush_r+0x42>
 8007e82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e84:	1ad2      	subs	r2, r2, r3
 8007e86:	2300      	movs	r3, #0
 8007e88:	4628      	mov	r0, r5
 8007e8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e8c:	6a21      	ldr	r1, [r4, #32]
 8007e8e:	47b0      	blx	r6
 8007e90:	1c43      	adds	r3, r0, #1
 8007e92:	89a3      	ldrh	r3, [r4, #12]
 8007e94:	d106      	bne.n	8007ea4 <__sflush_r+0x60>
 8007e96:	6829      	ldr	r1, [r5, #0]
 8007e98:	291d      	cmp	r1, #29
 8007e9a:	d82b      	bhi.n	8007ef4 <__sflush_r+0xb0>
 8007e9c:	4a28      	ldr	r2, [pc, #160]	@ (8007f40 <__sflush_r+0xfc>)
 8007e9e:	410a      	asrs	r2, r1
 8007ea0:	07d6      	lsls	r6, r2, #31
 8007ea2:	d427      	bmi.n	8007ef4 <__sflush_r+0xb0>
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	6062      	str	r2, [r4, #4]
 8007ea8:	6922      	ldr	r2, [r4, #16]
 8007eaa:	04d9      	lsls	r1, r3, #19
 8007eac:	6022      	str	r2, [r4, #0]
 8007eae:	d504      	bpl.n	8007eba <__sflush_r+0x76>
 8007eb0:	1c42      	adds	r2, r0, #1
 8007eb2:	d101      	bne.n	8007eb8 <__sflush_r+0x74>
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	b903      	cbnz	r3, 8007eba <__sflush_r+0x76>
 8007eb8:	6560      	str	r0, [r4, #84]	@ 0x54
 8007eba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ebc:	602f      	str	r7, [r5, #0]
 8007ebe:	b1b9      	cbz	r1, 8007ef0 <__sflush_r+0xac>
 8007ec0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ec4:	4299      	cmp	r1, r3
 8007ec6:	d002      	beq.n	8007ece <__sflush_r+0x8a>
 8007ec8:	4628      	mov	r0, r5
 8007eca:	f7ff f8a5 	bl	8007018 <_free_r>
 8007ece:	2300      	movs	r3, #0
 8007ed0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ed2:	e00d      	b.n	8007ef0 <__sflush_r+0xac>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	47b0      	blx	r6
 8007eda:	4602      	mov	r2, r0
 8007edc:	1c50      	adds	r0, r2, #1
 8007ede:	d1c9      	bne.n	8007e74 <__sflush_r+0x30>
 8007ee0:	682b      	ldr	r3, [r5, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d0c6      	beq.n	8007e74 <__sflush_r+0x30>
 8007ee6:	2b1d      	cmp	r3, #29
 8007ee8:	d001      	beq.n	8007eee <__sflush_r+0xaa>
 8007eea:	2b16      	cmp	r3, #22
 8007eec:	d11d      	bne.n	8007f2a <__sflush_r+0xe6>
 8007eee:	602f      	str	r7, [r5, #0]
 8007ef0:	2000      	movs	r0, #0
 8007ef2:	e021      	b.n	8007f38 <__sflush_r+0xf4>
 8007ef4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef8:	b21b      	sxth	r3, r3
 8007efa:	e01a      	b.n	8007f32 <__sflush_r+0xee>
 8007efc:	690f      	ldr	r7, [r1, #16]
 8007efe:	2f00      	cmp	r7, #0
 8007f00:	d0f6      	beq.n	8007ef0 <__sflush_r+0xac>
 8007f02:	0793      	lsls	r3, r2, #30
 8007f04:	bf18      	it	ne
 8007f06:	2300      	movne	r3, #0
 8007f08:	680e      	ldr	r6, [r1, #0]
 8007f0a:	bf08      	it	eq
 8007f0c:	694b      	ldreq	r3, [r1, #20]
 8007f0e:	1bf6      	subs	r6, r6, r7
 8007f10:	600f      	str	r7, [r1, #0]
 8007f12:	608b      	str	r3, [r1, #8]
 8007f14:	2e00      	cmp	r6, #0
 8007f16:	ddeb      	ble.n	8007ef0 <__sflush_r+0xac>
 8007f18:	4633      	mov	r3, r6
 8007f1a:	463a      	mov	r2, r7
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	6a21      	ldr	r1, [r4, #32]
 8007f20:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007f24:	47e0      	blx	ip
 8007f26:	2800      	cmp	r0, #0
 8007f28:	dc07      	bgt.n	8007f3a <__sflush_r+0xf6>
 8007f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f32:	f04f 30ff 	mov.w	r0, #4294967295
 8007f36:	81a3      	strh	r3, [r4, #12]
 8007f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f3a:	4407      	add	r7, r0
 8007f3c:	1a36      	subs	r6, r6, r0
 8007f3e:	e7e9      	b.n	8007f14 <__sflush_r+0xd0>
 8007f40:	dfbffffe 	.word	0xdfbffffe

08007f44 <_fflush_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	690b      	ldr	r3, [r1, #16]
 8007f48:	4605      	mov	r5, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	b913      	cbnz	r3, 8007f54 <_fflush_r+0x10>
 8007f4e:	2500      	movs	r5, #0
 8007f50:	4628      	mov	r0, r5
 8007f52:	bd38      	pop	{r3, r4, r5, pc}
 8007f54:	b118      	cbz	r0, 8007f5e <_fflush_r+0x1a>
 8007f56:	6a03      	ldr	r3, [r0, #32]
 8007f58:	b90b      	cbnz	r3, 8007f5e <_fflush_r+0x1a>
 8007f5a:	f7fe f8af 	bl	80060bc <__sinit>
 8007f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0f3      	beq.n	8007f4e <_fflush_r+0xa>
 8007f66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f68:	07d0      	lsls	r0, r2, #31
 8007f6a:	d404      	bmi.n	8007f76 <_fflush_r+0x32>
 8007f6c:	0599      	lsls	r1, r3, #22
 8007f6e:	d402      	bmi.n	8007f76 <_fflush_r+0x32>
 8007f70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f72:	f7fe f9e0 	bl	8006336 <__retarget_lock_acquire_recursive>
 8007f76:	4628      	mov	r0, r5
 8007f78:	4621      	mov	r1, r4
 8007f7a:	f7ff ff63 	bl	8007e44 <__sflush_r>
 8007f7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f80:	4605      	mov	r5, r0
 8007f82:	07da      	lsls	r2, r3, #31
 8007f84:	d4e4      	bmi.n	8007f50 <_fflush_r+0xc>
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	059b      	lsls	r3, r3, #22
 8007f8a:	d4e1      	bmi.n	8007f50 <_fflush_r+0xc>
 8007f8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f8e:	f7fe f9d3 	bl	8006338 <__retarget_lock_release_recursive>
 8007f92:	e7dd      	b.n	8007f50 <_fflush_r+0xc>

08007f94 <__swbuf_r>:
 8007f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f96:	460e      	mov	r6, r1
 8007f98:	4614      	mov	r4, r2
 8007f9a:	4605      	mov	r5, r0
 8007f9c:	b118      	cbz	r0, 8007fa6 <__swbuf_r+0x12>
 8007f9e:	6a03      	ldr	r3, [r0, #32]
 8007fa0:	b90b      	cbnz	r3, 8007fa6 <__swbuf_r+0x12>
 8007fa2:	f7fe f88b 	bl	80060bc <__sinit>
 8007fa6:	69a3      	ldr	r3, [r4, #24]
 8007fa8:	60a3      	str	r3, [r4, #8]
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	071a      	lsls	r2, r3, #28
 8007fae:	d501      	bpl.n	8007fb4 <__swbuf_r+0x20>
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	b943      	cbnz	r3, 8007fc6 <__swbuf_r+0x32>
 8007fb4:	4621      	mov	r1, r4
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	f000 f82a 	bl	8008010 <__swsetup_r>
 8007fbc:	b118      	cbz	r0, 8007fc6 <__swbuf_r+0x32>
 8007fbe:	f04f 37ff 	mov.w	r7, #4294967295
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	6922      	ldr	r2, [r4, #16]
 8007fca:	b2f6      	uxtb	r6, r6
 8007fcc:	1a98      	subs	r0, r3, r2
 8007fce:	6963      	ldr	r3, [r4, #20]
 8007fd0:	4637      	mov	r7, r6
 8007fd2:	4283      	cmp	r3, r0
 8007fd4:	dc05      	bgt.n	8007fe2 <__swbuf_r+0x4e>
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4628      	mov	r0, r5
 8007fda:	f7ff ffb3 	bl	8007f44 <_fflush_r>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	d1ed      	bne.n	8007fbe <__swbuf_r+0x2a>
 8007fe2:	68a3      	ldr	r3, [r4, #8]
 8007fe4:	3b01      	subs	r3, #1
 8007fe6:	60a3      	str	r3, [r4, #8]
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	1c5a      	adds	r2, r3, #1
 8007fec:	6022      	str	r2, [r4, #0]
 8007fee:	701e      	strb	r6, [r3, #0]
 8007ff0:	6962      	ldr	r2, [r4, #20]
 8007ff2:	1c43      	adds	r3, r0, #1
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d004      	beq.n	8008002 <__swbuf_r+0x6e>
 8007ff8:	89a3      	ldrh	r3, [r4, #12]
 8007ffa:	07db      	lsls	r3, r3, #31
 8007ffc:	d5e1      	bpl.n	8007fc2 <__swbuf_r+0x2e>
 8007ffe:	2e0a      	cmp	r6, #10
 8008000:	d1df      	bne.n	8007fc2 <__swbuf_r+0x2e>
 8008002:	4621      	mov	r1, r4
 8008004:	4628      	mov	r0, r5
 8008006:	f7ff ff9d 	bl	8007f44 <_fflush_r>
 800800a:	2800      	cmp	r0, #0
 800800c:	d0d9      	beq.n	8007fc2 <__swbuf_r+0x2e>
 800800e:	e7d6      	b.n	8007fbe <__swbuf_r+0x2a>

08008010 <__swsetup_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4b29      	ldr	r3, [pc, #164]	@ (80080b8 <__swsetup_r+0xa8>)
 8008014:	4605      	mov	r5, r0
 8008016:	6818      	ldr	r0, [r3, #0]
 8008018:	460c      	mov	r4, r1
 800801a:	b118      	cbz	r0, 8008024 <__swsetup_r+0x14>
 800801c:	6a03      	ldr	r3, [r0, #32]
 800801e:	b90b      	cbnz	r3, 8008024 <__swsetup_r+0x14>
 8008020:	f7fe f84c 	bl	80060bc <__sinit>
 8008024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008028:	0719      	lsls	r1, r3, #28
 800802a:	d422      	bmi.n	8008072 <__swsetup_r+0x62>
 800802c:	06da      	lsls	r2, r3, #27
 800802e:	d407      	bmi.n	8008040 <__swsetup_r+0x30>
 8008030:	2209      	movs	r2, #9
 8008032:	602a      	str	r2, [r5, #0]
 8008034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008038:	f04f 30ff 	mov.w	r0, #4294967295
 800803c:	81a3      	strh	r3, [r4, #12]
 800803e:	e033      	b.n	80080a8 <__swsetup_r+0x98>
 8008040:	0758      	lsls	r0, r3, #29
 8008042:	d512      	bpl.n	800806a <__swsetup_r+0x5a>
 8008044:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008046:	b141      	cbz	r1, 800805a <__swsetup_r+0x4a>
 8008048:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800804c:	4299      	cmp	r1, r3
 800804e:	d002      	beq.n	8008056 <__swsetup_r+0x46>
 8008050:	4628      	mov	r0, r5
 8008052:	f7fe ffe1 	bl	8007018 <_free_r>
 8008056:	2300      	movs	r3, #0
 8008058:	6363      	str	r3, [r4, #52]	@ 0x34
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008060:	81a3      	strh	r3, [r4, #12]
 8008062:	2300      	movs	r3, #0
 8008064:	6063      	str	r3, [r4, #4]
 8008066:	6923      	ldr	r3, [r4, #16]
 8008068:	6023      	str	r3, [r4, #0]
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f043 0308 	orr.w	r3, r3, #8
 8008070:	81a3      	strh	r3, [r4, #12]
 8008072:	6923      	ldr	r3, [r4, #16]
 8008074:	b94b      	cbnz	r3, 800808a <__swsetup_r+0x7a>
 8008076:	89a3      	ldrh	r3, [r4, #12]
 8008078:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800807c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008080:	d003      	beq.n	800808a <__swsetup_r+0x7a>
 8008082:	4621      	mov	r1, r4
 8008084:	4628      	mov	r0, r5
 8008086:	f000 f8fa 	bl	800827e <__smakebuf_r>
 800808a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800808e:	f013 0201 	ands.w	r2, r3, #1
 8008092:	d00a      	beq.n	80080aa <__swsetup_r+0x9a>
 8008094:	2200      	movs	r2, #0
 8008096:	60a2      	str	r2, [r4, #8]
 8008098:	6962      	ldr	r2, [r4, #20]
 800809a:	4252      	negs	r2, r2
 800809c:	61a2      	str	r2, [r4, #24]
 800809e:	6922      	ldr	r2, [r4, #16]
 80080a0:	b942      	cbnz	r2, 80080b4 <__swsetup_r+0xa4>
 80080a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80080a6:	d1c5      	bne.n	8008034 <__swsetup_r+0x24>
 80080a8:	bd38      	pop	{r3, r4, r5, pc}
 80080aa:	0799      	lsls	r1, r3, #30
 80080ac:	bf58      	it	pl
 80080ae:	6962      	ldrpl	r2, [r4, #20]
 80080b0:	60a2      	str	r2, [r4, #8]
 80080b2:	e7f4      	b.n	800809e <__swsetup_r+0x8e>
 80080b4:	2000      	movs	r0, #0
 80080b6:	e7f7      	b.n	80080a8 <__swsetup_r+0x98>
 80080b8:	20000018 	.word	0x20000018

080080bc <memmove>:
 80080bc:	4288      	cmp	r0, r1
 80080be:	b510      	push	{r4, lr}
 80080c0:	eb01 0402 	add.w	r4, r1, r2
 80080c4:	d902      	bls.n	80080cc <memmove+0x10>
 80080c6:	4284      	cmp	r4, r0
 80080c8:	4623      	mov	r3, r4
 80080ca:	d807      	bhi.n	80080dc <memmove+0x20>
 80080cc:	1e43      	subs	r3, r0, #1
 80080ce:	42a1      	cmp	r1, r4
 80080d0:	d008      	beq.n	80080e4 <memmove+0x28>
 80080d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080da:	e7f8      	b.n	80080ce <memmove+0x12>
 80080dc:	4601      	mov	r1, r0
 80080de:	4402      	add	r2, r0
 80080e0:	428a      	cmp	r2, r1
 80080e2:	d100      	bne.n	80080e6 <memmove+0x2a>
 80080e4:	bd10      	pop	{r4, pc}
 80080e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080ee:	e7f7      	b.n	80080e0 <memmove+0x24>

080080f0 <_sbrk_r>:
 80080f0:	b538      	push	{r3, r4, r5, lr}
 80080f2:	2300      	movs	r3, #0
 80080f4:	4d05      	ldr	r5, [pc, #20]	@ (800810c <_sbrk_r+0x1c>)
 80080f6:	4604      	mov	r4, r0
 80080f8:	4608      	mov	r0, r1
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	f7f9 fe18 	bl	8001d30 <_sbrk>
 8008100:	1c43      	adds	r3, r0, #1
 8008102:	d102      	bne.n	800810a <_sbrk_r+0x1a>
 8008104:	682b      	ldr	r3, [r5, #0]
 8008106:	b103      	cbz	r3, 800810a <_sbrk_r+0x1a>
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	bd38      	pop	{r3, r4, r5, pc}
 800810c:	200004b8 	.word	0x200004b8

08008110 <__assert_func>:
 8008110:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008112:	4614      	mov	r4, r2
 8008114:	461a      	mov	r2, r3
 8008116:	4b09      	ldr	r3, [pc, #36]	@ (800813c <__assert_func+0x2c>)
 8008118:	4605      	mov	r5, r0
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68d8      	ldr	r0, [r3, #12]
 800811e:	b954      	cbnz	r4, 8008136 <__assert_func+0x26>
 8008120:	4b07      	ldr	r3, [pc, #28]	@ (8008140 <__assert_func+0x30>)
 8008122:	461c      	mov	r4, r3
 8008124:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008128:	9100      	str	r1, [sp, #0]
 800812a:	462b      	mov	r3, r5
 800812c:	4905      	ldr	r1, [pc, #20]	@ (8008144 <__assert_func+0x34>)
 800812e:	f000 f86f 	bl	8008210 <fiprintf>
 8008132:	f000 f903 	bl	800833c <abort>
 8008136:	4b04      	ldr	r3, [pc, #16]	@ (8008148 <__assert_func+0x38>)
 8008138:	e7f4      	b.n	8008124 <__assert_func+0x14>
 800813a:	bf00      	nop
 800813c:	20000018 	.word	0x20000018
 8008140:	08008766 	.word	0x08008766
 8008144:	08008738 	.word	0x08008738
 8008148:	0800872b 	.word	0x0800872b

0800814c <_calloc_r>:
 800814c:	b570      	push	{r4, r5, r6, lr}
 800814e:	fba1 5402 	umull	r5, r4, r1, r2
 8008152:	b93c      	cbnz	r4, 8008164 <_calloc_r+0x18>
 8008154:	4629      	mov	r1, r5
 8008156:	f7fe ffd1 	bl	80070fc <_malloc_r>
 800815a:	4606      	mov	r6, r0
 800815c:	b928      	cbnz	r0, 800816a <_calloc_r+0x1e>
 800815e:	2600      	movs	r6, #0
 8008160:	4630      	mov	r0, r6
 8008162:	bd70      	pop	{r4, r5, r6, pc}
 8008164:	220c      	movs	r2, #12
 8008166:	6002      	str	r2, [r0, #0]
 8008168:	e7f9      	b.n	800815e <_calloc_r+0x12>
 800816a:	462a      	mov	r2, r5
 800816c:	4621      	mov	r1, r4
 800816e:	f7fe f864 	bl	800623a <memset>
 8008172:	e7f5      	b.n	8008160 <_calloc_r+0x14>

08008174 <__ascii_mbtowc>:
 8008174:	b082      	sub	sp, #8
 8008176:	b901      	cbnz	r1, 800817a <__ascii_mbtowc+0x6>
 8008178:	a901      	add	r1, sp, #4
 800817a:	b142      	cbz	r2, 800818e <__ascii_mbtowc+0x1a>
 800817c:	b14b      	cbz	r3, 8008192 <__ascii_mbtowc+0x1e>
 800817e:	7813      	ldrb	r3, [r2, #0]
 8008180:	600b      	str	r3, [r1, #0]
 8008182:	7812      	ldrb	r2, [r2, #0]
 8008184:	1e10      	subs	r0, r2, #0
 8008186:	bf18      	it	ne
 8008188:	2001      	movne	r0, #1
 800818a:	b002      	add	sp, #8
 800818c:	4770      	bx	lr
 800818e:	4610      	mov	r0, r2
 8008190:	e7fb      	b.n	800818a <__ascii_mbtowc+0x16>
 8008192:	f06f 0001 	mvn.w	r0, #1
 8008196:	e7f8      	b.n	800818a <__ascii_mbtowc+0x16>

08008198 <_realloc_r>:
 8008198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800819c:	4680      	mov	r8, r0
 800819e:	4615      	mov	r5, r2
 80081a0:	460c      	mov	r4, r1
 80081a2:	b921      	cbnz	r1, 80081ae <_realloc_r+0x16>
 80081a4:	4611      	mov	r1, r2
 80081a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081aa:	f7fe bfa7 	b.w	80070fc <_malloc_r>
 80081ae:	b92a      	cbnz	r2, 80081bc <_realloc_r+0x24>
 80081b0:	f7fe ff32 	bl	8007018 <_free_r>
 80081b4:	2400      	movs	r4, #0
 80081b6:	4620      	mov	r0, r4
 80081b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081bc:	f000 f8c5 	bl	800834a <_malloc_usable_size_r>
 80081c0:	4285      	cmp	r5, r0
 80081c2:	4606      	mov	r6, r0
 80081c4:	d802      	bhi.n	80081cc <_realloc_r+0x34>
 80081c6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80081ca:	d8f4      	bhi.n	80081b6 <_realloc_r+0x1e>
 80081cc:	4629      	mov	r1, r5
 80081ce:	4640      	mov	r0, r8
 80081d0:	f7fe ff94 	bl	80070fc <_malloc_r>
 80081d4:	4607      	mov	r7, r0
 80081d6:	2800      	cmp	r0, #0
 80081d8:	d0ec      	beq.n	80081b4 <_realloc_r+0x1c>
 80081da:	42b5      	cmp	r5, r6
 80081dc:	462a      	mov	r2, r5
 80081de:	4621      	mov	r1, r4
 80081e0:	bf28      	it	cs
 80081e2:	4632      	movcs	r2, r6
 80081e4:	f7fe f8b7 	bl	8006356 <memcpy>
 80081e8:	4621      	mov	r1, r4
 80081ea:	4640      	mov	r0, r8
 80081ec:	f7fe ff14 	bl	8007018 <_free_r>
 80081f0:	463c      	mov	r4, r7
 80081f2:	e7e0      	b.n	80081b6 <_realloc_r+0x1e>

080081f4 <__ascii_wctomb>:
 80081f4:	4603      	mov	r3, r0
 80081f6:	4608      	mov	r0, r1
 80081f8:	b141      	cbz	r1, 800820c <__ascii_wctomb+0x18>
 80081fa:	2aff      	cmp	r2, #255	@ 0xff
 80081fc:	d904      	bls.n	8008208 <__ascii_wctomb+0x14>
 80081fe:	228a      	movs	r2, #138	@ 0x8a
 8008200:	f04f 30ff 	mov.w	r0, #4294967295
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	4770      	bx	lr
 8008208:	2001      	movs	r0, #1
 800820a:	700a      	strb	r2, [r1, #0]
 800820c:	4770      	bx	lr
	...

08008210 <fiprintf>:
 8008210:	b40e      	push	{r1, r2, r3}
 8008212:	b503      	push	{r0, r1, lr}
 8008214:	4601      	mov	r1, r0
 8008216:	ab03      	add	r3, sp, #12
 8008218:	4805      	ldr	r0, [pc, #20]	@ (8008230 <fiprintf+0x20>)
 800821a:	f853 2b04 	ldr.w	r2, [r3], #4
 800821e:	6800      	ldr	r0, [r0, #0]
 8008220:	9301      	str	r3, [sp, #4]
 8008222:	f7ff fcf7 	bl	8007c14 <_vfiprintf_r>
 8008226:	b002      	add	sp, #8
 8008228:	f85d eb04 	ldr.w	lr, [sp], #4
 800822c:	b003      	add	sp, #12
 800822e:	4770      	bx	lr
 8008230:	20000018 	.word	0x20000018

08008234 <__swhatbuf_r>:
 8008234:	b570      	push	{r4, r5, r6, lr}
 8008236:	460c      	mov	r4, r1
 8008238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800823c:	4615      	mov	r5, r2
 800823e:	2900      	cmp	r1, #0
 8008240:	461e      	mov	r6, r3
 8008242:	b096      	sub	sp, #88	@ 0x58
 8008244:	da0c      	bge.n	8008260 <__swhatbuf_r+0x2c>
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	2100      	movs	r1, #0
 800824a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800824e:	bf14      	ite	ne
 8008250:	2340      	movne	r3, #64	@ 0x40
 8008252:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008256:	2000      	movs	r0, #0
 8008258:	6031      	str	r1, [r6, #0]
 800825a:	602b      	str	r3, [r5, #0]
 800825c:	b016      	add	sp, #88	@ 0x58
 800825e:	bd70      	pop	{r4, r5, r6, pc}
 8008260:	466a      	mov	r2, sp
 8008262:	f000 f849 	bl	80082f8 <_fstat_r>
 8008266:	2800      	cmp	r0, #0
 8008268:	dbed      	blt.n	8008246 <__swhatbuf_r+0x12>
 800826a:	9901      	ldr	r1, [sp, #4]
 800826c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008270:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008274:	4259      	negs	r1, r3
 8008276:	4159      	adcs	r1, r3
 8008278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800827c:	e7eb      	b.n	8008256 <__swhatbuf_r+0x22>

0800827e <__smakebuf_r>:
 800827e:	898b      	ldrh	r3, [r1, #12]
 8008280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008282:	079d      	lsls	r5, r3, #30
 8008284:	4606      	mov	r6, r0
 8008286:	460c      	mov	r4, r1
 8008288:	d507      	bpl.n	800829a <__smakebuf_r+0x1c>
 800828a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800828e:	6023      	str	r3, [r4, #0]
 8008290:	6123      	str	r3, [r4, #16]
 8008292:	2301      	movs	r3, #1
 8008294:	6163      	str	r3, [r4, #20]
 8008296:	b003      	add	sp, #12
 8008298:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800829a:	466a      	mov	r2, sp
 800829c:	ab01      	add	r3, sp, #4
 800829e:	f7ff ffc9 	bl	8008234 <__swhatbuf_r>
 80082a2:	9f00      	ldr	r7, [sp, #0]
 80082a4:	4605      	mov	r5, r0
 80082a6:	4639      	mov	r1, r7
 80082a8:	4630      	mov	r0, r6
 80082aa:	f7fe ff27 	bl	80070fc <_malloc_r>
 80082ae:	b948      	cbnz	r0, 80082c4 <__smakebuf_r+0x46>
 80082b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082b4:	059a      	lsls	r2, r3, #22
 80082b6:	d4ee      	bmi.n	8008296 <__smakebuf_r+0x18>
 80082b8:	f023 0303 	bic.w	r3, r3, #3
 80082bc:	f043 0302 	orr.w	r3, r3, #2
 80082c0:	81a3      	strh	r3, [r4, #12]
 80082c2:	e7e2      	b.n	800828a <__smakebuf_r+0xc>
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	9b01      	ldr	r3, [sp, #4]
 80082d2:	6020      	str	r0, [r4, #0]
 80082d4:	b15b      	cbz	r3, 80082ee <__smakebuf_r+0x70>
 80082d6:	4630      	mov	r0, r6
 80082d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082dc:	f000 f81e 	bl	800831c <_isatty_r>
 80082e0:	b128      	cbz	r0, 80082ee <__smakebuf_r+0x70>
 80082e2:	89a3      	ldrh	r3, [r4, #12]
 80082e4:	f023 0303 	bic.w	r3, r3, #3
 80082e8:	f043 0301 	orr.w	r3, r3, #1
 80082ec:	81a3      	strh	r3, [r4, #12]
 80082ee:	89a3      	ldrh	r3, [r4, #12]
 80082f0:	431d      	orrs	r5, r3
 80082f2:	81a5      	strh	r5, [r4, #12]
 80082f4:	e7cf      	b.n	8008296 <__smakebuf_r+0x18>
	...

080082f8 <_fstat_r>:
 80082f8:	b538      	push	{r3, r4, r5, lr}
 80082fa:	2300      	movs	r3, #0
 80082fc:	4d06      	ldr	r5, [pc, #24]	@ (8008318 <_fstat_r+0x20>)
 80082fe:	4604      	mov	r4, r0
 8008300:	4608      	mov	r0, r1
 8008302:	4611      	mov	r1, r2
 8008304:	602b      	str	r3, [r5, #0]
 8008306:	f7f9 fcee 	bl	8001ce6 <_fstat>
 800830a:	1c43      	adds	r3, r0, #1
 800830c:	d102      	bne.n	8008314 <_fstat_r+0x1c>
 800830e:	682b      	ldr	r3, [r5, #0]
 8008310:	b103      	cbz	r3, 8008314 <_fstat_r+0x1c>
 8008312:	6023      	str	r3, [r4, #0]
 8008314:	bd38      	pop	{r3, r4, r5, pc}
 8008316:	bf00      	nop
 8008318:	200004b8 	.word	0x200004b8

0800831c <_isatty_r>:
 800831c:	b538      	push	{r3, r4, r5, lr}
 800831e:	2300      	movs	r3, #0
 8008320:	4d05      	ldr	r5, [pc, #20]	@ (8008338 <_isatty_r+0x1c>)
 8008322:	4604      	mov	r4, r0
 8008324:	4608      	mov	r0, r1
 8008326:	602b      	str	r3, [r5, #0]
 8008328:	f7f9 fcec 	bl	8001d04 <_isatty>
 800832c:	1c43      	adds	r3, r0, #1
 800832e:	d102      	bne.n	8008336 <_isatty_r+0x1a>
 8008330:	682b      	ldr	r3, [r5, #0]
 8008332:	b103      	cbz	r3, 8008336 <_isatty_r+0x1a>
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	bd38      	pop	{r3, r4, r5, pc}
 8008338:	200004b8 	.word	0x200004b8

0800833c <abort>:
 800833c:	2006      	movs	r0, #6
 800833e:	b508      	push	{r3, lr}
 8008340:	f000 f834 	bl	80083ac <raise>
 8008344:	2001      	movs	r0, #1
 8008346:	f7f9 fc7f 	bl	8001c48 <_exit>

0800834a <_malloc_usable_size_r>:
 800834a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800834e:	1f18      	subs	r0, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	bfbc      	itt	lt
 8008354:	580b      	ldrlt	r3, [r1, r0]
 8008356:	18c0      	addlt	r0, r0, r3
 8008358:	4770      	bx	lr

0800835a <_raise_r>:
 800835a:	291f      	cmp	r1, #31
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	4605      	mov	r5, r0
 8008360:	460c      	mov	r4, r1
 8008362:	d904      	bls.n	800836e <_raise_r+0x14>
 8008364:	2316      	movs	r3, #22
 8008366:	6003      	str	r3, [r0, #0]
 8008368:	f04f 30ff 	mov.w	r0, #4294967295
 800836c:	bd38      	pop	{r3, r4, r5, pc}
 800836e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008370:	b112      	cbz	r2, 8008378 <_raise_r+0x1e>
 8008372:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008376:	b94b      	cbnz	r3, 800838c <_raise_r+0x32>
 8008378:	4628      	mov	r0, r5
 800837a:	f000 f831 	bl	80083e0 <_getpid_r>
 800837e:	4622      	mov	r2, r4
 8008380:	4601      	mov	r1, r0
 8008382:	4628      	mov	r0, r5
 8008384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008388:	f000 b818 	b.w	80083bc <_kill_r>
 800838c:	2b01      	cmp	r3, #1
 800838e:	d00a      	beq.n	80083a6 <_raise_r+0x4c>
 8008390:	1c59      	adds	r1, r3, #1
 8008392:	d103      	bne.n	800839c <_raise_r+0x42>
 8008394:	2316      	movs	r3, #22
 8008396:	6003      	str	r3, [r0, #0]
 8008398:	2001      	movs	r0, #1
 800839a:	e7e7      	b.n	800836c <_raise_r+0x12>
 800839c:	2100      	movs	r1, #0
 800839e:	4620      	mov	r0, r4
 80083a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80083a4:	4798      	blx	r3
 80083a6:	2000      	movs	r0, #0
 80083a8:	e7e0      	b.n	800836c <_raise_r+0x12>
	...

080083ac <raise>:
 80083ac:	4b02      	ldr	r3, [pc, #8]	@ (80083b8 <raise+0xc>)
 80083ae:	4601      	mov	r1, r0
 80083b0:	6818      	ldr	r0, [r3, #0]
 80083b2:	f7ff bfd2 	b.w	800835a <_raise_r>
 80083b6:	bf00      	nop
 80083b8:	20000018 	.word	0x20000018

080083bc <_kill_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	2300      	movs	r3, #0
 80083c0:	4d06      	ldr	r5, [pc, #24]	@ (80083dc <_kill_r+0x20>)
 80083c2:	4604      	mov	r4, r0
 80083c4:	4608      	mov	r0, r1
 80083c6:	4611      	mov	r1, r2
 80083c8:	602b      	str	r3, [r5, #0]
 80083ca:	f7f9 fc2d 	bl	8001c28 <_kill>
 80083ce:	1c43      	adds	r3, r0, #1
 80083d0:	d102      	bne.n	80083d8 <_kill_r+0x1c>
 80083d2:	682b      	ldr	r3, [r5, #0]
 80083d4:	b103      	cbz	r3, 80083d8 <_kill_r+0x1c>
 80083d6:	6023      	str	r3, [r4, #0]
 80083d8:	bd38      	pop	{r3, r4, r5, pc}
 80083da:	bf00      	nop
 80083dc:	200004b8 	.word	0x200004b8

080083e0 <_getpid_r>:
 80083e0:	f7f9 bc1b 	b.w	8001c1a <_getpid>

080083e4 <_init>:
 80083e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e6:	bf00      	nop
 80083e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ea:	bc08      	pop	{r3}
 80083ec:	469e      	mov	lr, r3
 80083ee:	4770      	bx	lr

080083f0 <_fini>:
 80083f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083f2:	bf00      	nop
 80083f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083f6:	bc08      	pop	{r3}
 80083f8:	469e      	mov	lr, r3
 80083fa:	4770      	bx	lr
