{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547166424147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547166424160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 16:27:03 2019 " "Processing started: Thu Jan 10 16:27:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547166424160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547166424160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547166424160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547166425800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Basic_Organ_Solution.sv(229) " "Verilog HDL information at Basic_Organ_Solution.sv(229): always construct contains both blocking and non-blocking assignments" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1547166445473 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.sv(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.sv(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547166445475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166445477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166445477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166445631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166445631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166445785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166445785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166445920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166445920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166446074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166446074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166446241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166446241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166446417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166446417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547166446671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547166446671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547166446808 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LED Basic_Organ_Solution.sv(88) " "Verilog HDL warning at Basic_Organ_Solution.sv(88): object LED used but never assigned" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1547166446819 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp_note Basic_Organ_Solution.sv(229) " "Verilog HDL Always Construct warning at Basic_Organ_Solution.sv(229): inferring latch(es) for variable \"disp_note\", which holds its previous value in one or more paths through the always construct" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 229 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1547166446822 "|Basic_Organ_Solution"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "Basic_Organ_Solution.sv(229) " "SystemVerilog RTL Coding error at Basic_Organ_Solution.sv(229): always_comb construct does not infer purely combinational logic." {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 229 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1547166446822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(452) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(452): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446825 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.sv(510) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(510): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446827 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(525) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(525): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446828 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(526) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(526): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446828 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(527) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(527): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446828 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(528) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(528): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446829 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(529) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(529): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446829 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.sv(530) " "Verilog HDL assignment warning at Basic_Organ_Solution.sv(530): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547166446829 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED 0 Basic_Organ_Solution.sv(88) " "Net \"LED\" at Basic_Organ_Solution.sv(88) has no driver or initial value, using a default initial value '0'" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1547166446836 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.sv(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.sv(50) has no driver" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547166446836 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[0\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[0\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446838 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[1\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[1\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446838 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[2\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[2\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446838 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[3\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[3\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[4\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[4\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[5\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[5\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[6\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[6\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[7\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[7\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[8\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[8\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[9\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[9\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[10\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[10\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[11\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[11\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446839 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[12\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[12\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[13\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[13\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[14\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[14\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[15\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[15\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[16\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[16\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[17\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[17\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[18\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[18\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[19\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[19\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446840 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[20\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[20\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[21\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[21\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[22\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[22\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[23\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[23\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[24\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[24\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[25\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[25\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[26\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[26\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[27\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[27\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[28\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[28\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446841 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[29\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[29\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446842 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[30\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[30\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446842 "|Basic_Organ_Solution"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp_note\[31\] Basic_Organ_Solution.sv(234) " "Inferred latch for \"disp_note\[31\]\" at Basic_Organ_Solution.sv(234)" {  } { { "Basic_Organ_Solution.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.sv" 234 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1547166446842 "|Basic_Organ_Solution"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1547166446849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.map.smsg " "Generated suppressed messages file C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1547166446908 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547166447242 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 10 16:27:27 2019 " "Processing ended: Thu Jan 10 16:27:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547166447242 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547166447242 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547166447242 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547166447242 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547166448021 ""}
