Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 13 13:29:47 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.447        0.000                      0                   53        0.170        0.000                      0                   53        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         197.318        0.000                      0                   49        0.170        0.000                      0                   49       13.360        0.000                       0                    30  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                196.447        0.000                      0                    4        0.653        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      197.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.318ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 1.966ns (74.747%)  route 0.664ns (25.253%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.524    clean_reset/counter_reg[1]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     7.648 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.648    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.181 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  clean_reset/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    clean_reset/counter_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.972 r  clean_reset/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.972    clean_reset/counter_reg[20]_i_1_n_6
    SLICE_X2Y94          FDSE                                         r  clean_reset/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y94          FDSE                                         r  clean_reset/counter_reg[21]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y94          FDSE (Setup_fdse_C_D)        0.109   206.290    clean_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        206.290    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                197.318    

Slack (MET) :             197.365ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.760%)  route 1.369ns (70.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.876     8.292    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y94          FDRE                                         r  clean_reset/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y94          FDRE                                         r  clean_reset/counter_reg[20]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524   205.657    clean_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        205.657    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                197.365    

Slack (MET) :             197.365ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.580ns (29.760%)  route 1.369ns (70.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.876     8.292    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y94          FDSE                                         r  clean_reset/counter_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y94          FDSE                                         r  clean_reset/counter_reg[21]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y94          FDSE (Setup_fdse_C_S)       -0.524   205.657    clean_reset/counter_reg[21]
  -------------------------------------------------------------------
                         required time                        205.657    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                197.365    

Slack (MET) :             197.422ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.862ns (73.707%)  route 0.664ns (26.293%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.524    clean_reset/counter_reg[1]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     7.648 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.648    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.181 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.649 r  clean_reset/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    clean_reset/counter_reg[16]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.868 r  clean_reset/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.868    clean_reset/counter_reg[20]_i_1_n_7
    SLICE_X2Y94          FDRE                                         r  clean_reset/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y94          FDRE                                         r  clean_reset/counter_reg[20]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.109   206.290    clean_reset/counter_reg[20]
  -------------------------------------------------------------------
                         required time                        206.290    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                197.422    

Slack (MET) :             197.435ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 1.849ns (73.571%)  route 0.664ns (26.429%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.524    clean_reset/counter_reg[1]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     7.648 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.648    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.181 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.855 r  clean_reset/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.855    clean_reset/counter_reg[16]_i_1_n_6
    SLICE_X2Y93          FDSE                                         r  clean_reset/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y93          FDSE                                         r  clean_reset/counter_reg[17]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y93          FDSE (Setup_fdse_C_D)        0.109   206.290    clean_reset/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        206.290    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                197.435    

Slack (MET) :             197.443ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 1.841ns (73.487%)  route 0.664ns (26.513%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 f  clean_reset/counter_reg[1]/Q
                         net (fo=2, routed)           0.664     7.524    clean_reset/counter_reg[1]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     7.648 r  clean_reset/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     7.648    clean_reset/counter[0]_i_5_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.181 r  clean_reset/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.181    clean_reset/counter_reg[0]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.298 r  clean_reset/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.298    clean_reset/counter_reg[4]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.415 r  clean_reset/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.415    clean_reset/counter_reg[8]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.532 r  clean_reset/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.532    clean_reset/counter_reg[12]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.847 r  clean_reset/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.847    clean_reset/counter_reg[16]_i_1_n_4
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    clean_reset/CLK
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[19]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.109   206.290    clean_reset/counter_reg[19]
  -------------------------------------------------------------------
                         required time                        206.290    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                197.443    

Slack (MET) :             197.461ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.326%)  route 1.271ns (68.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.778     8.194    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.603   205.990    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[0]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524   205.655    clean_reset/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.655    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                197.461    

Slack (MET) :             197.461ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.326%)  route 1.271ns (68.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.778     8.194    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.603   205.990    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[1]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524   205.655    clean_reset/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.655    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                197.461    

Slack (MET) :             197.461ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.326%)  route 1.271ns (68.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.778     8.194    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.603   205.990    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[2]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524   205.655    clean_reset/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.655    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                197.461    

Slack (MET) :             197.461ns  (required time - arrival time)
  Source:                 clean_reset/button_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.580ns (31.326%)  route 1.271ns (68.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 205.990 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     6.799 f  clean_reset/button_sync_reg/Q
                         net (fo=1, routed)           0.493     7.292    clean_reset/button_sync
    SLICE_X3Y91          LUT1 (Prop_lut1_I0_O)        0.124     7.416 r  clean_reset/counter[0]_i_1/O
                         net (fo=22, routed)          0.778     8.194    clean_reset/counter[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.603   205.990    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
                         clock pessimism              0.327   206.317    
                         clock uncertainty           -0.138   206.179    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524   205.655    clean_reset/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.655    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                197.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.866    clean_reset/CLK
    SLICE_X3Y89          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.116     2.124    clean_reset/temp
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X3Y91          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.535     1.883    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.070     1.953    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.868    clean_reset/CLK
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     2.032 f  clean_reset/counter_reg[19]/Q
                         net (fo=2, routed)           0.148     2.181    clean_reset/counter_reg[19]
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.226 r  clean_reset/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     2.226    clean_reset/counter[16]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.290 r  clean_reset/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.290    clean_reset/counter_reg[16]_i_1_n_4
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.420    clean_reset/CLK
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[19]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     2.002    clean_reset/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  clean_reset/counter_reg[15]/Q
                         net (fo=2, routed)           0.148     2.180    clean_reset/counter_reg[15]
    SLICE_X2Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.225 r  clean_reset/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     2.225    clean_reset/counter[12]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.289 r  clean_reset/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.289    clean_reset/counter_reg[12]_i_1_n_4
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[15]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     2.001    clean_reset/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.866    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     2.030 f  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.148     2.179    clean_reset/counter_reg[3]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.224 r  clean_reset/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.224    clean_reset/counter[0]_i_3_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.288 r  clean_reset/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.288    clean_reset/counter_reg[0]_i_2_n_4
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.418    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     2.000    clean_reset/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y90          FDSE                                         r  clean_reset/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDSE (Prop_fdse_C_Q)         0.164     2.031 f  clean_reset/counter_reg[7]/Q
                         net (fo=2, routed)           0.148     2.180    clean_reset/counter_reg[7]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.225 r  clean_reset/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.225    clean_reset/counter[4]_i_2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.289 r  clean_reset/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.289    clean_reset/counter_reg[4]_i_1_n_4
    SLICE_X2Y90          FDSE                                         r  clean_reset/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X2Y90          FDSE                                         r  clean_reset/counter_reg[7]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y90          FDSE (Hold_fdse_C_D)         0.134     2.001    clean_reset/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y91          FDRE                                         r  clean_reset/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  clean_reset/counter_reg[11]/Q
                         net (fo=2, routed)           0.149     2.181    clean_reset/counter_reg[11]
    SLICE_X2Y91          LUT1 (Prop_lut1_I0_O)        0.045     2.226 r  clean_reset/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     2.226    clean_reset/counter[8]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.290 r  clean_reset/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.290    clean_reset/counter_reg[8]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  clean_reset/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X2Y91          FDRE                                         r  clean_reset/counter_reg[11]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     2.001    clean_reset/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.868    clean_reset/CLK
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     2.032 f  clean_reset/counter_reg[16]/Q
                         net (fo=2, routed)           0.174     2.207    clean_reset/counter_reg[16]
    SLICE_X2Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.252 r  clean_reset/counter[16]_i_5/O
                         net (fo=1, routed)           0.000     2.252    clean_reset/counter[16]_i_5_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.322 r  clean_reset/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.322    clean_reset/counter_reg[16]_i_1_n_7
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.420    clean_reset/CLK
    SLICE_X2Y93          FDRE                                         r  clean_reset/counter_reg[16]/C
                         clock pessimism             -0.551     1.868    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     2.002    clean_reset/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.866    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     2.030 f  clean_reset/counter_reg[0]/Q
                         net (fo=2, routed)           0.174     2.205    clean_reset/counter_reg[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.250 r  clean_reset/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.250    clean_reset/counter[0]_i_6_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.320 r  clean_reset/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.320    clean_reset/counter_reg[0]_i_2_n_7
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.418    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[0]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     2.000    clean_reset/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.174     2.206    clean_reset/counter_reg[12]
    SLICE_X2Y92          LUT1 (Prop_lut1_I0_O)        0.045     2.251 r  clean_reset/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     2.251    clean_reset/counter[12]_i_5_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.321 r  clean_reset/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.321    clean_reset/counter_reg[12]_i_1_n_7
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[12]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     2.001    clean_reset/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y90          FDRE                                         r  clean_reset/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  clean_reset/counter_reg[4]/Q
                         net (fo=2, routed)           0.174     2.206    clean_reset/counter_reg[4]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.045     2.251 r  clean_reset/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     2.251    clean_reset/counter[4]_i_5_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.321 r  clean_reset/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.321    clean_reset/counter_reg[4]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  clean_reset/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    clean_reset/CLK
    SLICE_X2Y90          FDRE                                         r  clean_reset/counter_reg[4]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     2.001    clean_reset/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y91      clean_reset/button_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y89      clean_reset/counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      clean_reset/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y91      clean_reset/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      clean_reset/counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      clean_reset/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      clean_reset/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      clean_reset/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y91      clean_reset/button_sync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      clean_reset/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y91      clean_reset/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      clean_reset/counter_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      clean_reset/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      clean_reset/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      clean_reset/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clean_reset/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y93      clean_reset/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clean_reset/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      clean_reset/counter_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      clean_reset/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clean_reset/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y89      clean_reset/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      196.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.447ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.766ns (25.264%)  route 2.266ns (74.736%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.676     7.536    clean_reset/counter_reg[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.660 f  clean_reset/counter[3]_i_3/O
                         net (fo=1, routed)           1.092     8.752    clean_reset/counter[3]_i_3_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.876 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.498     9.374    digit_driver_module_inst/AS[0]
    SLICE_X0Y91          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.604   205.991    digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X0Y91          FDPE (Recov_fdpe_C_PRE)     -0.359   205.821    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.821    
                         arrival time                          -9.374    
  -------------------------------------------------------------------
                         slack                                196.447    

Slack (MET) :             196.456ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.331%)  route 2.258ns (74.669%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.676     7.536    clean_reset/counter_reg[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.660 f  clean_reset/counter[3]_i_3/O
                         net (fo=1, routed)           1.092     8.752    clean_reset/counter[3]_i_3_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.876 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.490     9.366    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                196.456    

Slack (MET) :             196.456ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.331%)  route 2.258ns (74.669%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.676     7.536    clean_reset/counter_reg[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.660 f  clean_reset/counter[3]_i_3/O
                         net (fo=1, routed)           1.092     8.752    clean_reset/counter[3]_i_3_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.876 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.490     9.366    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                196.456    

Slack (MET) :             196.456ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.766ns (25.331%)  route 2.258ns (74.669%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 205.992 - 200.000 ) 
    Source Clock Delay      (SCD):    6.342ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.723     6.342    clean_reset/CLK
    SLICE_X2Y89          FDRE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     6.860 r  clean_reset/counter_reg[3]/Q
                         net (fo=2, routed)           0.676     7.536    clean_reset/counter_reg[3]
    SLICE_X3Y89          LUT4 (Prop_lut4_I2_O)        0.124     7.660 f  clean_reset/counter[3]_i_3/O
                         net (fo=1, routed)           1.092     8.752    clean_reset/counter[3]_i_3_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.124     8.876 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.490     9.366    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          1.605   205.992    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.327   206.319    
                         clock uncertainty           -0.138   206.181    
    SLICE_X0Y93          FDPE (Recov_fdpe_C_PRE)     -0.359   205.822    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.822    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                196.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.254ns (44.171%)  route 0.321ns (55.829%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  clean_reset/counter_reg[14]/Q
                         net (fo=2, routed)           0.062     2.094    clean_reset/counter_reg[14]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     2.139 f  clean_reset/counter[3]_i_2/O
                         net (fo=1, routed)           0.082     2.221    clean_reset/counter[3]_i_2_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.266 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.177     2.442    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.420    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.254ns (44.171%)  route 0.321ns (55.829%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  clean_reset/counter_reg[14]/Q
                         net (fo=2, routed)           0.062     2.094    clean_reset/counter_reg[14]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     2.139 f  clean_reset/counter[3]_i_2/O
                         net (fo=1, routed)           0.082     2.221    clean_reset/counter[3]_i_2_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.266 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.177     2.442    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.420    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.254ns (44.171%)  route 0.321ns (55.829%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  clean_reset/counter_reg[14]/Q
                         net (fo=2, routed)           0.062     2.094    clean_reset/counter_reg[14]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     2.139 f  clean_reset/counter[3]_i_2/O
                         net (fo=1, routed)           0.082     2.221    clean_reset/counter[3]_i_2_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.266 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.177     2.442    digit_driver_module_inst/AS[0]
    SLICE_X0Y93          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.420    digit_driver_module_inst/CLK
    SLICE_X0Y93          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.535     1.884    
    SLICE_X0Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.789    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.095%)  route 0.322ns (55.905%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X2Y92          FDRE                                         r  clean_reset/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  clean_reset/counter_reg[14]/Q
                         net (fo=2, routed)           0.062     2.094    clean_reset/counter_reg[14]
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.045     2.139 f  clean_reset/counter[3]_i_2/O
                         net (fo=1, routed)           0.082     2.221    clean_reset/counter[3]_i_2_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.266 f  clean_reset/counter[3]_i_1/O
                         net (fo=4, routed)           0.178     2.443    digit_driver_module_inst/AS[0]
    SLICE_X0Y91          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.419    digit_driver_module_inst/CLK
    SLICE_X0Y91          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X0Y91          FDPE (Remov_fdpe_C_PRE)     -0.095     1.788    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.655    





