.include "macros.inc"

.section .text, "ax"  # 0x80006A00 - 0x80406260 ; 0x003FF860
.global __ct__Q26mintvm6RegsetFUlPQ26mintvm10IAllocator
__ct__Q26mintvm6RegsetFUlPQ26mintvm10IAllocator:
/* 801C6898 001C26D8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C689C 001C26DC  7C 08 02 A6 */	mflr r0
/* 801C68A0 001C26E0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C68A4 001C26E4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C68A8 001C26E8  7C 7F 1B 78 */	mr r31, r3
/* 801C68AC 001C26EC  3C C0 80 46 */	lis r6, __vt__Q26mintvm6Regset@ha
/* 801C68B0 001C26F0  38 06 C0 C4 */	addi r0, r6, __vt__Q26mintvm6Regset@l
/* 801C68B4 001C26F4  90 03 00 00 */	stw r0, 0x0(r3)
/* 801C68B8 001C26F8  90 83 00 04 */	stw r4, 0x4(r3)
/* 801C68BC 001C26FC  2C 05 00 00 */	cmpwi r5, 0x0
/* 801C68C0 001C2700  41 82 00 08 */	beq lbl_801C68C8
/* 801C68C4 001C2704  48 00 00 0C */	b lbl_801C68D0
.global lbl_801C68C8
lbl_801C68C8:
/* 801C68C8 001C2708  48 00 00 5D */	bl allocator__Q26mintvm8RNObjectFv
/* 801C68CC 001C270C  7C 65 1B 78 */	mr r5, r3
.global lbl_801C68D0
lbl_801C68D0:
/* 801C68D0 001C2710  38 7F 00 08 */	addi r3, r31, 0x8
/* 801C68D4 001C2714  7C A4 2B 78 */	mr r4, r5
/* 801C68D8 001C2718  80 BF 00 04 */	lwz r5, 0x4(r31)
/* 801C68DC 001C271C  48 00 00 95 */	bl "__ct__Q26mintvm24MArray<Q26mintvm6MValue>FRQ26mintvm10IAllocatorUl"
/* 801C68E0 001C2720  48 00 00 45 */	bl allocator__Q26mintvm8RNObjectFv
/* 801C68E4 001C2724  7C 64 1B 78 */	mr r4, r3
/* 801C68E8 001C2728  38 7F 00 14 */	addi r3, r31, 0x14
/* 801C68EC 001C272C  38 A0 00 10 */	li r5, 0x10
/* 801C68F0 001C2730  48 00 00 81 */	bl "__ct__Q26mintvm24MArray<Q26mintvm6MValue>FRQ26mintvm10IAllocatorUl"
/* 801C68F4 001C2734  38 00 00 00 */	li r0, 0x0
/* 801C68F8 001C2738  90 1F 00 20 */	stw r0, 0x20(r31)
/* 801C68FC 001C273C  90 1F 00 24 */	stw r0, 0x24(r31)
/* 801C6900 001C2740  90 1F 00 28 */	stw r0, 0x28(r31)
/* 801C6904 001C2744  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 801C6908 001C2748  90 1F 00 30 */	stw r0, 0x30(r31)
/* 801C690C 001C274C  7F E3 FB 78 */	mr r3, r31
/* 801C6910 001C2750  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6914 001C2754  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6918 001C2758  7C 08 03 A6 */	mtlr r0
/* 801C691C 001C275C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6920 001C2760  4E 80 00 20 */	blr
.global allocator__Q26mintvm8RNObjectFv
allocator__Q26mintvm8RNObjectFv:
/* 801C6924 001C2764  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6928 001C2768  7C 08 02 A6 */	mflr r0
/* 801C692C 001C276C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6930 001C2770  80 0D EE A0 */	lwz r0, "object___Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>"@sda21(r13)
/* 801C6934 001C2774  2C 00 00 00 */	cmpwi r0, 0x0
/* 801C6938 001C2778  40 82 00 20 */	bne lbl_801C6958
/* 801C693C 001C277C  3C 60 80 46 */	lis r3, "@STRING@Instance__Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>Fv"@ha
/* 801C6940 001C2780  38 63 9D F4 */	addi r3, r3, "@STRING@Instance__Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>Fv"@l
/* 801C6944 001C2784  38 80 00 21 */	li r4, 0x21
/* 801C6948 001C2788  3C A0 80 46 */	lis r5, "@STRING@Instance__Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>Fv@0"@ha
/* 801C694C 001C278C  38 A5 9D E0 */	addi r5, r5, "@STRING@Instance__Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>Fv@0"@l
/* 801C6950 001C2790  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C6954 001C2794  4B FF F6 51 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C6958
lbl_801C6958:
/* 801C6958 001C2798  80 6D EE A0 */	lwz r3, "object___Q26mintvm41ExplicitSingleton<Q26mintvm11MintSetting>"@sda21(r13)
/* 801C695C 001C279C  38 63 00 0C */	addi r3, r3, 0xc
/* 801C6960 001C27A0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6964 001C27A4  7C 08 03 A6 */	mtlr r0
/* 801C6968 001C27A8  38 21 00 10 */	addi r1, r1, 0x10
/* 801C696C 001C27AC  4E 80 00 20 */	blr
.global "__ct__Q26mintvm24MArray<Q26mintvm6MValue>FRQ26mintvm10IAllocatorUl"
"__ct__Q26mintvm24MArray<Q26mintvm6MValue>FRQ26mintvm10IAllocatorUl":
/* 801C6970 001C27B0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6974 001C27B4  7C 08 02 A6 */	mflr r0
/* 801C6978 001C27B8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C697C 001C27BC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6980 001C27C0  7C 7F 1B 78 */	mr r31, r3
/* 801C6984 001C27C4  90 83 00 00 */	stw r4, 0x0(r3)
/* 801C6988 001C27C8  90 A3 00 04 */	stw r5, 0x4(r3)
/* 801C698C 001C27CC  38 00 00 00 */	li r0, 0x0
/* 801C6990 001C27D0  90 03 00 08 */	stw r0, 0x8(r3)
/* 801C6994 001C27D4  2C 05 00 00 */	cmpwi r5, 0x0
/* 801C6998 001C27D8  40 82 00 08 */	bne lbl_801C69A0
/* 801C699C 001C27DC  48 00 00 24 */	b lbl_801C69C0
.global lbl_801C69A0
lbl_801C69A0:
/* 801C69A0 001C27E0  7C 83 23 78 */	mr r3, r4
/* 801C69A4 001C27E4  54 A4 10 3A */	slwi r4, r5, 2
/* 801C69A8 001C27E8  81 83 00 00 */	lwz r12, 0x0(r3)
/* 801C69AC 001C27EC  81 8C 00 0C */	lwz r12, 0xc(r12)
/* 801C69B0 001C27F0  7D 89 03 A6 */	mtctr r12
/* 801C69B4 001C27F4  4E 80 04 21 */	bctrl
/* 801C69B8 001C27F8  90 7F 00 08 */	stw r3, 0x8(r31)
/* 801C69BC 001C27FC  7F E3 FB 78 */	mr r3, r31
.global lbl_801C69C0
lbl_801C69C0:
/* 801C69C0 001C2800  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C69C4 001C2804  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C69C8 001C2808  7C 08 03 A6 */	mtlr r0
/* 801C69CC 001C280C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C69D0 001C2810  4E 80 00 20 */	blr
.global init__Q26mintvm6RegsetFv
init__Q26mintvm6RegsetFv:
/* 801C69D4 001C2814  38 00 00 00 */	li r0, 0x0
/* 801C69D8 001C2818  90 03 00 20 */	stw r0, 0x20(r3)
/* 801C69DC 001C281C  90 03 00 24 */	stw r0, 0x24(r3)
/* 801C69E0 001C2820  90 03 00 2C */	stw r0, 0x2c(r3)
/* 801C69E4 001C2824  90 03 00 28 */	stw r0, 0x28(r3)
/* 801C69E8 001C2828  90 03 00 30 */	stw r0, 0x30(r3)
/* 801C69EC 001C282C  48 00 00 04 */	b clearFR__Q26mintvm6RegsetFv
.global clearFR__Q26mintvm6RegsetFv
clearFR__Q26mintvm6RegsetFv:
/* 801C69F0 001C2830  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C69F4 001C2834  7C 08 02 A6 */	mflr r0
/* 801C69F8 001C2838  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C69FC 001C283C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6A00 001C2840  4B E4 09 45 */	bl lbl_80007344
/* 801C6A04 001C2844  7C 7D 1B 78 */	mr r29, r3
/* 801C6A08 001C2848  3B C0 00 00 */	li r30, 0x0
/* 801C6A0C 001C284C  3B E0 00 00 */	li r31, 0x0
/* 801C6A10 001C2850  48 00 00 18 */	b lbl_801C6A28
.global lbl_801C6A14
lbl_801C6A14:
/* 801C6A14 001C2854  7F A3 EB 78 */	mr r3, r29
/* 801C6A18 001C2858  7F C4 F3 78 */	mr r4, r30
/* 801C6A1C 001C285C  4B FC 4D BD */	bl internal_getFR__Q26mintvm6RegsetFUi
/* 801C6A20 001C2860  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6A24 001C2864  3B DE 00 01 */	addi r30, r30, 0x1
.global lbl_801C6A28
lbl_801C6A28:
/* 801C6A28 001C2868  80 1D 00 18 */	lwz r0, 0x18(r29)
/* 801C6A2C 001C286C  7C 1E 00 40 */	cmplw r30, r0
/* 801C6A30 001C2870  41 80 FF E4 */	blt lbl_801C6A14
/* 801C6A34 001C2874  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6A38 001C2878  4B E4 09 59 */	bl lbl_80007390
/* 801C6A3C 001C287C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6A40 001C2880  7C 08 03 A6 */	mtlr r0
/* 801C6A44 001C2884  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6A48 001C2888  4E 80 00 20 */	blr
.global "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
"__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl":
/* 801C6A4C 001C288C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6A50 001C2890  7C 08 02 A6 */	mflr r0
/* 801C6A54 001C2894  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6A58 001C2898  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6A5C 001C289C  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C6A60 001C28A0  7C 7E 1B 78 */	mr r30, r3
/* 801C6A64 001C28A4  7C 9F 23 78 */	mr r31, r4
/* 801C6A68 001C28A8  80 E3 00 04 */	lwz r7, 0x4(r3)
/* 801C6A6C 001C28AC  7C 04 38 40 */	cmplw r4, r7
/* 801C6A70 001C28B0  41 80 00 24 */	blt lbl_801C6A94
/* 801C6A74 001C28B4  3C 60 80 45 */	lis r3, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>FUl"@ha
/* 801C6A78 001C28B8  38 63 41 48 */	addi r3, r3, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>FUl"@l
/* 801C6A7C 001C28BC  38 80 00 4E */	li r4, 0x4e
/* 801C6A80 001C28C0  3C A0 80 45 */	lis r5, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>FUl@0"@ha
/* 801C6A84 001C28C4  38 A5 41 30 */	addi r5, r5, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>FUl@0"@l
/* 801C6A88 001C28C8  7F E6 FB 78 */	mr r6, r31
/* 801C6A8C 001C28CC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C6A90 001C28D0  4B FF F5 15 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C6A94
lbl_801C6A94:
/* 801C6A94 001C28D4  80 7E 00 08 */	lwz r3, 0x8(r30)
/* 801C6A98 001C28D8  57 E0 10 3A */	slwi r0, r31, 2
/* 801C6A9C 001C28DC  7C 63 02 14 */	add r3, r3, r0
/* 801C6AA0 001C28E0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6AA4 001C28E4  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C6AA8 001C28E8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6AAC 001C28EC  7C 08 03 A6 */	mtlr r0
/* 801C6AB0 001C28F0  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6AB4 001C28F4  4E 80 00 20 */	blr
.global init__Q26mintvm6RegsetFPCUi
init__Q26mintvm6RegsetFPCUi:
/* 801C6AB8 001C28F8  90 83 00 20 */	stw r4, 0x20(r3)
/* 801C6ABC 001C28FC  38 00 00 00 */	li r0, 0x0
/* 801C6AC0 001C2900  90 03 00 24 */	stw r0, 0x24(r3)
/* 801C6AC4 001C2904  90 03 00 2C */	stw r0, 0x2c(r3)
/* 801C6AC8 001C2908  90 03 00 28 */	stw r0, 0x28(r3)
/* 801C6ACC 001C290C  38 00 00 01 */	li r0, 0x1
/* 801C6AD0 001C2910  90 03 00 30 */	stw r0, 0x30(r3)
/* 801C6AD4 001C2914  4B FF FF 1C */	b clearFR__Q26mintvm6RegsetFv
.global LDSRZR__Q26mintvm6RegsetFUc
LDSRZR__Q26mintvm6RegsetFUc:
/* 801C6AD8 001C2918  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6ADC 001C291C  7C 08 02 A6 */	mflr r0
/* 801C6AE0 001C2920  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6AE4 001C2924  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6AE8 001C2928  3B E0 00 00 */	li r31, 0x0
/* 801C6AEC 001C292C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6AF0 001C2930  48 00 00 1D */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6AF4 001C2934  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6AF8 001C2938  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6AFC 001C293C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6B00 001C2940  7C 08 03 A6 */	mtlr r0
/* 801C6B04 001C2944  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6B08 001C2948  4E 80 00 20 */	blr
.global setRegister__Q26mintvm6RegsetFUi
setRegister__Q26mintvm6RegsetFUi:
/* 801C6B0C 001C294C  7C 65 1B 78 */	mr r5, r3
/* 801C6B10 001C2950  38 63 00 08 */	addi r3, r3, 0x8
/* 801C6B14 001C2954  80 05 00 28 */	lwz r0, 0x28(r5)
/* 801C6B18 001C2958  7C 80 22 14 */	add r4, r0, r4
/* 801C6B1C 001C295C  4B FF FF 30 */	b "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
.global LDSRBT__Q26mintvm6RegsetFUc
LDSRBT__Q26mintvm6RegsetFUc:
/* 801C6B20 001C2960  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6B24 001C2964  7C 08 02 A6 */	mflr r0
/* 801C6B28 001C2968  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6B2C 001C296C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6B30 001C2970  3B E0 00 01 */	li r31, 0x1
/* 801C6B34 001C2974  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6B38 001C2978  4B FF FF D5 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6B3C 001C297C  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C6B40 001C2980  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6B44 001C2984  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6B48 001C2988  7C 08 03 A6 */	mtlr r0
/* 801C6B4C 001C298C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6B50 001C2990  4E 80 00 20 */	blr
.global LDSRC4__Q26mintvm6RegsetFUcUl
LDSRC4__Q26mintvm6RegsetFUcUl:
/* 801C6B54 001C2994  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6B58 001C2998  7C 08 02 A6 */	mflr r0
/* 801C6B5C 001C299C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6B60 001C29A0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6B64 001C29A4  7C BF 2B 78 */	mr r31, r5
/* 801C6B68 001C29A8  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6B6C 001C29AC  4B FF FF A1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6B70 001C29B0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6B74 001C29B4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6B78 001C29B8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6B7C 001C29BC  7C 08 03 A6 */	mtlr r0
/* 801C6B80 001C29C0  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6B84 001C29C4  4E 80 00 20 */	blr
.global LDSRSR__Q26mintvm6RegsetFUcUc
LDSRSR__Q26mintvm6RegsetFUcUc:
/* 801C6B88 001C29C8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6B8C 001C29CC  7C 08 02 A6 */	mflr r0
/* 801C6B90 001C29D0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6B94 001C29D4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6B98 001C29D8  4B E4 07 AD */	bl lbl_80007344
/* 801C6B9C 001C29DC  7C 7D 1B 78 */	mr r29, r3
/* 801C6BA0 001C29E0  7C 9E 23 78 */	mr r30, r4
/* 801C6BA4 001C29E4  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C6BA8 001C29E8  48 00 00 35 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6BAC 001C29EC  7C 7F 1B 78 */	mr r31, r3
/* 801C6BB0 001C29F0  7F A3 EB 78 */	mr r3, r29
/* 801C6BB4 001C29F4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6BB8 001C29F8  4B FF FF 55 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6BBC 001C29FC  7F E4 FB 78 */	mr r4, r31
/* 801C6BC0 001C2A00  4B F8 54 9D */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C6BC4 001C2A04  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6BC8 001C2A08  4B E4 07 C9 */	bl lbl_80007390
/* 801C6BCC 001C2A0C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6BD0 001C2A10  7C 08 03 A6 */	mtlr r0
/* 801C6BD4 001C2A14  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6BD8 001C2A18  4E 80 00 20 */	blr
.global getRegister__Q26mintvm6RegsetCFUi
getRegister__Q26mintvm6RegsetCFUi:
/* 801C6BDC 001C2A1C  7C 65 1B 78 */	mr r5, r3
/* 801C6BE0 001C2A20  38 63 00 08 */	addi r3, r3, 0x8
/* 801C6BE4 001C2A24  80 05 00 28 */	lwz r0, 0x28(r5)
/* 801C6BE8 001C2A28  7C 80 22 14 */	add r4, r0, r4
/* 801C6BEC 001C2A2C  48 00 00 04 */	b "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
.global "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
"__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl":
/* 801C6BF0 001C2A30  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6BF4 001C2A34  7C 08 02 A6 */	mflr r0
/* 801C6BF8 001C2A38  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6BFC 001C2A3C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6C00 001C2A40  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C6C04 001C2A44  7C 7E 1B 78 */	mr r30, r3
/* 801C6C08 001C2A48  7C 9F 23 78 */	mr r31, r4
/* 801C6C0C 001C2A4C  80 E3 00 04 */	lwz r7, 0x4(r3)
/* 801C6C10 001C2A50  7C 04 38 40 */	cmplw r4, r7
/* 801C6C14 001C2A54  41 80 00 24 */	blt lbl_801C6C38
/* 801C6C18 001C2A58  3C 60 80 45 */	lis r3, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"@ha
/* 801C6C1C 001C2A5C  38 63 4F 98 */	addi r3, r3, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"@l
/* 801C6C20 001C2A60  38 80 00 49 */	li r4, 0x49
/* 801C6C24 001C2A64  3C A0 80 45 */	lis r5, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>CFUl@0"@ha
/* 801C6C28 001C2A68  38 A5 4F 80 */	addi r5, r5, "@STRING@at__Q26mintvm24MArray<Q26mintvm6MValue>CFUl@0"@l
/* 801C6C2C 001C2A6C  7F E6 FB 78 */	mr r6, r31
/* 801C6C30 001C2A70  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C6C34 001C2A74  4B FF F3 71 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C6C38
lbl_801C6C38:
/* 801C6C38 001C2A78  80 7E 00 08 */	lwz r3, 0x8(r30)
/* 801C6C3C 001C2A7C  57 E0 10 3A */	slwi r0, r31, 2
/* 801C6C40 001C2A80  7C 63 02 14 */	add r3, r3, r0
/* 801C6C44 001C2A84  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6C48 001C2A88  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C6C4C 001C2A8C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6C50 001C2A90  7C 08 03 A6 */	mtlr r0
/* 801C6C54 001C2A94  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6C58 001C2A98  4E 80 00 20 */	blr
.global LDSRFZ__Q26mintvm6RegsetFUc
LDSRFZ__Q26mintvm6RegsetFUc:
/* 801C6C5C 001C2A9C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6C60 001C2AA0  7C 08 02 A6 */	mflr r0
/* 801C6C64 001C2AA4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6C68 001C2AA8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6C6C 001C2AAC  4B E4 06 D9 */	bl lbl_80007344
/* 801C6C70 001C2AB0  7C 7D 1B 78 */	mr r29, r3
/* 801C6C74 001C2AB4  7C 9E 23 78 */	mr r30, r4
/* 801C6C78 001C2AB8  38 80 00 00 */	li r4, 0x0
/* 801C6C7C 001C2ABC  4B FF F5 5D */	bl getFR__Q26mintvm6RegsetCFUi
/* 801C6C80 001C2AC0  7C 7F 1B 78 */	mr r31, r3
/* 801C6C84 001C2AC4  7F A3 EB 78 */	mr r3, r29
/* 801C6C88 001C2AC8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6C8C 001C2ACC  4B FF FE 81 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6C90 001C2AD0  7F E4 FB 78 */	mr r4, r31
/* 801C6C94 001C2AD4  4B F8 53 C9 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C6C98 001C2AD8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6C9C 001C2ADC  4B E4 06 F5 */	bl lbl_80007390
/* 801C6CA0 001C2AE0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6CA4 001C2AE4  7C 08 03 A6 */	mtlr r0
/* 801C6CA8 001C2AE8  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6CAC 001C2AEC  4E 80 00 20 */	blr
.global LDFRSR__Q26mintvm6RegsetFUcUc
LDFRSR__Q26mintvm6RegsetFUcUc:
/* 801C6CB0 001C2AF0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6CB4 001C2AF4  7C 08 02 A6 */	mflr r0
/* 801C6CB8 001C2AF8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6CBC 001C2AFC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6CC0 001C2B00  4B E4 06 85 */	bl lbl_80007344
/* 801C6CC4 001C2B04  7C 7D 1B 78 */	mr r29, r3
/* 801C6CC8 001C2B08  7C 9E 23 78 */	mr r30, r4
/* 801C6CCC 001C2B0C  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C6CD0 001C2B10  4B FF FF 0D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6CD4 001C2B14  7C 7F 1B 78 */	mr r31, r3
/* 801C6CD8 001C2B18  7F A3 EB 78 */	mr r3, r29
/* 801C6CDC 001C2B1C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6CE0 001C2B20  4B FC 4A F9 */	bl internal_getFR__Q26mintvm6RegsetFUi
/* 801C6CE4 001C2B24  7F E4 FB 78 */	mr r4, r31
/* 801C6CE8 001C2B28  4B F8 53 75 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C6CEC 001C2B2C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6CF0 001C2B30  4B E4 06 A1 */	bl lbl_80007390
/* 801C6CF4 001C2B34  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6CF8 001C2B38  7C 08 03 A6 */	mtlr r0
/* 801C6CFC 001C2B3C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6D00 001C2B40  4E 80 00 20 */	blr
.global LDSRSV__Q26mintvm6RegsetFUcPCQ26mintvm10VMVariable
LDSRSV__Q26mintvm6RegsetFUcPCQ26mintvm10VMVariable:
/* 801C6D04 001C2B44  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6D08 001C2B48  7C 08 02 A6 */	mflr r0
/* 801C6D0C 001C2B4C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6D10 001C2B50  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801C6D14 001C2B54  7C BF 2B 78 */	mr r31, r5
/* 801C6D18 001C2B58  2C 05 00 00 */	cmpwi r5, 0x0
/* 801C6D1C 001C2B5C  41 82 00 18 */	beq lbl_801C6D34
/* 801C6D20 001C2B60  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6D24 001C2B64  4B FF FD E9 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6D28 001C2B68  38 9F 00 0C */	addi r4, r31, 0xc
/* 801C6D2C 001C2B6C  4B F8 53 31 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C6D30 001C2B70  48 00 00 1C */	b lbl_801C6D4C
.global lbl_801C6D34
lbl_801C6D34:
/* 801C6D34 001C2B74  38 00 00 00 */	li r0, 0x0
/* 801C6D38 001C2B78  90 01 00 08 */	stw r0, 0x8(r1)
/* 801C6D3C 001C2B7C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6D40 001C2B80  4B FF FD CD */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6D44 001C2B84  38 81 00 08 */	addi r4, r1, 0x8
/* 801C6D48 001C2B88  4B F8 53 15 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
.global lbl_801C6D4C
lbl_801C6D4C:
/* 801C6D4C 001C2B8C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801C6D50 001C2B90  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6D54 001C2B94  7C 08 03 A6 */	mtlr r0
/* 801C6D58 001C2B98  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6D5C 001C2B9C  4E 80 00 20 */	blr
.global LDSRA4__Q26mintvm6RegsetFUcUc
LDSRA4__Q26mintvm6RegsetFUcUc:
/* 801C6D60 001C2BA0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6D64 001C2BA4  7C 08 02 A6 */	mflr r0
/* 801C6D68 001C2BA8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6D6C 001C2BAC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6D70 001C2BB0  4B E4 05 D5 */	bl lbl_80007344
/* 801C6D74 001C2BB4  7C 7D 1B 78 */	mr r29, r3
/* 801C6D78 001C2BB8  7C 9E 23 78 */	mr r30, r4
/* 801C6D7C 001C2BBC  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C6D80 001C2BC0  4B FF FE 5D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6D84 001C2BC4  80 63 00 00 */	lwz r3, 0x0(r3)
/* 801C6D88 001C2BC8  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C6D8C 001C2BCC  7F A3 EB 78 */	mr r3, r29
/* 801C6D90 001C2BD0  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6D94 001C2BD4  4B FF FD 79 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6D98 001C2BD8  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6D9C 001C2BDC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6DA0 001C2BE0  4B E4 05 F1 */	bl lbl_80007390
/* 801C6DA4 001C2BE4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6DA8 001C2BE8  7C 08 03 A6 */	mtlr r0
/* 801C6DAC 001C2BEC  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6DB0 001C2BF0  4E 80 00 20 */	blr
.global LDSRSZ__Q26mintvm6RegsetFUcUl
LDSRSZ__Q26mintvm6RegsetFUcUl:
/* 801C6DB4 001C2BF4  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6DB8 001C2BF8  4B FF FD 9C */	b LDSRC4__Q26mintvm6RegsetFUcUl
.global STSRSR__Q26mintvm6RegsetFUcUc
STSRSR__Q26mintvm6RegsetFUcUc:
/* 801C6DBC 001C2BFC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6DC0 001C2C00  7C 08 02 A6 */	mflr r0
/* 801C6DC4 001C2C04  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6DC8 001C2C08  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6DCC 001C2C0C  4B E4 05 79 */	bl lbl_80007344
/* 801C6DD0 001C2C10  7C 7D 1B 78 */	mr r29, r3
/* 801C6DD4 001C2C14  7C BE 2B 78 */	mr r30, r5
/* 801C6DD8 001C2C18  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6DDC 001C2C1C  4B FF FE 01 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6DE0 001C2C20  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C6DE4 001C2C24  7F A3 EB 78 */	mr r3, r29
/* 801C6DE8 001C2C28  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6DEC 001C2C2C  4B FF FD F1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6DF0 001C2C30  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C6DF4 001C2C34  90 1F 00 00 */	stw r0, 0x0(r31)
/* 801C6DF8 001C2C38  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6DFC 001C2C3C  4B E4 05 95 */	bl lbl_80007390
/* 801C6E00 001C2C40  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6E04 001C2C44  7C 08 03 A6 */	mtlr r0
/* 801C6E08 001C2C48  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6E0C 001C2C4C  4E 80 00 20 */	blr
.global STSVSR__Q26mintvm6RegsetFUcPQ26mintvm10VMVariable
STSVSR__Q26mintvm6RegsetFUcPQ26mintvm10VMVariable:
/* 801C6E10 001C2C50  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C6E14 001C2C54  7C 08 02 A6 */	mflr r0
/* 801C6E18 001C2C58  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C6E1C 001C2C5C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C6E20 001C2C60  7C BF 2B 78 */	mr r31, r5
/* 801C6E24 001C2C64  2C 05 00 00 */	cmpwi r5, 0x0
/* 801C6E28 001C2C68  41 82 00 18 */	beq lbl_801C6E40
/* 801C6E2C 001C2C6C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C6E30 001C2C70  4B FF FD AD */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6E34 001C2C74  7C 64 1B 78 */	mr r4, r3
/* 801C6E38 001C2C78  38 7F 00 0C */	addi r3, r31, 0xc
/* 801C6E3C 001C2C7C  4B F8 52 21 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
.global lbl_801C6E40
lbl_801C6E40:
/* 801C6E40 001C2C80  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C6E44 001C2C84  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C6E48 001C2C88  7C 08 03 A6 */	mtlr r0
/* 801C6E4C 001C2C8C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C6E50 001C2C90  4E 80 00 20 */	blr
.global ADDI32__Q26mintvm6RegsetFUcUcUc
ADDI32__Q26mintvm6RegsetFUcUcUc:
/* 801C6E54 001C2C94  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6E58 001C2C98  7C 08 02 A6 */	mflr r0
/* 801C6E5C 001C2C9C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6E60 001C2CA0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6E64 001C2CA4  4B E4 04 DD */	bl lbl_80007340
/* 801C6E68 001C2CA8  7C 7C 1B 78 */	mr r28, r3
/* 801C6E6C 001C2CAC  7C 9D 23 78 */	mr r29, r4
/* 801C6E70 001C2CB0  7C BE 2B 78 */	mr r30, r5
/* 801C6E74 001C2CB4  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C6E78 001C2CB8  4B FF FD 65 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6E7C 001C2CBC  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C6E80 001C2CC0  7F 83 E3 78 */	mr r3, r28
/* 801C6E84 001C2CC4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6E88 001C2CC8  4B FF FD 55 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6E8C 001C2CCC  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C6E90 001C2CD0  7F E0 FA 14 */	add r31, r0, r31
/* 801C6E94 001C2CD4  7F 83 E3 78 */	mr r3, r28
/* 801C6E98 001C2CD8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C6E9C 001C2CDC  4B FF FC 71 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6EA0 001C2CE0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6EA4 001C2CE4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6EA8 001C2CE8  4B E4 04 E5 */	bl lbl_8000738C
/* 801C6EAC 001C2CEC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6EB0 001C2CF0  7C 08 03 A6 */	mtlr r0
/* 801C6EB4 001C2CF4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6EB8 001C2CF8  4E 80 00 20 */	blr
.global SUBI32__Q26mintvm6RegsetFUcUcUc
SUBI32__Q26mintvm6RegsetFUcUcUc:
/* 801C6EBC 001C2CFC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6EC0 001C2D00  7C 08 02 A6 */	mflr r0
/* 801C6EC4 001C2D04  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6EC8 001C2D08  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6ECC 001C2D0C  4B E4 04 75 */	bl lbl_80007340
/* 801C6ED0 001C2D10  7C 7C 1B 78 */	mr r28, r3
/* 801C6ED4 001C2D14  7C 9D 23 78 */	mr r29, r4
/* 801C6ED8 001C2D18  7C DE 33 78 */	mr r30, r6
/* 801C6EDC 001C2D1C  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C6EE0 001C2D20  4B FF FC FD */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6EE4 001C2D24  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C6EE8 001C2D28  7F 83 E3 78 */	mr r3, r28
/* 801C6EEC 001C2D2C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6EF0 001C2D30  4B FF FC ED */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6EF4 001C2D34  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C6EF8 001C2D38  7F E0 F8 50 */	subf r31, r0, r31
/* 801C6EFC 001C2D3C  7F 83 E3 78 */	mr r3, r28
/* 801C6F00 001C2D40  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C6F04 001C2D44  4B FF FC 09 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6F08 001C2D48  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6F0C 001C2D4C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6F10 001C2D50  4B E4 04 7D */	bl lbl_8000738C
/* 801C6F14 001C2D54  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6F18 001C2D58  7C 08 03 A6 */	mtlr r0
/* 801C6F1C 001C2D5C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6F20 001C2D60  4E 80 00 20 */	blr
.global MULS32__Q26mintvm6RegsetFUcUcUc
MULS32__Q26mintvm6RegsetFUcUcUc:
/* 801C6F24 001C2D64  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C6F28 001C2D68  7C 08 02 A6 */	mflr r0
/* 801C6F2C 001C2D6C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C6F30 001C2D70  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6F34 001C2D74  4B E4 04 0D */	bl lbl_80007340
/* 801C6F38 001C2D78  7C 7C 1B 78 */	mr r28, r3
/* 801C6F3C 001C2D7C  7C 9D 23 78 */	mr r29, r4
/* 801C6F40 001C2D80  7C BE 2B 78 */	mr r30, r5
/* 801C6F44 001C2D84  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C6F48 001C2D88  4B FF FC 95 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6F4C 001C2D8C  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C6F50 001C2D90  7F 83 E3 78 */	mr r3, r28
/* 801C6F54 001C2D94  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6F58 001C2D98  4B FF FC 85 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6F5C 001C2D9C  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C6F60 001C2DA0  7F E0 F9 D6 */	mullw r31, r0, r31
/* 801C6F64 001C2DA4  7F 83 E3 78 */	mr r3, r28
/* 801C6F68 001C2DA8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C6F6C 001C2DAC  4B FF FB A1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C6F70 001C2DB0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C6F74 001C2DB4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C6F78 001C2DB8  4B E4 04 15 */	bl lbl_8000738C
/* 801C6F7C 001C2DBC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C6F80 001C2DC0  7C 08 03 A6 */	mtlr r0
/* 801C6F84 001C2DC4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C6F88 001C2DC8  4E 80 00 20 */	blr
.global DIVS32__Q26mintvm6RegsetFUcUcUc
DIVS32__Q26mintvm6RegsetFUcUcUc:
/* 801C6F8C 001C2DCC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C6F90 001C2DD0  7C 08 02 A6 */	mflr r0
/* 801C6F94 001C2DD4  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C6F98 001C2DD8  39 61 00 30 */	addi r11, r1, 0x30
/* 801C6F9C 001C2DDC  4B E4 03 A1 */	bl lbl_8000733C
/* 801C6FA0 001C2DE0  7C 7B 1B 78 */	mr r27, r3
/* 801C6FA4 001C2DE4  7C 9C 23 78 */	mr r28, r4
/* 801C6FA8 001C2DE8  7C BD 2B 78 */	mr r29, r5
/* 801C6FAC 001C2DEC  7C DE 33 78 */	mr r30, r6
/* 801C6FB0 001C2DF0  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C6FB4 001C2DF4  4B FF FC 29 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6FB8 001C2DF8  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C6FBC 001C2DFC  C8 22 9C 70 */	lfd f1, "@51103"@sda21(r2)
/* 801C6FC0 001C2E00  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 801C6FC4 001C2E04  90 01 00 0C */	stw r0, 0xc(r1)
/* 801C6FC8 001C2E08  3C 00 43 30 */	lis r0, 0x4330
/* 801C6FCC 001C2E0C  90 01 00 08 */	stw r0, 0x8(r1)
/* 801C6FD0 001C2E10  C8 01 00 08 */	lfd f0, 0x8(r1)
/* 801C6FD4 001C2E14  EC 20 08 28 */	fsubs f1, f0, f1
/* 801C6FD8 001C2E18  C0 02 9C 68 */	lfs f0, "@51099_8055FBE8"@sda21(r2)
/* 801C6FDC 001C2E1C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 801C6FE0 001C2E20  40 82 00 4C */	bne lbl_801C702C
/* 801C6FE4 001C2E24  7F 63 DB 78 */	mr r3, r27
/* 801C6FE8 001C2E28  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C6FEC 001C2E2C  4B FF FB F1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C6FF0 001C2E30  7C 7F 1B 78 */	mr r31, r3
/* 801C6FF4 001C2E34  7F 63 DB 78 */	mr r3, r27
/* 801C6FF8 001C2E38  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C6FFC 001C2E3C  4B FF FB E1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7000 001C2E40  7C 67 1B 78 */	mr r7, r3
/* 801C7004 001C2E44  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C7008 001C2E48  38 63 BE 98 */	addi r3, r3, "@51070_8045BE98"@l
/* 801C700C 001C2E4C  38 80 00 BE */	li r4, 0xbe
/* 801C7010 001C2E50  3C A0 80 46 */	lis r5, "@51100"@ha
/* 801C7014 001C2E54  38 A5 BE B8 */	addi r5, r5, "@51100"@l
/* 801C7018 001C2E58  57 86 06 3E */	clrlwi r6, r28, 24
/* 801C701C 001C2E5C  80 E7 00 00 */	lwz r7, 0x0(r7)
/* 801C7020 001C2E60  81 1F 00 00 */	lwz r8, 0x0(r31)
/* 801C7024 001C2E64  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C7028 001C2E68  4B FF EF 7D */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C702C
lbl_801C702C:
/* 801C702C 001C2E6C  7F 63 DB 78 */	mr r3, r27
/* 801C7030 001C2E70  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7034 001C2E74  4B FF FB A9 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7038 001C2E78  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C703C 001C2E7C  7F 63 DB 78 */	mr r3, r27
/* 801C7040 001C2E80  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7044 001C2E84  4B FF FB 99 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7048 001C2E88  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C704C 001C2E8C  7F E0 FB D6 */	divw r31, r0, r31
/* 801C7050 001C2E90  7F 63 DB 78 */	mr r3, r27
/* 801C7054 001C2E94  57 84 06 3E */	clrlwi r4, r28, 24
/* 801C7058 001C2E98  4B FF FA B5 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C705C 001C2E9C  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7060 001C2EA0  39 61 00 30 */	addi r11, r1, 0x30
/* 801C7064 001C2EA4  4B E4 03 25 */	bl lbl_80007388
/* 801C7068 001C2EA8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C706C 001C2EAC  7C 08 03 A6 */	mtlr r0
/* 801C7070 001C2EB0  38 21 00 30 */	addi r1, r1, 0x30
/* 801C7074 001C2EB4  4E 80 00 20 */	blr
.global MODS32__Q26mintvm6RegsetFUcUcUc
MODS32__Q26mintvm6RegsetFUcUcUc:
/* 801C7078 001C2EB8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C707C 001C2EBC  7C 08 02 A6 */	mflr r0
/* 801C7080 001C2EC0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7084 001C2EC4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7088 001C2EC8  4B E4 02 B9 */	bl lbl_80007340
/* 801C708C 001C2ECC  7C 7C 1B 78 */	mr r28, r3
/* 801C7090 001C2ED0  7C 9D 23 78 */	mr r29, r4
/* 801C7094 001C2ED4  7C BE 2B 78 */	mr r30, r5
/* 801C7098 001C2ED8  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C709C 001C2EDC  4B FF FB 41 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C70A0 001C2EE0  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C70A4 001C2EE4  7F 83 E3 78 */	mr r3, r28
/* 801C70A8 001C2EE8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C70AC 001C2EEC  4B FF FB 31 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C70B0 001C2EF0  80 63 00 00 */	lwz r3, 0x0(r3)
/* 801C70B4 001C2EF4  7C 03 FB D6 */	divw r0, r3, r31
/* 801C70B8 001C2EF8  7C 00 F9 D6 */	mullw r0, r0, r31
/* 801C70BC 001C2EFC  7F E0 18 50 */	subf r31, r0, r3
/* 801C70C0 001C2F00  7F 83 E3 78 */	mr r3, r28
/* 801C70C4 001C2F04  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C70C8 001C2F08  4B FF FA 45 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C70CC 001C2F0C  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C70D0 001C2F10  39 61 00 20 */	addi r11, r1, 0x20
/* 801C70D4 001C2F14  4B E4 02 B9 */	bl lbl_8000738C
/* 801C70D8 001C2F18  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C70DC 001C2F1C  7C 08 03 A6 */	mtlr r0
/* 801C70E0 001C2F20  38 21 00 20 */	addi r1, r1, 0x20
/* 801C70E4 001C2F24  4E 80 00 20 */	blr
.global INCI32__Q26mintvm6RegsetFUc
INCI32__Q26mintvm6RegsetFUc:
/* 801C70E8 001C2F28  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C70EC 001C2F2C  7C 08 02 A6 */	mflr r0
/* 801C70F0 001C2F30  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C70F4 001C2F34  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C70F8 001C2F38  4B FF FA 15 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C70FC 001C2F3C  80 83 00 00 */	lwz r4, 0x0(r3)
/* 801C7100 001C2F40  38 04 00 01 */	addi r0, r4, 0x1
/* 801C7104 001C2F44  90 03 00 00 */	stw r0, 0x0(r3)
/* 801C7108 001C2F48  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C710C 001C2F4C  7C 08 03 A6 */	mtlr r0
/* 801C7110 001C2F50  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7114 001C2F54  4E 80 00 20 */	blr
.global DECI32__Q26mintvm6RegsetFUc
DECI32__Q26mintvm6RegsetFUc:
/* 801C7118 001C2F58  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C711C 001C2F5C  7C 08 02 A6 */	mflr r0
/* 801C7120 001C2F60  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7124 001C2F64  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C7128 001C2F68  4B FF F9 E5 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C712C 001C2F6C  80 83 00 00 */	lwz r4, 0x0(r3)
/* 801C7130 001C2F70  38 04 FF FF */	addi r0, r4, -0x1
/* 801C7134 001C2F74  90 03 00 00 */	stw r0, 0x0(r3)
/* 801C7138 001C2F78  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C713C 001C2F7C  7C 08 03 A6 */	mtlr r0
/* 801C7140 001C2F80  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7144 001C2F84  4E 80 00 20 */	blr
.global NEGS32__Q26mintvm6RegsetFUcUc
NEGS32__Q26mintvm6RegsetFUcUc:
/* 801C7148 001C2F88  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C714C 001C2F8C  7C 08 02 A6 */	mflr r0
/* 801C7150 001C2F90  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7154 001C2F94  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7158 001C2F98  4B E4 01 ED */	bl lbl_80007344
/* 801C715C 001C2F9C  7C 7D 1B 78 */	mr r29, r3
/* 801C7160 001C2FA0  7C 9E 23 78 */	mr r30, r4
/* 801C7164 001C2FA4  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C7168 001C2FA8  4B FF FA 75 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C716C 001C2FAC  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7170 001C2FB0  7F E0 00 D0 */	neg r31, r0
/* 801C7174 001C2FB4  7F A3 EB 78 */	mr r3, r29
/* 801C7178 001C2FB8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C717C 001C2FBC  4B FF F9 91 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7180 001C2FC0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7184 001C2FC4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7188 001C2FC8  4B E4 02 09 */	bl lbl_80007390
/* 801C718C 001C2FCC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7190 001C2FD0  7C 08 03 A6 */	mtlr r0
/* 801C7194 001C2FD4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7198 001C2FD8  4E 80 00 20 */	blr
.global ADDF32__Q26mintvm6RegsetFUcUcUc
ADDF32__Q26mintvm6RegsetFUcUcUc:
/* 801C719C 001C2FDC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C71A0 001C2FE0  7C 08 02 A6 */	mflr r0
/* 801C71A4 001C2FE4  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C71A8 001C2FE8  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C71AC 001C2FEC  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C71B0 001C2FF0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C71B4 001C2FF4  4B E4 01 91 */	bl lbl_80007344
/* 801C71B8 001C2FF8  7C 7D 1B 78 */	mr r29, r3
/* 801C71BC 001C2FFC  7C 9E 23 78 */	mr r30, r4
/* 801C71C0 001C3000  7C BF 2B 78 */	mr r31, r5
/* 801C71C4 001C3004  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C71C8 001C3008  4B FF FA 15 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C71CC 001C300C  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C71D0 001C3010  7F A3 EB 78 */	mr r3, r29
/* 801C71D4 001C3014  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C71D8 001C3018  4B FF FA 05 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C71DC 001C301C  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C71E0 001C3020  EF E0 F8 2A */	fadds f31, f0, f31
/* 801C71E4 001C3024  7F A3 EB 78 */	mr r3, r29
/* 801C71E8 001C3028  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C71EC 001C302C  4B FF F9 21 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C71F0 001C3030  D3 E3 00 00 */	stfs f31, 0x0(r3)
/* 801C71F4 001C3034  38 00 00 28 */	li r0, 0x28
/* 801C71F8 001C3038  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C71FC 001C303C  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C7200 001C3040  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7204 001C3044  4B E4 01 8D */	bl lbl_80007390
/* 801C7208 001C3048  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C720C 001C304C  7C 08 03 A6 */	mtlr r0
/* 801C7210 001C3050  38 21 00 30 */	addi r1, r1, 0x30
/* 801C7214 001C3054  4E 80 00 20 */	blr
.global SUBF32__Q26mintvm6RegsetFUcUcUc
SUBF32__Q26mintvm6RegsetFUcUcUc:
/* 801C7218 001C3058  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C721C 001C305C  7C 08 02 A6 */	mflr r0
/* 801C7220 001C3060  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C7224 001C3064  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C7228 001C3068  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C722C 001C306C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7230 001C3070  4B E4 01 15 */	bl lbl_80007344
/* 801C7234 001C3074  7C 7D 1B 78 */	mr r29, r3
/* 801C7238 001C3078  7C 9E 23 78 */	mr r30, r4
/* 801C723C 001C307C  7C BF 2B 78 */	mr r31, r5
/* 801C7240 001C3080  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7244 001C3084  4B FF F9 99 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7248 001C3088  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C724C 001C308C  7F A3 EB 78 */	mr r3, r29
/* 801C7250 001C3090  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C7254 001C3094  4B FF F9 89 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7258 001C3098  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C725C 001C309C  EF E0 F8 28 */	fsubs f31, f0, f31
/* 801C7260 001C30A0  7F A3 EB 78 */	mr r3, r29
/* 801C7264 001C30A4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7268 001C30A8  4B FF F8 A5 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C726C 001C30AC  D3 E3 00 00 */	stfs f31, 0x0(r3)
/* 801C7270 001C30B0  38 00 00 28 */	li r0, 0x28
/* 801C7274 001C30B4  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C7278 001C30B8  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C727C 001C30BC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7280 001C30C0  4B E4 01 11 */	bl lbl_80007390
/* 801C7284 001C30C4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C7288 001C30C8  7C 08 03 A6 */	mtlr r0
/* 801C728C 001C30CC  38 21 00 30 */	addi r1, r1, 0x30
/* 801C7290 001C30D0  4E 80 00 20 */	blr
.global MULF32__Q26mintvm6RegsetFUcUcUc
MULF32__Q26mintvm6RegsetFUcUcUc:
/* 801C7294 001C30D4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C7298 001C30D8  7C 08 02 A6 */	mflr r0
/* 801C729C 001C30DC  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C72A0 001C30E0  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C72A4 001C30E4  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C72A8 001C30E8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C72AC 001C30EC  4B E4 00 99 */	bl lbl_80007344
/* 801C72B0 001C30F0  7C 7D 1B 78 */	mr r29, r3
/* 801C72B4 001C30F4  7C 9E 23 78 */	mr r30, r4
/* 801C72B8 001C30F8  7C BF 2B 78 */	mr r31, r5
/* 801C72BC 001C30FC  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C72C0 001C3100  4B FF F9 1D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C72C4 001C3104  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C72C8 001C3108  7F A3 EB 78 */	mr r3, r29
/* 801C72CC 001C310C  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C72D0 001C3110  4B FF F9 0D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C72D4 001C3114  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C72D8 001C3118  EF E0 07 F2 */	fmuls f31, f0, f31
/* 801C72DC 001C311C  7F A3 EB 78 */	mr r3, r29
/* 801C72E0 001C3120  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C72E4 001C3124  4B FF F8 29 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C72E8 001C3128  D3 E3 00 00 */	stfs f31, 0x0(r3)
/* 801C72EC 001C312C  38 00 00 28 */	li r0, 0x28
/* 801C72F0 001C3130  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C72F4 001C3134  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C72F8 001C3138  39 61 00 20 */	addi r11, r1, 0x20
/* 801C72FC 001C313C  4B E4 00 95 */	bl lbl_80007390
/* 801C7300 001C3140  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C7304 001C3144  7C 08 03 A6 */	mtlr r0
/* 801C7308 001C3148  38 21 00 30 */	addi r1, r1, 0x30
/* 801C730C 001C314C  4E 80 00 20 */	blr
.global DIVF32__Q26mintvm6RegsetFUcUcUc
DIVF32__Q26mintvm6RegsetFUcUcUc:
/* 801C7310 001C3150  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C7314 001C3154  7C 08 02 A6 */	mflr r0
/* 801C7318 001C3158  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C731C 001C315C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C7320 001C3160  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C7324 001C3164  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7328 001C3168  4B E4 00 19 */	bl lbl_80007340
/* 801C732C 001C316C  7C 7C 1B 78 */	mr r28, r3
/* 801C7330 001C3170  7C 9D 23 78 */	mr r29, r4
/* 801C7334 001C3174  7C BE 2B 78 */	mr r30, r5
/* 801C7338 001C3178  7C DF 33 78 */	mr r31, r6
/* 801C733C 001C317C  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7340 001C3180  4B FF F8 9D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7344 001C3184  C0 23 00 00 */	lfs f1, 0x0(r3)
/* 801C7348 001C3188  C0 02 9C 68 */	lfs f0, "@51099_8055FBE8"@sda21(r2)
/* 801C734C 001C318C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 801C7350 001C3190  40 82 00 48 */	bne lbl_801C7398
/* 801C7354 001C3194  7F 83 E3 78 */	mr r3, r28
/* 801C7358 001C3198  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C735C 001C319C  4B FF F8 81 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7360 001C31A0  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C7364 001C31A4  7F 83 E3 78 */	mr r3, r28
/* 801C7368 001C31A8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C736C 001C31AC  4B FF F8 71 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7370 001C31B0  C0 23 00 00 */	lfs f1, 0x0(r3)
/* 801C7374 001C31B4  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C7378 001C31B8  38 63 BE 98 */	addi r3, r3, "@51070_8045BE98"@l
/* 801C737C 001C31BC  38 80 00 E7 */	li r4, 0xe7
/* 801C7380 001C31C0  3C A0 80 46 */	lis r5, "@51120"@ha
/* 801C7384 001C31C4  38 A5 BE F8 */	addi r5, r5, "@51120"@l
/* 801C7388 001C31C8  57 A6 06 3E */	clrlwi r6, r29, 24
/* 801C738C 001C31CC  FC 40 F8 90 */	fmr f2, f31
/* 801C7390 001C31D0  4C C6 32 42 */	crset 4*cr1+eq
/* 801C7394 001C31D4  4B FF EC 11 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C7398
lbl_801C7398:
/* 801C7398 001C31D8  7F 83 E3 78 */	mr r3, r28
/* 801C739C 001C31DC  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C73A0 001C31E0  4B FF F8 3D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C73A4 001C31E4  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C73A8 001C31E8  7F 83 E3 78 */	mr r3, r28
/* 801C73AC 001C31EC  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C73B0 001C31F0  4B FF F8 2D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C73B4 001C31F4  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C73B8 001C31F8  EF E0 F8 24 */	fdivs f31, f0, f31
/* 801C73BC 001C31FC  7F 83 E3 78 */	mr r3, r28
/* 801C73C0 001C3200  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C73C4 001C3204  4B FF F7 49 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C73C8 001C3208  D3 E3 00 00 */	stfs f31, 0x0(r3)
/* 801C73CC 001C320C  38 00 00 28 */	li r0, 0x28
/* 801C73D0 001C3210  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C73D4 001C3214  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C73D8 001C3218  39 61 00 20 */	addi r11, r1, 0x20
/* 801C73DC 001C321C  4B E3 FF B1 */	bl lbl_8000738C
/* 801C73E0 001C3220  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C73E4 001C3224  7C 08 03 A6 */	mtlr r0
/* 801C73E8 001C3228  38 21 00 30 */	addi r1, r1, 0x30
/* 801C73EC 001C322C  4E 80 00 20 */	blr
.global INCF32__Q26mintvm6RegsetFUc
INCF32__Q26mintvm6RegsetFUc:
/* 801C73F0 001C3230  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C73F4 001C3234  7C 08 02 A6 */	mflr r0
/* 801C73F8 001C3238  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C73FC 001C323C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C7400 001C3240  4B FF F7 0D */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7404 001C3244  C0 23 00 00 */	lfs f1, 0x0(r3)
/* 801C7408 001C3248  C0 02 9C 78 */	lfs f0, "@51123"@sda21(r2)
/* 801C740C 001C324C  EC 01 00 2A */	fadds f0, f1, f0
/* 801C7410 001C3250  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 801C7414 001C3254  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7418 001C3258  7C 08 03 A6 */	mtlr r0
/* 801C741C 001C325C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7420 001C3260  4E 80 00 20 */	blr
.global DECF32__Q26mintvm6RegsetFUc
DECF32__Q26mintvm6RegsetFUc:
/* 801C7424 001C3264  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7428 001C3268  7C 08 02 A6 */	mflr r0
/* 801C742C 001C326C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7430 001C3270  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C7434 001C3274  4B FF F6 D9 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7438 001C3278  C0 23 00 00 */	lfs f1, 0x0(r3)
/* 801C743C 001C327C  C0 02 9C 78 */	lfs f0, "@51123"@sda21(r2)
/* 801C7440 001C3280  EC 01 00 28 */	fsubs f0, f1, f0
/* 801C7444 001C3284  D0 03 00 00 */	stfs f0, 0x0(r3)
/* 801C7448 001C3288  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C744C 001C328C  7C 08 03 A6 */	mtlr r0
/* 801C7450 001C3290  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7454 001C3294  4E 80 00 20 */	blr
.global NEGF32__Q26mintvm6RegsetFUcUc
NEGF32__Q26mintvm6RegsetFUcUc:
/* 801C7458 001C3298  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C745C 001C329C  7C 08 02 A6 */	mflr r0
/* 801C7460 001C32A0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7464 001C32A4  DB E1 00 10 */	stfd f31, 0x10(r1)
/* 801C7468 001C32A8  F3 E1 00 18 */	psq_st f31, 0x18(r1), 0, qr0
/* 801C746C 001C32AC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C7470 001C32B0  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C7474 001C32B4  7C 7E 1B 78 */	mr r30, r3
/* 801C7478 001C32B8  7C 9F 23 78 */	mr r31, r4
/* 801C747C 001C32BC  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C7480 001C32C0  4B FF F7 5D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7484 001C32C4  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C7488 001C32C8  FF E0 00 50 */	fneg f31, f0
/* 801C748C 001C32CC  7F C3 F3 78 */	mr r3, r30
/* 801C7490 001C32D0  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C7494 001C32D4  4B FF F6 79 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7498 001C32D8  D3 E3 00 00 */	stfs f31, 0x0(r3)
/* 801C749C 001C32DC  38 00 00 18 */	li r0, 0x18
/* 801C74A0 001C32E0  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C74A4 001C32E4  CB E1 00 10 */	lfd f31, 0x10(r1)
/* 801C74A8 001C32E8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C74AC 001C32EC  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C74B0 001C32F0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C74B4 001C32F4  7C 08 03 A6 */	mtlr r0
/* 801C74B8 001C32F8  38 21 00 20 */	addi r1, r1, 0x20
/* 801C74BC 001C32FC  4E 80 00 20 */	blr
.global LTS32__Q26mintvm6RegsetFUcUcUc
LTS32__Q26mintvm6RegsetFUcUcUc:
/* 801C74C0 001C3300  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C74C4 001C3304  7C 08 02 A6 */	mflr r0
/* 801C74C8 001C3308  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C74CC 001C330C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C74D0 001C3310  4B E3 FE 71 */	bl lbl_80007340
/* 801C74D4 001C3314  7C 7C 1B 78 */	mr r28, r3
/* 801C74D8 001C3318  7C 9D 23 78 */	mr r29, r4
/* 801C74DC 001C331C  7C BE 2B 78 */	mr r30, r5
/* 801C74E0 001C3320  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C74E4 001C3324  4B FF F6 F9 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C74E8 001C3328  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C74EC 001C332C  7F 83 E3 78 */	mr r3, r28
/* 801C74F0 001C3330  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C74F4 001C3334  4B FF F6 E9 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C74F8 001C3338  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C74FC 001C333C  7F E0 02 78 */	xor r0, r31, r0
/* 801C7500 001C3340  7C 03 0E 70 */	srawi r3, r0, 1
/* 801C7504 001C3344  7C 00 F8 38 */	and r0, r0, r31
/* 801C7508 001C3348  7C 00 18 50 */	subf r0, r0, r3
/* 801C750C 001C334C  54 1F 0F FE */	srwi r31, r0, 31
/* 801C7510 001C3350  7F 83 E3 78 */	mr r3, r28
/* 801C7514 001C3354  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7518 001C3358  4B FF F5 F5 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C751C 001C335C  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7520 001C3360  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7524 001C3364  4B E3 FE 69 */	bl lbl_8000738C
/* 801C7528 001C3368  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C752C 001C336C  7C 08 03 A6 */	mtlr r0
/* 801C7530 001C3370  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7534 001C3374  4E 80 00 20 */	blr
.global LES32__Q26mintvm6RegsetFUcUcUc
LES32__Q26mintvm6RegsetFUcUcUc:
/* 801C7538 001C3378  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C753C 001C337C  7C 08 02 A6 */	mflr r0
/* 801C7540 001C3380  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7544 001C3384  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7548 001C3388  4B E3 FD F9 */	bl lbl_80007340
/* 801C754C 001C338C  7C 7C 1B 78 */	mr r28, r3
/* 801C7550 001C3390  7C 9D 23 78 */	mr r29, r4
/* 801C7554 001C3394  7C BE 2B 78 */	mr r30, r5
/* 801C7558 001C3398  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C755C 001C339C  4B FF F6 81 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7560 001C33A0  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7564 001C33A4  7F 83 E3 78 */	mr r3, r28
/* 801C7568 001C33A8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C756C 001C33AC  4B FF F6 71 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7570 001C33B0  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7574 001C33B4  7F E4 FE 70 */	srawi r4, r31, 31
/* 801C7578 001C33B8  54 03 0F FE */	srwi r3, r0, 31
/* 801C757C 001C33BC  7C 00 F8 10 */	subfc r0, r0, r31
/* 801C7580 001C33C0  7F E4 19 14 */	adde r31, r4, r3
/* 801C7584 001C33C4  7F 83 E3 78 */	mr r3, r28
/* 801C7588 001C33C8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C758C 001C33CC  4B FF F5 81 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7590 001C33D0  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7594 001C33D4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7598 001C33D8  4B E3 FD F5 */	bl lbl_8000738C
/* 801C759C 001C33DC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C75A0 001C33E0  7C 08 03 A6 */	mtlr r0
/* 801C75A4 001C33E4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C75A8 001C33E8  4E 80 00 20 */	blr
.global EQI32__Q26mintvm6RegsetFUcUcUc
EQI32__Q26mintvm6RegsetFUcUcUc:
/* 801C75AC 001C33EC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C75B0 001C33F0  7C 08 02 A6 */	mflr r0
/* 801C75B4 001C33F4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C75B8 001C33F8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C75BC 001C33FC  4B E3 FD 85 */	bl lbl_80007340
/* 801C75C0 001C3400  7C 7C 1B 78 */	mr r28, r3
/* 801C75C4 001C3404  7C 9D 23 78 */	mr r29, r4
/* 801C75C8 001C3408  7C BE 2B 78 */	mr r30, r5
/* 801C75CC 001C340C  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C75D0 001C3410  4B FF F6 0D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C75D4 001C3414  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C75D8 001C3418  7F 83 E3 78 */	mr r3, r28
/* 801C75DC 001C341C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C75E0 001C3420  4B FF F5 FD */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C75E4 001C3424  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C75E8 001C3428  7C 00 F8 50 */	subf r0, r0, r31
/* 801C75EC 001C342C  7C 00 00 34 */	cntlzw r0, r0
/* 801C75F0 001C3430  54 1F D9 7E */	srwi r31, r0, 5
/* 801C75F4 001C3434  7F 83 E3 78 */	mr r3, r28
/* 801C75F8 001C3438  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C75FC 001C343C  4B FF F5 11 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7600 001C3440  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7604 001C3444  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7608 001C3448  4B E3 FD 85 */	bl lbl_8000738C
/* 801C760C 001C344C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7610 001C3450  7C 08 03 A6 */	mtlr r0
/* 801C7614 001C3454  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7618 001C3458  4E 80 00 20 */	blr
.global NEI32__Q26mintvm6RegsetFUcUcUc
NEI32__Q26mintvm6RegsetFUcUcUc:
/* 801C761C 001C345C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7620 001C3460  7C 08 02 A6 */	mflr r0
/* 801C7624 001C3464  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7628 001C3468  39 61 00 20 */	addi r11, r1, 0x20
/* 801C762C 001C346C  4B E3 FD 15 */	bl lbl_80007340
/* 801C7630 001C3470  7C 7C 1B 78 */	mr r28, r3
/* 801C7634 001C3474  7C 9D 23 78 */	mr r29, r4
/* 801C7638 001C3478  7C BE 2B 78 */	mr r30, r5
/* 801C763C 001C347C  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7640 001C3480  4B FF F5 9D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7644 001C3484  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7648 001C3488  7F 83 E3 78 */	mr r3, r28
/* 801C764C 001C348C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7650 001C3490  4B FF F5 8D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7654 001C3494  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7658 001C3498  7C 60 F8 50 */	subf r3, r0, r31
/* 801C765C 001C349C  30 03 FF FF */	addic r0, r3, -0x1
/* 801C7660 001C34A0  7F E0 19 10 */	subfe r31, r0, r3
/* 801C7664 001C34A4  7F 83 E3 78 */	mr r3, r28
/* 801C7668 001C34A8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C766C 001C34AC  4B FF F4 A1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7670 001C34B0  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7674 001C34B4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7678 001C34B8  4B E3 FD 15 */	bl lbl_8000738C
/* 801C767C 001C34BC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7680 001C34C0  7C 08 03 A6 */	mtlr r0
/* 801C7684 001C34C4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7688 001C34C8  4E 80 00 20 */	blr
.global LTF32__Q26mintvm6RegsetFUcUcUc
LTF32__Q26mintvm6RegsetFUcUcUc:
/* 801C768C 001C34CC  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C7690 001C34D0  7C 08 02 A6 */	mflr r0
/* 801C7694 001C34D4  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C7698 001C34D8  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C769C 001C34DC  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C76A0 001C34E0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C76A4 001C34E4  4B E3 FC A1 */	bl lbl_80007344
/* 801C76A8 001C34E8  7C 7D 1B 78 */	mr r29, r3
/* 801C76AC 001C34EC  7C 9E 23 78 */	mr r30, r4
/* 801C76B0 001C34F0  7C BF 2B 78 */	mr r31, r5
/* 801C76B4 001C34F4  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C76B8 001C34F8  4B FF F5 25 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C76BC 001C34FC  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C76C0 001C3500  7F A3 EB 78 */	mr r3, r29
/* 801C76C4 001C3504  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C76C8 001C3508  4B FF F5 15 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C76CC 001C350C  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C76D0 001C3510  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 801C76D4 001C3514  7F E0 00 26 */	mfcr r31
/* 801C76D8 001C3518  57 FF 0F FE */	srwi r31, r31, 31
/* 801C76DC 001C351C  7F A3 EB 78 */	mr r3, r29
/* 801C76E0 001C3520  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C76E4 001C3524  4B FF F4 29 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C76E8 001C3528  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C76EC 001C352C  38 00 00 28 */	li r0, 0x28
/* 801C76F0 001C3530  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C76F4 001C3534  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C76F8 001C3538  39 61 00 20 */	addi r11, r1, 0x20
/* 801C76FC 001C353C  4B E3 FC 95 */	bl lbl_80007390
/* 801C7700 001C3540  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C7704 001C3544  7C 08 03 A6 */	mtlr r0
/* 801C7708 001C3548  38 21 00 30 */	addi r1, r1, 0x30
/* 801C770C 001C354C  4E 80 00 20 */	blr
.global LEF32__Q26mintvm6RegsetFUcUcUc
LEF32__Q26mintvm6RegsetFUcUcUc:
/* 801C7710 001C3550  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C7714 001C3554  7C 08 02 A6 */	mflr r0
/* 801C7718 001C3558  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C771C 001C355C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C7720 001C3560  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C7724 001C3564  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7728 001C3568  4B E3 FC 1D */	bl lbl_80007344
/* 801C772C 001C356C  7C 7D 1B 78 */	mr r29, r3
/* 801C7730 001C3570  7C 9E 23 78 */	mr r30, r4
/* 801C7734 001C3574  7C BF 2B 78 */	mr r31, r5
/* 801C7738 001C3578  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C773C 001C357C  4B FF F4 A1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7740 001C3580  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C7744 001C3584  7F A3 EB 78 */	mr r3, r29
/* 801C7748 001C3588  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C774C 001C358C  4B FF F4 91 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7750 001C3590  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C7754 001C3594  FC 00 F8 40 */	fcmpo cr0, f0, f31
/* 801C7758 001C3598  4C 40 13 82 */	cror eq, lt, eq
/* 801C775C 001C359C  7F E0 00 26 */	mfcr r31
/* 801C7760 001C35A0  57 FF 1F FE */	extrwi r31, r31, 1, 2
/* 801C7764 001C35A4  7F A3 EB 78 */	mr r3, r29
/* 801C7768 001C35A8  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C776C 001C35AC  4B FF F3 A1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7770 001C35B0  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7774 001C35B4  38 00 00 28 */	li r0, 0x28
/* 801C7778 001C35B8  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C777C 001C35BC  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C7780 001C35C0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7784 001C35C4  4B E3 FC 0D */	bl lbl_80007390
/* 801C7788 001C35C8  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C778C 001C35CC  7C 08 03 A6 */	mtlr r0
/* 801C7790 001C35D0  38 21 00 30 */	addi r1, r1, 0x30
/* 801C7794 001C35D4  4E 80 00 20 */	blr
.global EQF32__Q26mintvm6RegsetFUcUcUc
EQF32__Q26mintvm6RegsetFUcUcUc:
/* 801C7798 001C35D8  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C779C 001C35DC  7C 08 02 A6 */	mflr r0
/* 801C77A0 001C35E0  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C77A4 001C35E4  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C77A8 001C35E8  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C77AC 001C35EC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C77B0 001C35F0  4B E3 FB 95 */	bl lbl_80007344
/* 801C77B4 001C35F4  7C 7D 1B 78 */	mr r29, r3
/* 801C77B8 001C35F8  7C 9E 23 78 */	mr r30, r4
/* 801C77BC 001C35FC  7C BF 2B 78 */	mr r31, r5
/* 801C77C0 001C3600  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C77C4 001C3604  4B FF F4 19 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C77C8 001C3608  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C77CC 001C360C  7F A3 EB 78 */	mr r3, r29
/* 801C77D0 001C3610  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C77D4 001C3614  4B FF F4 09 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C77D8 001C3618  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C77DC 001C361C  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 801C77E0 001C3620  7F E0 00 26 */	mfcr r31
/* 801C77E4 001C3624  57 FF 1F FE */	extrwi r31, r31, 1, 2
/* 801C77E8 001C3628  7F A3 EB 78 */	mr r3, r29
/* 801C77EC 001C362C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C77F0 001C3630  4B FF F3 1D */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C77F4 001C3634  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C77F8 001C3638  38 00 00 28 */	li r0, 0x28
/* 801C77FC 001C363C  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C7800 001C3640  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C7804 001C3644  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7808 001C3648  4B E3 FB 89 */	bl lbl_80007390
/* 801C780C 001C364C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C7810 001C3650  7C 08 03 A6 */	mtlr r0
/* 801C7814 001C3654  38 21 00 30 */	addi r1, r1, 0x30
/* 801C7818 001C3658  4E 80 00 20 */	blr
.global NEF32__Q26mintvm6RegsetFUcUcUc
NEF32__Q26mintvm6RegsetFUcUcUc:
/* 801C781C 001C365C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801C7820 001C3660  7C 08 02 A6 */	mflr r0
/* 801C7824 001C3664  90 01 00 34 */	stw r0, 0x34(r1)
/* 801C7828 001C3668  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 801C782C 001C366C  F3 E1 00 28 */	psq_st f31, 0x28(r1), 0, qr0
/* 801C7830 001C3670  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7834 001C3674  4B E3 FB 11 */	bl lbl_80007344
/* 801C7838 001C3678  7C 7D 1B 78 */	mr r29, r3
/* 801C783C 001C367C  7C 9E 23 78 */	mr r30, r4
/* 801C7840 001C3680  7C BF 2B 78 */	mr r31, r5
/* 801C7844 001C3684  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7848 001C3688  4B FF F3 95 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C784C 001C368C  C3 E3 00 00 */	lfs f31, 0x0(r3)
/* 801C7850 001C3690  7F A3 EB 78 */	mr r3, r29
/* 801C7854 001C3694  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C7858 001C3698  4B FF F3 85 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C785C 001C369C  C0 03 00 00 */	lfs f0, 0x0(r3)
/* 801C7860 001C36A0  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 801C7864 001C36A4  7C 00 00 26 */	mfcr r0
/* 801C7868 001C36A8  54 00 1F FE */	extrwi r0, r0, 1, 2
/* 801C786C 001C36AC  68 1F 00 01 */	xori r31, r0, 0x1
/* 801C7870 001C36B0  7F A3 EB 78 */	mr r3, r29
/* 801C7874 001C36B4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7878 001C36B8  4B FF F2 95 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C787C 001C36BC  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7880 001C36C0  38 00 00 28 */	li r0, 0x28
/* 801C7884 001C36C4  13 E1 00 0C */	psq_lx f31, r1, r0, 0, qr0
/* 801C7888 001C36C8  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 801C788C 001C36CC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7890 001C36D0  4B E3 FB 01 */	bl lbl_80007390
/* 801C7894 001C36D4  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801C7898 001C36D8  7C 08 03 A6 */	mtlr r0
/* 801C789C 001C36DC  38 21 00 30 */	addi r1, r1, 0x30
/* 801C78A0 001C36E0  4E 80 00 20 */	blr
.global LTCMP__Q26mintvm6RegsetFUcUc
LTCMP__Q26mintvm6RegsetFUcUc:
/* 801C78A4 001C36E4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C78A8 001C36E8  7C 08 02 A6 */	mflr r0
/* 801C78AC 001C36EC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C78B0 001C36F0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C78B4 001C36F4  4B E3 FA 91 */	bl lbl_80007344
/* 801C78B8 001C36F8  7C 7D 1B 78 */	mr r29, r3
/* 801C78BC 001C36FC  7C 9E 23 78 */	mr r30, r4
/* 801C78C0 001C3700  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C78C4 001C3704  4B FF F3 19 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C78C8 001C3708  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C78CC 001C370C  54 1F 0F FE */	srwi r31, r0, 31
/* 801C78D0 001C3710  7F A3 EB 78 */	mr r3, r29
/* 801C78D4 001C3714  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C78D8 001C3718  4B FF F2 35 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C78DC 001C371C  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C78E0 001C3720  39 61 00 20 */	addi r11, r1, 0x20
/* 801C78E4 001C3724  4B E3 FA AD */	bl lbl_80007390
/* 801C78E8 001C3728  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C78EC 001C372C  7C 08 03 A6 */	mtlr r0
/* 801C78F0 001C3730  38 21 00 20 */	addi r1, r1, 0x20
/* 801C78F4 001C3734  4E 80 00 20 */	blr
.global LECMP__Q26mintvm6RegsetFUcUc
LECMP__Q26mintvm6RegsetFUcUc:
/* 801C78F8 001C3738  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C78FC 001C373C  7C 08 02 A6 */	mflr r0
/* 801C7900 001C3740  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7904 001C3744  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7908 001C3748  4B E3 FA 3D */	bl lbl_80007344
/* 801C790C 001C374C  7C 7D 1B 78 */	mr r29, r3
/* 801C7910 001C3750  7C 9E 23 78 */	mr r30, r4
/* 801C7914 001C3754  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C7918 001C3758  4B FF F2 C5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C791C 001C375C  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7920 001C3760  38 60 00 01 */	li r3, 0x1
/* 801C7924 001C3764  7C 00 00 34 */	cntlzw r0, r0
/* 801C7928 001C3768  5C 7F 07 FE */	rlwnm r31, r3, r0, 31, 31
/* 801C792C 001C376C  7F A3 EB 78 */	mr r3, r29
/* 801C7930 001C3770  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7934 001C3774  4B FF F1 D9 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7938 001C3778  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C793C 001C377C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7940 001C3780  4B E3 FA 51 */	bl lbl_80007390
/* 801C7944 001C3784  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7948 001C3788  7C 08 03 A6 */	mtlr r0
/* 801C794C 001C378C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7950 001C3790  4E 80 00 20 */	blr
.global EQBOOL__Q26mintvm6RegsetFUcUcUc
EQBOOL__Q26mintvm6RegsetFUcUcUc:
/* 801C7954 001C3794  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7958 001C3798  7C 08 02 A6 */	mflr r0
/* 801C795C 001C379C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7960 001C37A0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7964 001C37A4  4B E3 F9 DD */	bl lbl_80007340
/* 801C7968 001C37A8  7C 7C 1B 78 */	mr r28, r3
/* 801C796C 001C37AC  7C 9D 23 78 */	mr r29, r4
/* 801C7970 001C37B0  7C BE 2B 78 */	mr r30, r5
/* 801C7974 001C37B4  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7978 001C37B8  4B FF F2 65 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C797C 001C37BC  8B E3 00 00 */	lbz r31, 0x0(r3)
/* 801C7980 001C37C0  7F 83 E3 78 */	mr r3, r28
/* 801C7984 001C37C4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7988 001C37C8  4B FF F2 55 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C798C 001C37CC  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801C7990 001C37D0  7C 00 F8 50 */	subf r0, r0, r31
/* 801C7994 001C37D4  7C 00 00 34 */	cntlzw r0, r0
/* 801C7998 001C37D8  54 1F D9 7E */	srwi r31, r0, 5
/* 801C799C 001C37DC  7F 83 E3 78 */	mr r3, r28
/* 801C79A0 001C37E0  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C79A4 001C37E4  4B FF F1 69 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C79A8 001C37E8  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C79AC 001C37EC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C79B0 001C37F0  4B E3 F9 DD */	bl lbl_8000738C
/* 801C79B4 001C37F4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C79B8 001C37F8  7C 08 03 A6 */	mtlr r0
/* 801C79BC 001C37FC  38 21 00 20 */	addi r1, r1, 0x20
/* 801C79C0 001C3800  4E 80 00 20 */	blr
.global NEBOOL__Q26mintvm6RegsetFUcUcUc
NEBOOL__Q26mintvm6RegsetFUcUcUc:
/* 801C79C4 001C3804  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C79C8 001C3808  7C 08 02 A6 */	mflr r0
/* 801C79CC 001C380C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C79D0 001C3810  39 61 00 20 */	addi r11, r1, 0x20
/* 801C79D4 001C3814  4B E3 F9 6D */	bl lbl_80007340
/* 801C79D8 001C3818  7C 7C 1B 78 */	mr r28, r3
/* 801C79DC 001C381C  7C 9D 23 78 */	mr r29, r4
/* 801C79E0 001C3820  7C BE 2B 78 */	mr r30, r5
/* 801C79E4 001C3824  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C79E8 001C3828  4B FF F1 F5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C79EC 001C382C  8B E3 00 00 */	lbz r31, 0x0(r3)
/* 801C79F0 001C3830  7F 83 E3 78 */	mr r3, r28
/* 801C79F4 001C3834  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C79F8 001C3838  4B FF F1 E5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C79FC 001C383C  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801C7A00 001C3840  7C 60 F8 50 */	subf r3, r0, r31
/* 801C7A04 001C3844  30 03 FF FF */	addic r0, r3, -0x1
/* 801C7A08 001C3848  7F E0 19 10 */	subfe r31, r0, r3
/* 801C7A0C 001C384C  7F 83 E3 78 */	mr r3, r28
/* 801C7A10 001C3850  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7A14 001C3854  4B FF F0 F9 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7A18 001C3858  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7A1C 001C385C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7A20 001C3860  4B E3 F9 6D */	bl lbl_8000738C
/* 801C7A24 001C3864  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7A28 001C3868  7C 08 03 A6 */	mtlr r0
/* 801C7A2C 001C386C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7A30 001C3870  4E 80 00 20 */	blr
.global ANDI32__Q26mintvm6RegsetFUcUcUc
ANDI32__Q26mintvm6RegsetFUcUcUc:
/* 801C7A34 001C3874  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7A38 001C3878  7C 08 02 A6 */	mflr r0
/* 801C7A3C 001C387C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7A40 001C3880  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7A44 001C3884  4B E3 F8 FD */	bl lbl_80007340
/* 801C7A48 001C3888  7C 7C 1B 78 */	mr r28, r3
/* 801C7A4C 001C388C  7C 9D 23 78 */	mr r29, r4
/* 801C7A50 001C3890  7C BE 2B 78 */	mr r30, r5
/* 801C7A54 001C3894  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7A58 001C3898  4B FF F1 85 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7A5C 001C389C  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7A60 001C38A0  7F 83 E3 78 */	mr r3, r28
/* 801C7A64 001C38A4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7A68 001C38A8  4B FF F1 75 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7A6C 001C38AC  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7A70 001C38B0  7C 1F F8 38 */	and r31, r0, r31
/* 801C7A74 001C38B4  7F 83 E3 78 */	mr r3, r28
/* 801C7A78 001C38B8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7A7C 001C38BC  4B FF F0 91 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7A80 001C38C0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7A84 001C38C4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7A88 001C38C8  4B E3 F9 05 */	bl lbl_8000738C
/* 801C7A8C 001C38CC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7A90 001C38D0  7C 08 03 A6 */	mtlr r0
/* 801C7A94 001C38D4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7A98 001C38D8  4E 80 00 20 */	blr
.global ORI32__Q26mintvm6RegsetFUcUcUc
ORI32__Q26mintvm6RegsetFUcUcUc:
/* 801C7A9C 001C38DC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7AA0 001C38E0  7C 08 02 A6 */	mflr r0
/* 801C7AA4 001C38E4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7AA8 001C38E8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7AAC 001C38EC  4B E3 F8 95 */	bl lbl_80007340
/* 801C7AB0 001C38F0  7C 7C 1B 78 */	mr r28, r3
/* 801C7AB4 001C38F4  7C 9D 23 78 */	mr r29, r4
/* 801C7AB8 001C38F8  7C BE 2B 78 */	mr r30, r5
/* 801C7ABC 001C38FC  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7AC0 001C3900  4B FF F1 1D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7AC4 001C3904  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7AC8 001C3908  7F 83 E3 78 */	mr r3, r28
/* 801C7ACC 001C390C  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7AD0 001C3910  4B FF F1 0D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7AD4 001C3914  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7AD8 001C3918  7C 1F FB 78 */	or r31, r0, r31
/* 801C7ADC 001C391C  7F 83 E3 78 */	mr r3, r28
/* 801C7AE0 001C3920  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7AE4 001C3924  4B FF F0 29 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7AE8 001C3928  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7AEC 001C392C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7AF0 001C3930  4B E3 F8 9D */	bl lbl_8000738C
/* 801C7AF4 001C3934  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7AF8 001C3938  7C 08 03 A6 */	mtlr r0
/* 801C7AFC 001C393C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7B00 001C3940  4E 80 00 20 */	blr
.global XORI32__Q26mintvm6RegsetFUcUcUc
XORI32__Q26mintvm6RegsetFUcUcUc:
/* 801C7B04 001C3944  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7B08 001C3948  7C 08 02 A6 */	mflr r0
/* 801C7B0C 001C394C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7B10 001C3950  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7B14 001C3954  4B E3 F8 2D */	bl lbl_80007340
/* 801C7B18 001C3958  7C 7C 1B 78 */	mr r28, r3
/* 801C7B1C 001C395C  7C 9D 23 78 */	mr r29, r4
/* 801C7B20 001C3960  7C BE 2B 78 */	mr r30, r5
/* 801C7B24 001C3964  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7B28 001C3968  4B FF F0 B5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7B2C 001C396C  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7B30 001C3970  7F 83 E3 78 */	mr r3, r28
/* 801C7B34 001C3974  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7B38 001C3978  4B FF F0 A5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7B3C 001C397C  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7B40 001C3980  7C 1F FA 78 */	xor r31, r0, r31
/* 801C7B44 001C3984  7F 83 E3 78 */	mr r3, r28
/* 801C7B48 001C3988  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7B4C 001C398C  4B FF EF C1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7B50 001C3990  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7B54 001C3994  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7B58 001C3998  4B E3 F8 35 */	bl lbl_8000738C
/* 801C7B5C 001C399C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7B60 001C39A0  7C 08 03 A6 */	mtlr r0
/* 801C7B64 001C39A4  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7B68 001C39A8  4E 80 00 20 */	blr
.global NTI32__Q26mintvm6RegsetFUcUc
NTI32__Q26mintvm6RegsetFUcUc:
/* 801C7B6C 001C39AC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7B70 001C39B0  7C 08 02 A6 */	mflr r0
/* 801C7B74 001C39B4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7B78 001C39B8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7B7C 001C39BC  4B E3 F7 C9 */	bl lbl_80007344
/* 801C7B80 001C39C0  7C 7D 1B 78 */	mr r29, r3
/* 801C7B84 001C39C4  7C 9E 23 78 */	mr r30, r4
/* 801C7B88 001C39C8  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C7B8C 001C39CC  4B FF F0 51 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7B90 001C39D0  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7B94 001C39D4  7C 1F 00 F8 */	nor r31, r0, r0
/* 801C7B98 001C39D8  7F A3 EB 78 */	mr r3, r29
/* 801C7B9C 001C39DC  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7BA0 001C39E0  4B FF EF 6D */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7BA4 001C39E4  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7BA8 001C39E8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7BAC 001C39EC  4B E3 F7 E5 */	bl lbl_80007390
/* 801C7BB0 001C39F0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7BB4 001C39F4  7C 08 03 A6 */	mtlr r0
/* 801C7BB8 001C39F8  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7BBC 001C39FC  4E 80 00 20 */	blr
.global NTBOOL__Q26mintvm6RegsetFUcUc
NTBOOL__Q26mintvm6RegsetFUcUc:
/* 801C7BC0 001C3A00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7BC4 001C3A04  7C 08 02 A6 */	mflr r0
/* 801C7BC8 001C3A08  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7BCC 001C3A0C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7BD0 001C3A10  4B E3 F7 75 */	bl lbl_80007344
/* 801C7BD4 001C3A14  7C 7D 1B 78 */	mr r29, r3
/* 801C7BD8 001C3A18  7C 9E 23 78 */	mr r30, r4
/* 801C7BDC 001C3A1C  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C7BE0 001C3A20  4B FF EF FD */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7BE4 001C3A24  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801C7BE8 001C3A28  7C 00 00 34 */	cntlzw r0, r0
/* 801C7BEC 001C3A2C  54 1F D9 7E */	srwi r31, r0, 5
/* 801C7BF0 001C3A30  7F A3 EB 78 */	mr r3, r29
/* 801C7BF4 001C3A34  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7BF8 001C3A38  4B FF EF 15 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7BFC 001C3A3C  9B E3 00 00 */	stb r31, 0x0(r3)
/* 801C7C00 001C3A40  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7C04 001C3A44  4B E3 F7 8D */	bl lbl_80007390
/* 801C7C08 001C3A48  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7C0C 001C3A4C  7C 08 03 A6 */	mtlr r0
/* 801C7C10 001C3A50  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7C14 001C3A54  4E 80 00 20 */	blr
.global SLLI32__Q26mintvm6RegsetFUcUcUc
SLLI32__Q26mintvm6RegsetFUcUcUc:
/* 801C7C18 001C3A58  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7C1C 001C3A5C  7C 08 02 A6 */	mflr r0
/* 801C7C20 001C3A60  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7C24 001C3A64  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7C28 001C3A68  4B E3 F7 19 */	bl lbl_80007340
/* 801C7C2C 001C3A6C  7C 7C 1B 78 */	mr r28, r3
/* 801C7C30 001C3A70  7C 9D 23 78 */	mr r29, r4
/* 801C7C34 001C3A74  7C BE 2B 78 */	mr r30, r5
/* 801C7C38 001C3A78  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7C3C 001C3A7C  4B FF EF A1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7C40 001C3A80  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7C44 001C3A84  7F 83 E3 78 */	mr r3, r28
/* 801C7C48 001C3A88  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7C4C 001C3A8C  4B FF EF 91 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7C50 001C3A90  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7C54 001C3A94  7C 1F F8 30 */	slw r31, r0, r31
/* 801C7C58 001C3A98  7F 83 E3 78 */	mr r3, r28
/* 801C7C5C 001C3A9C  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7C60 001C3AA0  4B FF EE AD */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7C64 001C3AA4  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7C68 001C3AA8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7C6C 001C3AAC  4B E3 F7 21 */	bl lbl_8000738C
/* 801C7C70 001C3AB0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7C74 001C3AB4  7C 08 03 A6 */	mtlr r0
/* 801C7C78 001C3AB8  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7C7C 001C3ABC  4E 80 00 20 */	blr
.global SLRI32__Q26mintvm6RegsetFUcUcUc
SLRI32__Q26mintvm6RegsetFUcUcUc:
/* 801C7C80 001C3AC0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7C84 001C3AC4  7C 08 02 A6 */	mflr r0
/* 801C7C88 001C3AC8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7C8C 001C3ACC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7C90 001C3AD0  4B E3 F6 B1 */	bl lbl_80007340
/* 801C7C94 001C3AD4  7C 7C 1B 78 */	mr r28, r3
/* 801C7C98 001C3AD8  7C 9D 23 78 */	mr r29, r4
/* 801C7C9C 001C3ADC  7C BE 2B 78 */	mr r30, r5
/* 801C7CA0 001C3AE0  54 C4 06 3E */	clrlwi r4, r6, 24
/* 801C7CA4 001C3AE4  4B FF EF 39 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7CA8 001C3AE8  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C7CAC 001C3AEC  7F 83 E3 78 */	mr r3, r28
/* 801C7CB0 001C3AF0  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C7CB4 001C3AF4  4B FF EF 29 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7CB8 001C3AF8  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7CBC 001C3AFC  7C 1F FC 30 */	srw r31, r0, r31
/* 801C7CC0 001C3B00  7F 83 E3 78 */	mr r3, r28
/* 801C7CC4 001C3B04  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C7CC8 001C3B08  4B FF EE 45 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C7CCC 001C3B0C  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C7CD0 001C3B10  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7CD4 001C3B14  4B E3 F6 B9 */	bl lbl_8000738C
/* 801C7CD8 001C3B18  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7CDC 001C3B1C  7C 08 03 A6 */	mtlr r0
/* 801C7CE0 001C3B20  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7CE4 001C3B24  4E 80 00 20 */	blr
.global JMP__Q26mintvm6RegsetFs
JMP__Q26mintvm6RegsetFs:
/* 801C7CE8 001C3B28  7C 84 07 34 */	extsh r4, r4
/* 801C7CEC 001C3B2C  48 00 00 04 */	b jump__Q26mintvm6RegsetFs
.global jump__Q26mintvm6RegsetFs
jump__Q26mintvm6RegsetFs:
/* 801C7CF0 001C3B30  80 A3 00 20 */	lwz r5, 0x20(r3)
/* 801C7CF4 001C3B34  7C 80 07 34 */	extsh r0, r4
/* 801C7CF8 001C3B38  54 00 10 3A */	slwi r0, r0, 2
/* 801C7CFC 001C3B3C  7C 05 02 14 */	add r0, r5, r0
/* 801C7D00 001C3B40  90 03 00 20 */	stw r0, 0x20(r3)
/* 801C7D04 001C3B44  4E 80 00 20 */	blr
.global JMPPOS__Q26mintvm6RegsetFUcs
JMPPOS__Q26mintvm6RegsetFUcs:
/* 801C7D08 001C3B48  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7D0C 001C3B4C  7C 08 02 A6 */	mflr r0
/* 801C7D10 001C3B50  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7D14 001C3B54  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C7D18 001C3B58  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C7D1C 001C3B5C  7C 7E 1B 78 */	mr r30, r3
/* 801C7D20 001C3B60  7C BF 2B 78 */	mr r31, r5
/* 801C7D24 001C3B64  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C7D28 001C3B68  4B FF EE B5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7D2C 001C3B6C  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801C7D30 001C3B70  2C 00 00 00 */	cmpwi r0, 0x0
/* 801C7D34 001C3B74  41 82 00 14 */	beq lbl_801C7D48
/* 801C7D38 001C3B78  7F C3 F3 78 */	mr r3, r30
/* 801C7D3C 001C3B7C  7F E4 07 34 */	extsh r4, r31
/* 801C7D40 001C3B80  4B FF FF B1 */	bl jump__Q26mintvm6RegsetFs
/* 801C7D44 001C3B84  48 00 00 0C */	b lbl_801C7D50
.global lbl_801C7D48
lbl_801C7D48:
/* 801C7D48 001C3B88  7F C3 F3 78 */	mr r3, r30
/* 801C7D4C 001C3B8C  48 00 00 1D */	bl next__Q26mintvm6RegsetFv
.global lbl_801C7D50
lbl_801C7D50:
/* 801C7D50 001C3B90  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C7D54 001C3B94  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C7D58 001C3B98  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7D5C 001C3B9C  7C 08 03 A6 */	mtlr r0
/* 801C7D60 001C3BA0  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7D64 001C3BA4  4E 80 00 20 */	blr
.global next__Q26mintvm6RegsetFv
next__Q26mintvm6RegsetFv:
/* 801C7D68 001C3BA8  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801C7D6C 001C3BAC  38 04 00 04 */	addi r0, r4, 0x4
/* 801C7D70 001C3BB0  90 03 00 20 */	stw r0, 0x20(r3)
/* 801C7D74 001C3BB4  4E 80 00 20 */	blr
.global JMPNEG__Q26mintvm6RegsetFUcs
JMPNEG__Q26mintvm6RegsetFUcs:
/* 801C7D78 001C3BB8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7D7C 001C3BBC  7C 08 02 A6 */	mflr r0
/* 801C7D80 001C3BC0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7D84 001C3BC4  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C7D88 001C3BC8  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C7D8C 001C3BCC  7C 7E 1B 78 */	mr r30, r3
/* 801C7D90 001C3BD0  7C BF 2B 78 */	mr r31, r5
/* 801C7D94 001C3BD4  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C7D98 001C3BD8  4B FF EE 45 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7D9C 001C3BDC  88 03 00 00 */	lbz r0, 0x0(r3)
/* 801C7DA0 001C3BE0  2C 00 00 00 */	cmpwi r0, 0x0
/* 801C7DA4 001C3BE4  40 82 00 14 */	bne lbl_801C7DB8
/* 801C7DA8 001C3BE8  7F C3 F3 78 */	mr r3, r30
/* 801C7DAC 001C3BEC  7F E4 07 34 */	extsh r4, r31
/* 801C7DB0 001C3BF0  4B FF FF 41 */	bl jump__Q26mintvm6RegsetFs
/* 801C7DB4 001C3BF4  48 00 00 0C */	b lbl_801C7DC0
.global lbl_801C7DB8
lbl_801C7DB8:
/* 801C7DB8 001C3BF8  7F C3 F3 78 */	mr r3, r30
/* 801C7DBC 001C3BFC  4B FF FF AD */	bl next__Q26mintvm6RegsetFv
.global lbl_801C7DC0
lbl_801C7DC0:
/* 801C7DC0 001C3C00  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C7DC4 001C3C04  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C7DC8 001C3C08  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7DCC 001C3C0C  7C 08 03 A6 */	mtlr r0
/* 801C7DD0 001C3C10  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7DD4 001C3C14  4E 80 00 20 */	blr
.global saveR__Q26mintvm6RegsetFQ36mintvm6Regset14StackSaveValue
saveR__Q26mintvm6RegsetFQ36mintvm6Regset14StackSaveValue:
/* 801C7DD8 001C3C18  7C 65 1B 78 */	mr r5, r3
/* 801C7DDC 001C3C1C  38 63 00 08 */	addi r3, r3, 0x8
/* 801C7DE0 001C3C20  80 05 00 2C */	lwz r0, 0x2c(r5)
/* 801C7DE4 001C3C24  7C 80 22 14 */	add r4, r0, r4
/* 801C7DE8 001C3C28  4B FF EC 64 */	b "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
.global restoreR__Q26mintvm6RegsetCFUiQ36mintvm6Regset14StackSaveValue
restoreR__Q26mintvm6RegsetCFUiQ36mintvm6Regset14StackSaveValue:
/* 801C7DEC 001C3C2C  38 63 00 08 */	addi r3, r3, 0x8
/* 801C7DF0 001C3C30  20 05 00 03 */	subfic r0, r5, 0x3
/* 801C7DF4 001C3C34  7C 80 20 50 */	subf r4, r0, r4
/* 801C7DF8 001C3C38  4B FF ED F8 */	b "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
.global FENTER__Q26mintvm6RegsetFUcUc
FENTER__Q26mintvm6RegsetFUcUc:
/* 801C7DFC 001C3C3C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C7E00 001C3C40  7C 08 02 A6 */	mflr r0
/* 801C7E04 001C3C44  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C7E08 001C3C48  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7E0C 001C3C4C  4B E3 F5 31 */	bl lbl_8000733C
/* 801C7E10 001C3C50  7C 7B 1B 78 */	mr r27, r3
/* 801C7E14 001C3C54  7C 9C 23 78 */	mr r28, r4
/* 801C7E18 001C3C58  7C BF 2B 78 */	mr r31, r5
/* 801C7E1C 001C3C5C  83 C3 00 2C */	lwz r30, 0x2c(r3)
/* 801C7E20 001C3C60  38 80 00 00 */	li r4, 0x0
/* 801C7E24 001C3C64  4B FF FF B5 */	bl saveR__Q26mintvm6RegsetFQ36mintvm6Regset14StackSaveValue
/* 801C7E28 001C3C68  93 C3 00 00 */	stw r30, 0x0(r3)
/* 801C7E2C 001C3C6C  83 DB 00 28 */	lwz r30, 0x28(r27)
/* 801C7E30 001C3C70  7F 63 DB 78 */	mr r3, r27
/* 801C7E34 001C3C74  38 80 00 01 */	li r4, 0x1
/* 801C7E38 001C3C78  4B FF FF A1 */	bl saveR__Q26mintvm6RegsetFQ36mintvm6Regset14StackSaveValue
/* 801C7E3C 001C3C7C  93 C3 00 00 */	stw r30, 0x0(r3)
/* 801C7E40 001C3C80  83 DB 00 24 */	lwz r30, 0x24(r27)
/* 801C7E44 001C3C84  7F 63 DB 78 */	mr r3, r27
/* 801C7E48 001C3C88  38 80 00 02 */	li r4, 0x2
/* 801C7E4C 001C3C8C  4B FF FF 8D */	bl saveR__Q26mintvm6RegsetFQ36mintvm6Regset14StackSaveValue
/* 801C7E50 001C3C90  93 C3 00 00 */	stw r30, 0x0(r3)
/* 801C7E54 001C3C94  7F 63 DB 78 */	mr r3, r27
/* 801C7E58 001C3C98  38 80 00 03 */	li r4, 0x3
/* 801C7E5C 001C3C9C  48 00 00 71 */	bl spInc__Q26mintvm6RegsetFUi
/* 801C7E60 001C3CA0  80 1B 00 2C */	lwz r0, 0x2c(r27)
/* 801C7E64 001C3CA4  90 1B 00 28 */	stw r0, 0x28(r27)
/* 801C7E68 001C3CA8  3B A0 00 00 */	li r29, 0x0
/* 801C7E6C 001C3CAC  57 FF 06 3E */	clrlwi r31, r31, 24
/* 801C7E70 001C3CB0  48 00 00 30 */	b lbl_801C7EA0
.global lbl_801C7E74
lbl_801C7E74:
/* 801C7E74 001C3CB4  7F 63 DB 78 */	mr r3, r27
/* 801C7E78 001C3CB8  7F A4 EB 78 */	mr r4, r29
/* 801C7E7C 001C3CBC  4B FF E3 5D */	bl getFR__Q26mintvm6RegsetCFUi
/* 801C7E80 001C3CC0  7C 7E 1B 78 */	mr r30, r3
/* 801C7E84 001C3CC4  38 7B 00 08 */	addi r3, r27, 0x8
/* 801C7E88 001C3CC8  80 1B 00 2C */	lwz r0, 0x2c(r27)
/* 801C7E8C 001C3CCC  7C 80 EA 14 */	add r4, r0, r29
/* 801C7E90 001C3CD0  4B FF EB BD */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
/* 801C7E94 001C3CD4  7F C4 F3 78 */	mr r4, r30
/* 801C7E98 001C3CD8  4B F8 41 C5 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C7E9C 001C3CDC  3B BD 00 01 */	addi r29, r29, 0x1
.global lbl_801C7EA0
lbl_801C7EA0:
/* 801C7EA0 001C3CE0  7C 1D F8 40 */	cmplw r29, r31
/* 801C7EA4 001C3CE4  41 80 FF D0 */	blt lbl_801C7E74
/* 801C7EA8 001C3CE8  7F 63 DB 78 */	mr r3, r27
/* 801C7EAC 001C3CEC  57 84 06 3E */	clrlwi r4, r28, 24
/* 801C7EB0 001C3CF0  48 00 00 1D */	bl spInc__Q26mintvm6RegsetFUi
/* 801C7EB4 001C3CF4  39 61 00 20 */	addi r11, r1, 0x20
/* 801C7EB8 001C3CF8  4B E3 F4 D1 */	bl lbl_80007388
/* 801C7EBC 001C3CFC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C7EC0 001C3D00  7C 08 03 A6 */	mtlr r0
/* 801C7EC4 001C3D04  38 21 00 20 */	addi r1, r1, 0x20
/* 801C7EC8 001C3D08  4E 80 00 20 */	blr
.global spInc__Q26mintvm6RegsetFUi
spInc__Q26mintvm6RegsetFUi:
/* 801C7ECC 001C3D0C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7ED0 001C3D10  7C 08 02 A6 */	mflr r0
/* 801C7ED4 001C3D14  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7ED8 001C3D18  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 801C7EDC 001C3D1C  7C 80 22 14 */	add r4, r0, r4
/* 801C7EE0 001C3D20  80 03 00 04 */	lwz r0, 0x4(r3)
/* 801C7EE4 001C3D24  7C 04 00 40 */	cmplw r4, r0
/* 801C7EE8 001C3D28  40 80 00 10 */	bge lbl_801C7EF8
/* 801C7EEC 001C3D2C  90 83 00 2C */	stw r4, 0x2c(r3)
/* 801C7EF0 001C3D30  38 60 00 01 */	li r3, 0x1
/* 801C7EF4 001C3D34  48 00 00 24 */	b lbl_801C7F18
.global lbl_801C7EF8
lbl_801C7EF8:
/* 801C7EF8 001C3D38  3C 60 80 46 */	lis r3, "@STRING@spInc__Q26mintvm6RegsetFUi"@ha
/* 801C7EFC 001C3D3C  38 63 C1 40 */	addi r3, r3, "@STRING@spInc__Q26mintvm6RegsetFUi"@l
/* 801C7F00 001C3D40  38 80 00 E7 */	li r4, 0xe7
/* 801C7F04 001C3D44  3C A0 80 46 */	lis r5, "@STRING@spInc__Q26mintvm6RegsetFUi@0"@ha
/* 801C7F08 001C3D48  38 A5 C1 2C */	addi r5, r5, "@STRING@spInc__Q26mintvm6RegsetFUi@0"@l
/* 801C7F0C 001C3D4C  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C7F10 001C3D50  4B FF E0 95 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
/* 801C7F14 001C3D54  38 60 00 00 */	li r3, 0x0
.global lbl_801C7F18
lbl_801C7F18:
/* 801C7F18 001C3D58  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7F1C 001C3D5C  7C 08 03 A6 */	mtlr r0
/* 801C7F20 001C3D60  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7F24 001C3D64  4E 80 00 20 */	blr
.global FLEAVE__Q26mintvm6RegsetFv
FLEAVE__Q26mintvm6RegsetFv:
/* 801C7F28 001C3D68  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7F2C 001C3D6C  7C 08 02 A6 */	mflr r0
/* 801C7F30 001C3D70  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7F34 001C3D74  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C7F38 001C3D78  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C7F3C 001C3D7C  7C 7E 1B 78 */	mr r30, r3
/* 801C7F40 001C3D80  83 E3 00 28 */	lwz r31, 0x28(r3)
/* 801C7F44 001C3D84  7F E4 FB 78 */	mr r4, r31
/* 801C7F48 001C3D88  38 A0 00 02 */	li r5, 0x2
/* 801C7F4C 001C3D8C  4B FF FE A1 */	bl restoreR__Q26mintvm6RegsetCFUiQ36mintvm6Regset14StackSaveValue
/* 801C7F50 001C3D90  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7F54 001C3D94  90 1E 00 24 */	stw r0, 0x24(r30)
/* 801C7F58 001C3D98  90 1E 00 20 */	stw r0, 0x20(r30)
/* 801C7F5C 001C3D9C  7F C3 F3 78 */	mr r3, r30
/* 801C7F60 001C3DA0  7F E4 FB 78 */	mr r4, r31
/* 801C7F64 001C3DA4  38 A0 00 01 */	li r5, 0x1
/* 801C7F68 001C3DA8  4B FF FE 85 */	bl restoreR__Q26mintvm6RegsetCFUiQ36mintvm6Regset14StackSaveValue
/* 801C7F6C 001C3DAC  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7F70 001C3DB0  90 1E 00 28 */	stw r0, 0x28(r30)
/* 801C7F74 001C3DB4  7F C3 F3 78 */	mr r3, r30
/* 801C7F78 001C3DB8  7F E4 FB 78 */	mr r4, r31
/* 801C7F7C 001C3DBC  38 A0 00 00 */	li r5, 0x0
/* 801C7F80 001C3DC0  4B FF FE 6D */	bl restoreR__Q26mintvm6RegsetCFUiQ36mintvm6Regset14StackSaveValue
/* 801C7F84 001C3DC4  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C7F88 001C3DC8  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 801C7F8C 001C3DCC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C7F90 001C3DD0  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C7F94 001C3DD4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7F98 001C3DD8  7C 08 03 A6 */	mtlr r0
/* 801C7F9C 001C3DDC  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7FA0 001C3DE0  4E 80 00 20 */	blr
.global FRET__Q26mintvm6RegsetFv
FRET__Q26mintvm6RegsetFv:
/* 801C7FA4 001C3DE4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C7FA8 001C3DE8  7C 08 02 A6 */	mflr r0
/* 801C7FAC 001C3DEC  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C7FB0 001C3DF0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C7FB4 001C3DF4  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C7FB8 001C3DF8  7C 7E 1B 78 */	mr r30, r3
/* 801C7FBC 001C3DFC  38 80 00 00 */	li r4, 0x0
/* 801C7FC0 001C3E00  4B FF EC 1D */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C7FC4 001C3E04  7C 7F 1B 78 */	mr r31, r3
/* 801C7FC8 001C3E08  38 7E 00 14 */	addi r3, r30, 0x14
/* 801C7FCC 001C3E0C  38 80 00 00 */	li r4, 0x0
/* 801C7FD0 001C3E10  4B FF EA 7D */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
/* 801C7FD4 001C3E14  7F E4 FB 78 */	mr r4, r31
/* 801C7FD8 001C3E18  4B F8 40 85 */	bl __ct__Q34nw4r2ut5ColorFRCQ34nw4r2ut5Color
/* 801C7FDC 001C3E1C  7F C3 F3 78 */	mr r3, r30
/* 801C7FE0 001C3E20  4B FF FF 49 */	bl FLEAVE__Q26mintvm6RegsetFv
/* 801C7FE4 001C3E24  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C7FE8 001C3E28  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C7FEC 001C3E2C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C7FF0 001C3E30  7C 08 03 A6 */	mtlr r0
/* 801C7FF4 001C3E34  38 21 00 10 */	addi r1, r1, 0x10
/* 801C7FF8 001C3E38  4E 80 00 20 */	blr
.global CALL__Q26mintvm6RegsetFPCUi
CALL__Q26mintvm6RegsetFPCUi:
/* 801C7FFC 001C3E3C  80 03 00 20 */	lwz r0, 0x20(r3)
/* 801C8000 001C3E40  90 03 00 24 */	stw r0, 0x24(r3)
/* 801C8004 001C3E44  90 83 00 20 */	stw r4, 0x20(r3)
/* 801C8008 001C3E48  4E 80 00 20 */	blr
.global YIELD__Q26mintvm6RegsetFUc
YIELD__Q26mintvm6RegsetFUc:
/* 801C800C 001C3E4C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C8010 001C3E50  7C 08 02 A6 */	mflr r0
/* 801C8014 001C3E54  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C8018 001C3E58  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C801C 001C3E5C  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C8020 001C3E60  7C 7E 1B 78 */	mr r30, r3
/* 801C8024 001C3E64  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C8028 001C3E68  4B FF EB B5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C802C 001C3E6C  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C8030 001C3E70  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801C8034 001C3E74  40 80 00 24 */	bge lbl_801C8058
/* 801C8038 001C3E78  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C803C 001C3E7C  38 63 BE 98 */	addi r3, r3, "@51070_8045BE98"@l
/* 801C8040 001C3E80  38 80 01 B0 */	li r4, 0x1b0
/* 801C8044 001C3E84  3C A0 80 46 */	lis r5, "@51201"@ha
/* 801C8048 001C3E88  38 A5 BF 38 */	addi r5, r5, "@51201"@l
/* 801C804C 001C3E8C  7F E6 FB 78 */	mr r6, r31
/* 801C8050 001C3E90  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8054 001C3E94  4B FF DF 51 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C8058
lbl_801C8058:
/* 801C8058 001C3E98  93 FE 00 30 */	stw r31, 0x30(r30)
/* 801C805C 001C3E9C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C8060 001C3EA0  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C8064 001C3EA4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8068 001C3EA8  7C 08 03 A6 */	mtlr r0
/* 801C806C 001C3EAC  38 21 00 10 */	addi r1, r1, 0x10
/* 801C8070 001C3EB0  4E 80 00 20 */	blr
.global MCOPY__Q26mintvm6RegsetFUcUcUc
MCOPY__Q26mintvm6RegsetFUcUcUc:
/* 801C8074 001C3EB4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C8078 001C3EB8  7C 08 02 A6 */	mflr r0
/* 801C807C 001C3EBC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C8080 001C3EC0  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8084 001C3EC4  4B E3 F2 BD */	bl lbl_80007340
/* 801C8088 001C3EC8  7C 7C 1B 78 */	mr r28, r3
/* 801C808C 001C3ECC  7C BE 2B 78 */	mr r30, r5
/* 801C8090 001C3ED0  7C DD 33 78 */	mr r29, r6
/* 801C8094 001C3ED4  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C8098 001C3ED8  4B FF EB 45 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C809C 001C3EDC  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C80A0 001C3EE0  7F 83 E3 78 */	mr r3, r28
/* 801C80A4 001C3EE4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C80A8 001C3EE8  4B FF EB 35 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C80AC 001C3EEC  83 C3 00 00 */	lwz r30, 0x0(r3)
/* 801C80B0 001C3EF0  7F 83 E3 78 */	mr r3, r28
/* 801C80B4 001C3EF4  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C80B8 001C3EF8  4B FF EB 25 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C80BC 001C3EFC  80 A3 00 00 */	lwz r5, 0x0(r3)
/* 801C80C0 001C3F00  7F E3 FB 78 */	mr r3, r31
/* 801C80C4 001C3F04  7F C4 F3 78 */	mr r4, r30
/* 801C80C8 001C3F08  4B E3 BF 39 */	bl memcpy
/* 801C80CC 001C3F0C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C80D0 001C3F10  4B E3 F2 BD */	bl lbl_8000738C
/* 801C80D4 001C3F14  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C80D8 001C3F18  7C 08 03 A6 */	mtlr r0
/* 801C80DC 001C3F1C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C80E0 001C3F20  4E 80 00 20 */	blr
.global MZEROS__Q26mintvm6RegsetFUcUl
MZEROS__Q26mintvm6RegsetFUcUl:
/* 801C80E4 001C3F24  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C80E8 001C3F28  7C 08 02 A6 */	mflr r0
/* 801C80EC 001C3F2C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C80F0 001C3F30  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C80F4 001C3F34  7C BF 2B 78 */	mr r31, r5
/* 801C80F8 001C3F38  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C80FC 001C3F3C  4B FF EA E1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C8100 001C3F40  80 63 00 00 */	lwz r3, 0x0(r3)
/* 801C8104 001C3F44  38 80 00 00 */	li r4, 0x0
/* 801C8108 001C3F48  7F E5 FB 78 */	mr r5, r31
/* 801C810C 001C3F4C  4B E3 C2 45 */	bl memset
/* 801C8110 001C3F50  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C8114 001C3F54  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8118 001C3F58  7C 08 03 A6 */	mtlr r0
/* 801C811C 001C3F5C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C8120 001C3F60  4E 80 00 20 */	blr
.global SPPSH__Q26mintvm6RegsetFUcUl
SPPSH__Q26mintvm6RegsetFUcUl:
/* 801C8124 001C3F64  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C8128 001C3F68  7C 08 02 A6 */	mflr r0
/* 801C812C 001C3F6C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C8130 001C3F70  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8134 001C3F74  4B E3 F2 0D */	bl lbl_80007340
/* 801C8138 001C3F78  7C 7C 1B 78 */	mr r28, r3
/* 801C813C 001C3F7C  7C 9D 23 78 */	mr r29, r4
/* 801C8140 001C3F80  7C BE 2B 78 */	mr r30, r5
/* 801C8144 001C3F84  38 63 00 08 */	addi r3, r3, 0x8
/* 801C8148 001C3F88  80 9C 00 2C */	lwz r4, 0x2c(r28)
/* 801C814C 001C3F8C  4B FF E9 01 */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>FUl"
/* 801C8150 001C3F90  7C 7F 1B 78 */	mr r31, r3
/* 801C8154 001C3F94  7F 83 E3 78 */	mr r3, r28
/* 801C8158 001C3F98  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C815C 001C3F9C  4B FF E9 B1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C8160 001C3FA0  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C8164 001C3FA4  7F 83 E3 78 */	mr r3, r28
/* 801C8168 001C3FA8  7F C4 F3 78 */	mr r4, r30
/* 801C816C 001C3FAC  48 00 00 29 */	bl ds2rn__Q26mintvm6RegsetCFUl
/* 801C8170 001C3FB0  7C 64 1B 78 */	mr r4, r3
/* 801C8174 001C3FB4  7F 83 E3 78 */	mr r3, r28
/* 801C8178 001C3FB8  4B FF FD 55 */	bl spInc__Q26mintvm6RegsetFUi
/* 801C817C 001C3FBC  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8180 001C3FC0  4B E3 F2 0D */	bl lbl_8000738C
/* 801C8184 001C3FC4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C8188 001C3FC8  7C 08 03 A6 */	mtlr r0
/* 801C818C 001C3FCC  38 21 00 20 */	addi r1, r1, 0x20
/* 801C8190 001C3FD0  4E 80 00 20 */	blr
.global ds2rn__Q26mintvm6RegsetCFUl
ds2rn__Q26mintvm6RegsetCFUl:
/* 801C8194 001C3FD4  54 85 F0 BE */	srwi r5, r4, 2
/* 801C8198 001C3FD8  54 83 07 BE */	clrlwi r3, r4, 30
/* 801C819C 001C3FDC  30 03 FF FF */	addic r0, r3, -0x1
/* 801C81A0 001C3FE0  7C 00 19 10 */	subfe r0, r0, r3
/* 801C81A4 001C3FE4  7C 65 02 14 */	add r3, r5, r0
/* 801C81A8 001C3FE8  4E 80 00 20 */	blr
.global SPPSHZ__Q26mintvm6RegsetFUcUl
SPPSHZ__Q26mintvm6RegsetFUcUl:
/* 801C81AC 001C3FEC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C81B0 001C3FF0  7C 08 02 A6 */	mflr r0
/* 801C81B4 001C3FF4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C81B8 001C3FF8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C81BC 001C3FFC  4B E3 F1 89 */	bl lbl_80007344
/* 801C81C0 001C4000  7C 7D 1B 78 */	mr r29, r3
/* 801C81C4 001C4004  7C 9E 23 78 */	mr r30, r4
/* 801C81C8 001C4008  7C BF 2B 78 */	mr r31, r5
/* 801C81CC 001C400C  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C81D0 001C4010  4B FF FF 55 */	bl SPPSH__Q26mintvm6RegsetFUcUl
/* 801C81D4 001C4014  7F A3 EB 78 */	mr r3, r29
/* 801C81D8 001C4018  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C81DC 001C401C  7F E5 FB 78 */	mr r5, r31
/* 801C81E0 001C4020  4B FF FF 05 */	bl MZEROS__Q26mintvm6RegsetFUcUl
/* 801C81E4 001C4024  39 61 00 20 */	addi r11, r1, 0x20
/* 801C81E8 001C4028  4B E3 F1 A9 */	bl lbl_80007390
/* 801C81EC 001C402C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C81F0 001C4030  7C 08 03 A6 */	mtlr r0
/* 801C81F4 001C4034  38 21 00 20 */	addi r1, r1, 0x20
/* 801C81F8 001C4038  4E 80 00 20 */	blr
.global SPPOP__Q26mintvm6RegsetFUcUl
SPPOP__Q26mintvm6RegsetFUcUl:
/* 801C81FC 001C403C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C8200 001C4040  7C 08 02 A6 */	mflr r0
/* 801C8204 001C4044  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C8208 001C4048  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C820C 001C404C  7C 7F 1B 78 */	mr r31, r3
/* 801C8210 001C4050  7C A4 2B 78 */	mr r4, r5
/* 801C8214 001C4054  4B FF FF 81 */	bl ds2rn__Q26mintvm6RegsetCFUl
/* 801C8218 001C4058  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 801C821C 001C405C  7C 00 18 40 */	cmplw r0, r3
/* 801C8220 001C4060  41 80 00 10 */	blt lbl_801C8230
/* 801C8224 001C4064  7C 03 00 50 */	subf r0, r3, r0
/* 801C8228 001C4068  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 801C822C 001C406C  48 00 00 20 */	b lbl_801C824C
.global lbl_801C8230
lbl_801C8230:
/* 801C8230 001C4070  3C 60 80 46 */	lis r3, "@STRING@spDec__Q26mintvm6RegsetFUi"@ha
/* 801C8234 001C4074  38 63 C1 60 */	addi r3, r3, "@STRING@spDec__Q26mintvm6RegsetFUi"@l
/* 801C8238 001C4078  38 80 00 F2 */	li r4, 0xf2
/* 801C823C 001C407C  3C A0 80 46 */	lis r5, "@STRING@spDec__Q26mintvm6RegsetFUi@0"@ha
/* 801C8240 001C4080  38 A5 C1 4C */	addi r5, r5, "@STRING@spDec__Q26mintvm6RegsetFUi@0"@l
/* 801C8244 001C4084  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8248 001C4088  4B FF DD 5D */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C824C
lbl_801C824C:
/* 801C824C 001C408C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C8250 001C4090  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8254 001C4094  7C 08 03 A6 */	mtlr r0
/* 801C8258 001C4098  38 21 00 10 */	addi r1, r1, 0x10
/* 801C825C 001C409C  4E 80 00 20 */	blr
.global ADDOFS__Q26mintvm6RegsetFUcUl
ADDOFS__Q26mintvm6RegsetFUcUl:
/* 801C8260 001C40A0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C8264 001C40A4  7C 08 02 A6 */	mflr r0
/* 801C8268 001C40A8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C826C 001C40AC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C8270 001C40B0  7C BF 2B 78 */	mr r31, r5
/* 801C8274 001C40B4  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C8278 001C40B8  4B FF E8 95 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C827C 001C40BC  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C8280 001C40C0  7C 00 FA 14 */	add r0, r0, r31
/* 801C8284 001C40C4  90 03 00 00 */	stw r0, 0x0(r3)
/* 801C8288 001C40C8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C828C 001C40CC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8290 001C40D0  7C 08 03 A6 */	mtlr r0
/* 801C8294 001C40D4  38 21 00 10 */	addi r1, r1, 0x10
/* 801C8298 001C40D8  4E 80 00 20 */	blr
.global ARPSHZ__Q26mintvm6RegsetFUc
ARPSHZ__Q26mintvm6RegsetFUc:
/* 801C829C 001C40DC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C82A0 001C40E0  7C 08 02 A6 */	mflr r0
/* 801C82A4 001C40E4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C82A8 001C40E8  39 61 00 20 */	addi r11, r1, 0x20
/* 801C82AC 001C40EC  4B E3 F0 99 */	bl lbl_80007344
/* 801C82B0 001C40F0  7C 7D 1B 78 */	mr r29, r3
/* 801C82B4 001C40F4  7C 9E 23 78 */	mr r30, r4
/* 801C82B8 001C40F8  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C82BC 001C40FC  4B FF E9 21 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C82C0 001C4100  83 E3 00 00 */	lwz r31, 0x0(r3)
/* 801C82C4 001C4104  2C 1F 00 00 */	cmpwi r31, 0x0
/* 801C82C8 001C4108  41 81 00 24 */	bgt lbl_801C82EC
/* 801C82CC 001C410C  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C82D0 001C4110  38 63 BE 98 */	addi r3, r3, "@51070_8045BE98"@l
/* 801C82D4 001C4114  38 80 01 E1 */	li r4, 0x1e1
/* 801C82D8 001C4118  3C A0 80 46 */	lis r5, "@51224"@ha
/* 801C82DC 001C411C  38 A5 BF 7C */	addi r5, r5, "@51224"@l
/* 801C82E0 001C4120  7F E6 FB 78 */	mr r6, r31
/* 801C82E4 001C4124  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C82E8 001C4128  4B FF DC BD */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C82EC
lbl_801C82EC:
/* 801C82EC 001C412C  7F A3 EB 78 */	mr r3, r29
/* 801C82F0 001C4130  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C82F4 001C4134  38 1F 00 01 */	addi r0, r31, 0x1
/* 801C82F8 001C4138  54 05 10 3A */	slwi r5, r0, 2
/* 801C82FC 001C413C  4B FF FE B1 */	bl SPPSHZ__Q26mintvm6RegsetFUcUl
/* 801C8300 001C4140  7F A3 EB 78 */	mr r3, r29
/* 801C8304 001C4144  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C8308 001C4148  4B FF E8 D5 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C830C 001C414C  80 63 00 00 */	lwz r3, 0x0(r3)
/* 801C8310 001C4150  93 E3 00 00 */	stw r31, 0x0(r3)
/* 801C8314 001C4154  7F A3 EB 78 */	mr r3, r29
/* 801C8318 001C4158  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C831C 001C415C  4B FF E7 F1 */	bl setRegister__Q26mintvm6RegsetFUi
/* 801C8320 001C4160  80 83 00 00 */	lwz r4, 0x0(r3)
/* 801C8324 001C4164  38 04 00 04 */	addi r0, r4, 0x4
/* 801C8328 001C4168  90 03 00 00 */	stw r0, 0x0(r3)
/* 801C832C 001C416C  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8330 001C4170  4B E3 F0 61 */	bl lbl_80007390
/* 801C8334 001C4174  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C8338 001C4178  7C 08 03 A6 */	mtlr r0
/* 801C833C 001C417C  38 21 00 20 */	addi r1, r1, 0x20
/* 801C8340 001C4180  4E 80 00 20 */	blr
.global ARIDX__Q26mintvm6RegsetFUcUc
ARIDX__Q26mintvm6RegsetFUcUc:
/* 801C8344 001C4184  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C8348 001C4188  7C 08 02 A6 */	mflr r0
/* 801C834C 001C418C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C8350 001C4190  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8354 001C4194  4B E3 EF ED */	bl lbl_80007340
/* 801C8358 001C4198  7C 7C 1B 78 */	mr r28, r3
/* 801C835C 001C419C  7C 9D 23 78 */	mr r29, r4
/* 801C8360 001C41A0  7C BE 2B 78 */	mr r30, r5
/* 801C8364 001C41A4  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C8368 001C41A8  48 00 00 75 */	bl getLength__Q26mintvm6RegsetFUc
/* 801C836C 001C41AC  7C 7F 1B 78 */	mr r31, r3
/* 801C8370 001C41B0  7F 83 E3 78 */	mr r3, r28
/* 801C8374 001C41B4  57 C4 06 3E */	clrlwi r4, r30, 24
/* 801C8378 001C41B8  4B FF E8 65 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C837C 001C41BC  83 C3 00 00 */	lwz r30, 0x0(r3)
/* 801C8380 001C41C0  2C 1E 00 00 */	cmpwi r30, 0x0
/* 801C8384 001C41C4  41 80 00 0C */	blt lbl_801C8390
/* 801C8388 001C41C8  7C 1E F8 00 */	cmpw r30, r31
/* 801C838C 001C41CC  41 80 00 28 */	blt lbl_801C83B4
.global lbl_801C8390
lbl_801C8390:
/* 801C8390 001C41D0  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C8394 001C41D4  38 63 BE 98 */	addi r3, r3, "@51070_8045BE98"@l
/* 801C8398 001C41D8  38 80 01 F8 */	li r4, 0x1f8
/* 801C839C 001C41DC  3C A0 80 46 */	lis r5, "@51229"@ha
/* 801C83A0 001C41E0  38 A5 BF C4 */	addi r5, r5, "@51229"@l
/* 801C83A4 001C41E4  7F C6 F3 78 */	mr r6, r30
/* 801C83A8 001C41E8  7F E7 FB 78 */	mr r7, r31
/* 801C83AC 001C41EC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C83B0 001C41F0  4B FF DB F5 */	bl panic__Q26mintvm14MintSystemCallFPCciPCce
.global lbl_801C83B4
lbl_801C83B4:
/* 801C83B4 001C41F4  7F 83 E3 78 */	mr r3, r28
/* 801C83B8 001C41F8  57 A4 06 3E */	clrlwi r4, r29, 24
/* 801C83BC 001C41FC  57 C5 10 3A */	slwi r5, r30, 2
/* 801C83C0 001C4200  4B FF FE A1 */	bl ADDOFS__Q26mintvm6RegsetFUcUl
/* 801C83C4 001C4204  39 61 00 20 */	addi r11, r1, 0x20
/* 801C83C8 001C4208  4B E3 EF C5 */	bl lbl_8000738C
/* 801C83CC 001C420C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C83D0 001C4210  7C 08 03 A6 */	mtlr r0
/* 801C83D4 001C4214  38 21 00 20 */	addi r1, r1, 0x20
/* 801C83D8 001C4218  4E 80 00 20 */	blr
.global getLength__Q26mintvm6RegsetFUc
getLength__Q26mintvm6RegsetFUc:
/* 801C83DC 001C421C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C83E0 001C4220  7C 08 02 A6 */	mflr r0
/* 801C83E4 001C4224  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C83E8 001C4228  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C83EC 001C422C  4B FF E7 F1 */	bl getRegister__Q26mintvm6RegsetCFUi
/* 801C83F0 001C4230  80 63 00 00 */	lwz r3, 0x0(r3)
/* 801C83F4 001C4234  80 63 FF FC */	lwz r3, -0x4(r3)
/* 801C83F8 001C4238  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C83FC 001C423C  7C 08 03 A6 */	mtlr r0
/* 801C8400 001C4240  38 21 00 10 */	addi r1, r1, 0x10
/* 801C8404 001C4244  4E 80 00 20 */	blr
.global ARLEN__Q26mintvm6RegsetFUcUc
ARLEN__Q26mintvm6RegsetFUcUc:
/* 801C8408 001C4248  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C840C 001C424C  7C 08 02 A6 */	mflr r0
/* 801C8410 001C4250  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C8414 001C4254  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C8418 001C4258  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C841C 001C425C  7C 7E 1B 78 */	mr r30, r3
/* 801C8420 001C4260  7C 9F 23 78 */	mr r31, r4
/* 801C8424 001C4264  54 A4 06 3E */	clrlwi r4, r5, 24
/* 801C8428 001C4268  4B FF FF B5 */	bl getLength__Q26mintvm6RegsetFUc
/* 801C842C 001C426C  7C 65 1B 78 */	mr r5, r3
/* 801C8430 001C4270  7F C3 F3 78 */	mr r3, r30
/* 801C8434 001C4274  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C8438 001C4278  4B FF E7 1D */	bl LDSRC4__Q26mintvm6RegsetFUcUl
/* 801C843C 001C427C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C8440 001C4280  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C8444 001C4284  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8448 001C4288  7C 08 03 A6 */	mtlr r0
/* 801C844C 001C428C  38 21 00 10 */	addi r1, r1, 0x10
/* 801C8450 001C4290  4E 80 00 20 */	blr
.global ARPOP__Q26mintvm6RegsetFUc
ARPOP__Q26mintvm6RegsetFUc:
/* 801C8454 001C4294  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C8458 001C4298  7C 08 02 A6 */	mflr r0
/* 801C845C 001C429C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C8460 001C42A0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C8464 001C42A4  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C8468 001C42A8  7C 7E 1B 78 */	mr r30, r3
/* 801C846C 001C42AC  7C 9F 23 78 */	mr r31, r4
/* 801C8470 001C42B0  54 84 06 3E */	clrlwi r4, r4, 24
/* 801C8474 001C42B4  4B FF FF 69 */	bl getLength__Q26mintvm6RegsetFUc
/* 801C8478 001C42B8  38 03 00 01 */	addi r0, r3, 0x1
/* 801C847C 001C42BC  54 05 10 3A */	slwi r5, r0, 2
/* 801C8480 001C42C0  7F C3 F3 78 */	mr r3, r30
/* 801C8484 001C42C4  57 E4 06 3E */	clrlwi r4, r31, 24
/* 801C8488 001C42C8  4B FF FD 75 */	bl SPPOP__Q26mintvm6RegsetFUcUl
/* 801C848C 001C42CC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C8490 001C42D0  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C8494 001C42D4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C8498 001C42D8  7C 08 03 A6 */	mtlr r0
/* 801C849C 001C42DC  38 21 00 10 */	addi r1, r1, 0x10
/* 801C84A0 001C42E0  4E 80 00 20 */	blr
.global stackOffset__Q26mintvm6RegsetCFUl
stackOffset__Q26mintvm6RegsetCFUl:
/* 801C84A4 001C42E4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801C84A8 001C42E8  7C 08 02 A6 */	mflr r0
/* 801C84AC 001C42EC  90 01 00 14 */	stw r0, 0x14(r1)
/* 801C84B0 001C42F0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801C84B4 001C42F4  93 C1 00 08 */	stw r30, 0x8(r1)
/* 801C84B8 001C42F8  7C 7E 1B 78 */	mr r30, r3
/* 801C84BC 001C42FC  7C 9F 23 78 */	mr r31, r4
/* 801C84C0 001C4300  38 63 00 08 */	addi r3, r3, 0x8
/* 801C84C4 001C4304  38 80 00 00 */	li r4, 0x0
/* 801C84C8 001C4308  4B FF E7 29 */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C84CC 001C430C  7C 03 F8 50 */	subf r0, r3, r31
/* 801C84D0 001C4310  54 03 F0 BE */	srwi r3, r0, 2
/* 801C84D4 001C4314  80 1E 00 04 */	lwz r0, 0x4(r30)
/* 801C84D8 001C4318  7C 00 18 10 */	subfc r0, r0, r3
/* 801C84DC 001C431C  7C 00 01 10 */	subfe r0, r0, r0
/* 801C84E0 001C4320  7C 63 00 38 */	and r3, r3, r0
/* 801C84E4 001C4324  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801C84E8 001C4328  83 C1 00 08 */	lwz r30, 0x8(r1)
/* 801C84EC 001C432C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801C84F0 001C4330  7C 08 03 A6 */	mtlr r0
/* 801C84F4 001C4334  38 21 00 10 */	addi r1, r1, 0x10
/* 801C84F8 001C4338  4E 80 00 20 */	blr
.global dump__Q26mintvm6RegsetCFv
dump__Q26mintvm6RegsetCFv:
/* 801C84FC 001C433C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801C8500 001C4340  7C 08 02 A6 */	mflr r0
/* 801C8504 001C4344  90 01 00 24 */	stw r0, 0x24(r1)
/* 801C8508 001C4348  39 61 00 20 */	addi r11, r1, 0x20
/* 801C850C 001C434C  4B E3 EE 31 */	bl lbl_8000733C
/* 801C8510 001C4350  7C 7B 1B 78 */	mr r27, r3
/* 801C8514 001C4354  3C 60 80 46 */	lis r3, "@51070_8045BE98"@ha
/* 801C8518 001C4358  3B C3 BE 98 */	addi r30, r3, "@51070_8045BE98"@l
/* 801C851C 001C435C  38 7E 01 80 */	addi r3, r30, 0x180
/* 801C8520 001C4360  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8524 001C4364  4B E4 4E 15 */	bl printf
/* 801C8528 001C4368  38 7E 01 90 */	addi r3, r30, 0x190
/* 801C852C 001C436C  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8530 001C4370  4B E4 4E 09 */	bl printf
/* 801C8534 001C4374  38 7E 01 9C */	addi r3, r30, 0x19c
/* 801C8538 001C4378  80 9B 00 20 */	lwz r4, 0x20(r27)
/* 801C853C 001C437C  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8540 001C4380  4B E4 4D F9 */	bl printf
/* 801C8544 001C4384  38 7E 01 B0 */	addi r3, r30, 0x1b0
/* 801C8548 001C4388  80 9B 00 24 */	lwz r4, 0x24(r27)
/* 801C854C 001C438C  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8550 001C4390  4B E4 4D E9 */	bl printf
/* 801C8554 001C4394  38 7B 00 08 */	addi r3, r27, 0x8
/* 801C8558 001C4398  38 80 00 00 */	li r4, 0x0
/* 801C855C 001C439C  4B FF E6 95 */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C8560 001C43A0  7C 64 1B 78 */	mr r4, r3
/* 801C8564 001C43A4  38 7E 01 C4 */	addi r3, r30, 0x1c4
/* 801C8568 001C43A8  38 A0 00 00 */	li r5, 0x0
/* 801C856C 001C43AC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8570 001C43B0  4B E4 4D C9 */	bl printf
/* 801C8574 001C43B4  38 7E 01 DC */	addi r3, r30, 0x1dc
/* 801C8578 001C43B8  80 9B 00 28 */	lwz r4, 0x28(r27)
/* 801C857C 001C43BC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8580 001C43C0  4B E4 4D B9 */	bl printf
/* 801C8584 001C43C4  38 7E 01 F0 */	addi r3, r30, 0x1f0
/* 801C8588 001C43C8  80 9B 00 2C */	lwz r4, 0x2c(r27)
/* 801C858C 001C43CC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8590 001C43D0  4B E4 4D A9 */	bl printf
/* 801C8594 001C43D4  38 7E 02 04 */	addi r3, r30, 0x204
/* 801C8598 001C43D8  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C859C 001C43DC  4B E4 4D 9D */	bl printf
/* 801C85A0 001C43E0  38 6D 91 38 */	addi r3, r13, "@51259"@sda21
/* 801C85A4 001C43E4  38 80 00 00 */	li r4, 0x0
/* 801C85A8 001C43E8  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C85AC 001C43EC  4B E4 4D 8D */	bl printf
/* 801C85B0 001C43F0  3B A0 00 00 */	li r29, 0x0
/* 801C85B4 001C43F4  3B 80 00 00 */	li r28, 0x0
/* 801C85B8 001C43F8  48 00 00 98 */	b lbl_801C8650
.global lbl_801C85BC
lbl_801C85BC:
/* 801C85BC 001C43FC  38 7B 00 08 */	addi r3, r27, 0x8
/* 801C85C0 001C4400  7F 84 E3 78 */	mr r4, r28
/* 801C85C4 001C4404  4B FF E6 2D */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C85C8 001C4408  7C 64 1B 78 */	mr r4, r3
/* 801C85CC 001C440C  38 6D 91 40 */	addi r3, r13, "@51260"@sda21
/* 801C85D0 001C4410  80 84 00 00 */	lwz r4, 0x0(r4)
/* 801C85D4 001C4414  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C85D8 001C4418  4B E4 4D 61 */	bl printf
/* 801C85DC 001C441C  38 7B 00 08 */	addi r3, r27, 0x8
/* 801C85E0 001C4420  38 80 00 00 */	li r4, 0x0
/* 801C85E4 001C4424  4B FF E6 0D */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C85E8 001C4428  7C 7F 1B 78 */	mr r31, r3
/* 801C85EC 001C442C  38 7B 00 08 */	addi r3, r27, 0x8
/* 801C85F0 001C4430  7F 84 E3 78 */	mr r4, r28
/* 801C85F4 001C4434  4B FF E5 FD */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C85F8 001C4438  80 03 00 00 */	lwz r0, 0x0(r3)
/* 801C85FC 001C443C  7C 1F 00 50 */	subf r0, r31, r0
/* 801C8600 001C4440  54 04 F0 BE */	srwi r4, r0, 2
/* 801C8604 001C4444  80 1B 00 04 */	lwz r0, 0x4(r27)
/* 801C8608 001C4448  7C 04 00 40 */	cmplw r4, r0
/* 801C860C 001C444C  41 80 00 08 */	blt lbl_801C8614
/* 801C8610 001C4450  38 80 00 00 */	li r4, 0x0
.global lbl_801C8614
lbl_801C8614:
/* 801C8614 001C4454  38 6D 91 48 */	addi r3, r13, "@51261"@sda21
/* 801C8618 001C4458  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C861C 001C445C  4B E4 4D 1D */	bl printf
/* 801C8620 001C4460  3B BD 00 01 */	addi r29, r29, 0x1
/* 801C8624 001C4464  2C 1D 00 05 */	cmpwi r29, 0x5
/* 801C8628 001C4468  40 82 00 24 */	bne lbl_801C864C
/* 801C862C 001C446C  38 6D 91 50 */	addi r3, r13, "@51262"@sda21
/* 801C8630 001C4470  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8634 001C4474  4B E4 4D 05 */	bl printf
/* 801C8638 001C4478  38 6D 91 38 */	addi r3, r13, "@51259"@sda21
/* 801C863C 001C447C  38 9C 00 01 */	addi r4, r28, 0x1
/* 801C8640 001C4480  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8644 001C4484  4B E4 4C F5 */	bl printf
/* 801C8648 001C4488  3B A0 00 00 */	li r29, 0x0
.global lbl_801C864C
lbl_801C864C:
/* 801C864C 001C448C  3B 9C 00 01 */	addi r28, r28, 0x1
.global lbl_801C8650
lbl_801C8650:
/* 801C8650 001C4490  80 1B 00 04 */	lwz r0, 0x4(r27)
/* 801C8654 001C4494  7C 1C 00 40 */	cmplw r28, r0
/* 801C8658 001C4498  41 80 FF 64 */	blt lbl_801C85BC
/* 801C865C 001C449C  38 6D 91 50 */	addi r3, r13, "@51262"@sda21
/* 801C8660 001C44A0  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8664 001C44A4  4B E4 4C D5 */	bl printf
/* 801C8668 001C44A8  38 7E 02 14 */	addi r3, r30, 0x214
/* 801C866C 001C44AC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8670 001C44B0  4B E4 4C C9 */	bl printf
/* 801C8674 001C44B4  38 6D 91 38 */	addi r3, r13, "@51259"@sda21
/* 801C8678 001C44B8  38 80 00 00 */	li r4, 0x0
/* 801C867C 001C44BC  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8680 001C44C0  4B E4 4C B9 */	bl printf
/* 801C8684 001C44C4  3B 80 00 00 */	li r28, 0x0
/* 801C8688 001C44C8  3B A0 00 00 */	li r29, 0x0
.global lbl_801C868C
lbl_801C868C:
/* 801C868C 001C44CC  38 7B 00 14 */	addi r3, r27, 0x14
/* 801C8690 001C44D0  7F A4 EB 78 */	mr r4, r29
/* 801C8694 001C44D4  4B FF E5 5D */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C8698 001C44D8  7C 64 1B 78 */	mr r4, r3
/* 801C869C 001C44DC  7F 63 DB 78 */	mr r3, r27
/* 801C86A0 001C44E0  80 84 00 00 */	lwz r4, 0x0(r4)
/* 801C86A4 001C44E4  4B FF FE 01 */	bl stackOffset__Q26mintvm6RegsetCFUl
/* 801C86A8 001C44E8  7C 7F 1B 78 */	mr r31, r3
/* 801C86AC 001C44EC  38 7B 00 14 */	addi r3, r27, 0x14
/* 801C86B0 001C44F0  7F A4 EB 78 */	mr r4, r29
/* 801C86B4 001C44F4  4B FF E5 3D */	bl "__vc__Q26mintvm24MArray<Q26mintvm6MValue>CFUl"
/* 801C86B8 001C44F8  7C 64 1B 78 */	mr r4, r3
/* 801C86BC 001C44FC  38 7E 02 20 */	addi r3, r30, 0x220
/* 801C86C0 001C4500  80 84 00 00 */	lwz r4, 0x0(r4)
/* 801C86C4 001C4504  7F E5 FB 78 */	mr r5, r31
/* 801C86C8 001C4508  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C86CC 001C450C  4B E4 4C 6D */	bl printf
/* 801C86D0 001C4510  3B 9C 00 01 */	addi r28, r28, 0x1
/* 801C86D4 001C4514  2C 1C 00 05 */	cmpwi r28, 0x5
/* 801C86D8 001C4518  40 82 00 24 */	bne lbl_801C86FC
/* 801C86DC 001C451C  38 6D 91 50 */	addi r3, r13, "@51262"@sda21
/* 801C86E0 001C4520  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C86E4 001C4524  4B E4 4C 55 */	bl printf
/* 801C86E8 001C4528  38 6D 91 38 */	addi r3, r13, "@51259"@sda21
/* 801C86EC 001C452C  38 9D 00 01 */	addi r4, r29, 0x1
/* 801C86F0 001C4530  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C86F4 001C4534  4B E4 4C 45 */	bl printf
/* 801C86F8 001C4538  3B 80 00 00 */	li r28, 0x0
.global lbl_801C86FC
lbl_801C86FC:
/* 801C86FC 001C453C  3B BD 00 01 */	addi r29, r29, 0x1
/* 801C8700 001C4540  28 1D 00 10 */	cmplwi r29, 0x10
/* 801C8704 001C4544  41 80 FF 88 */	blt lbl_801C868C
/* 801C8708 001C4548  38 6D 91 50 */	addi r3, r13, "@51262"@sda21
/* 801C870C 001C454C  4C C6 31 82 */	crclr 4*cr1+eq
/* 801C8710 001C4550  4B E4 4C 29 */	bl printf
/* 801C8714 001C4554  39 61 00 20 */	addi r11, r1, 0x20
/* 801C8718 001C4558  4B E3 EC 71 */	bl lbl_80007388
/* 801C871C 001C455C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801C8720 001C4560  7C 08 03 A6 */	mtlr r0
/* 801C8724 001C4564  38 21 00 20 */	addi r1, r1, 0x20
/* 801C8728 001C4568  4E 80 00 20 */	blr
