<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">X86RegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::X86RegisterBankInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a>(const OperandsMapper &amp;OpdMapper)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html#a553f71b652dd1463c9d211ce07ef1e19">applyMappingImpl</a>(const OperandsMapper &amp;OpdMapper) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a>(const RegisterBank &amp;Dst, const RegisterBank &amp;Src, unsigned Size) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a>(Register Reg, const TargetRegisterClass &amp;RC, MachineRegisterInfo &amp;MRI)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">copyCost</a>(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">getBreakDownCost</a>(const ValueMapping &amp;ValMapping, const RegisterBank *CurBank=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html#a513e6961f1f77e1fb018daaad0b43157">getInstrAlternativeMappings</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html#ab84d39303f3dab27a9cf03cd488b23c6">getInstrMapping</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a770de310123ae0228cf4e6a64e77f8f2">getInstructionMapping</a>(unsigned ID, unsigned Cost, const ValueMapping *OperandsMapping, unsigned NumOperands) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa605d55f5ab40b52656485b845704cda">getInvalidInstructionMapping</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a>(Register Reg, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a>(Iterator Begin, Iterator End) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a79c7faf05c1dc6276c4c90ccaedd004c">getOperandsMapping</a>(const SmallVectorImpl&lt; const ValueMapping *&gt; &amp;OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a06e759f2efa418a844fac20e06864a13">getOperandsMapping</a>(std::initializer_list&lt; const ValueMapping *&gt; OpdsMapping) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#aaadb7604e022e2f941fb64bb66231ff6">getPartialMappingIdx</a>(const LLT &amp;Ty, bool isFP)</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a53a37d4bce0298f3ec4099611c75d7ac">getRegBank</a>(unsigned ID)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab51492ecd328c7de453d547728415fb0">getRegBank</a>(unsigned ID) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a>(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a>(const MachineInstr &amp;MI, unsigned OpIdx, const TargetInstrInfo &amp;TII, const MachineRegisterInfo &amp;MRI) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html#ab806dd367ec2eea0a8203c5e6d13598f">getRegBankFromRegClass</a>(const TargetRegisterClass &amp;RC, LLT) const override</td><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a15cd6ddf4411806df48b6b70a137571c">getValueMapping</a>(PartialMappingIdx Idx, unsigned NumOperands)</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">llvm::RegisterBankInfo::getValueMapping</a>(unsigned StartIdx, unsigned Length, const RegisterBank &amp;RegBank) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">llvm::RegisterBankInfo::getValueMapping</a>(const PartialMapping *BreakDown, unsigned NumBreakDowns) const</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> typedef</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835e">PartialMappingIdx</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#aa4f524688c3a17252df313b3f2639c05">PartMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">mutable</span><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea5e43befd806a6206c7a8a1eb7dd74028">PMI_FP32</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea8295b519e55e50f7565da4b34180f902">PMI_FP64</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eac4b7f35fc0e8e350f0450f038873620b">PMI_GPR16</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea1c4eb0d6cdcfc0d1a850089869deb2c5">PMI_GPR32</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835ea2eb2cc4a2054db95163a4314d8f76e77">PMI_GPR64</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaafaaf3387e1a93b5199c45d14d5bca6b">PMI_GPR8</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eada5478dcf2437406157c8b817ca0c9d4">PMI_None</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaa069edbdff0a5fab6c76a6d6ddc509c5">PMI_VEC128</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eabdd3a87fb544ccea6a4fb1426442bb88">PMI_VEC256</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a1acd0493dc24f9b57548b0a87420835eaac2ead4ec2d624805c94759d0846afb6">PMI_VEC512</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a>(RegisterBank **RegBanks, unsigned NumRegBanks)</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a>()</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acc5c829cd106cc20cf62055af0511d75">ScalarAddx2</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#acf5abccca6e8d0221cc2a1e19d0cf73b">ValMappings</a></td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816">ValueMappingIdx</a> enum name</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adfc18e55a3e73fd3c2d0ce8617a58158">VectorAdd</a></td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816af159f135e2bc5a9aa91b193c75ca7719">VMI_3OpsFp32Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ae4217efdbeb553f67245e1002b39aa84">VMI_3OpsFp64Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816acb119b8c604fdb8bc017316356ecc697">VMI_3OpsGpr16Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a8b57a20c1d93856df4a908572eeae10b">VMI_3OpsGpr32Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a81c95c68f0e80172503d2844e405cb82">VMI_3OpsGpr64Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ac13dff4b7b8ee3f73158722101b6d70f">VMI_3OpsGpr8Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816a2d906130c23d84c336491499b6202007">VMI_3OpsVec128Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ad0c01a390e60260250d28d90fc4975ed">VMI_3OpsVec256Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816ac109a3a02b152eae23365886cb0de5b1">VMI_3OpsVec512Idx</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html#a5c8505dbd9e9f9c970814724f9981816af14cc02081c54b4c9f8bf7b47ffe1e64">VMI_None</a> enum value</td><td class="entry"><a class="el" href="classllvm_1_1X86GenRegisterBankInfo.html">llvm::X86GenRegisterBankInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html#a09e6becd5a0cf0c041d79f2b42ccb12a">X86RegisterBankInfo</a>(const TargetRegisterInfo &amp;TRI)</td><td class="entry"><a class="el" href="classllvm_1_1X86RegisterBankInfo.html">llvm::X86RegisterBankInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a>()=default</td><td class="entry"><a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td><td class="entry"><span class="mlabel">virtual</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
