<stg><name>FFT0.1</name>


<trans_list>

<trans id="12" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:0 %pass_shift_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %pass_shift_offset

]]></Node>
<StgValue><ssdm name="pass_shift_offset_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:1 %index_shift_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %index_shift_offset

]]></Node>
<StgValue><ssdm name="index_shift_offset_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:2 %pass_check_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %pass_check_offset

]]></Node>
<StgValue><ssdm name="pass_check_offset_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:3 %FFT_stage_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %FFT_stage_offset

]]></Node>
<StgValue><ssdm name="FFT_stage_offset_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:4 %sub = add i4 %FFT_stage_offset_read, i4 15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:5 %sub15_cast = add i4 %pass_check_offset_read, i4 15

]]></Node>
<StgValue><ssdm name="sub15_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="4" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="4" op_9_bw="4" op_10_bw="10" op_11_bw="9">
<![CDATA[
codeRepl:6 %call_ln0 = call void @FFT0.1_Pipeline_FFT_label1, i3 %index_shift_offset_read, i3 %pass_shift_offset_read, i4 %FFT_stage_offset_read, i16 %data_IN_M_real_0_0_0, i16 %data_IN_M_imag_0_0_0, i16 %data_OUT_M_real_0_0_0, i16 %data_OUT_M_imag_0_0_0, i4 %sub, i4 %sub15_cast, i10 %W_M_real_V, i9 %W_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="4" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="4" op_9_bw="4" op_10_bw="10" op_11_bw="9">
<![CDATA[
codeRepl:6 %call_ln0 = call void @FFT0.1_Pipeline_FFT_label1, i3 %index_shift_offset_read, i3 %pass_shift_offset_read, i4 %FFT_stage_offset_read, i16 %data_IN_M_real_0_0_0, i16 %data_IN_M_imag_0_0_0, i16 %data_OUT_M_real_0_0_0, i16 %data_OUT_M_imag_0_0_0, i4 %sub, i4 %sub15_cast, i10 %W_M_real_V, i9 %W_M_imag_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
codeRepl:7 %ret_ln41 = ret

]]></Node>
<StgValue><ssdm name="ret_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
