// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.648700,HLS_SYN_LAT=220808,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=160,HLS_SYN_FF=38532,HLS_SYN_LUT=63205,HLS_VERSION=2020_1}" *)

module matmul (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [511:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [63:0] in_r_TKEEP;
input  [63:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [511:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [63:0] out_r_TKEEP;
output  [63:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg in_r_TREADY;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    in_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln48_fu_1149_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln65_fu_1351_p2;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln90_fu_1598_p2;
wire    ap_CS_fsm_state15;
reg   [511:0] reg_1145;
reg    ap_block_state2;
reg    ap_block_state6;
wire   [10:0] i_fu_1155_p2;
reg   [10:0] i_reg_1844;
wire   [13:0] shl_ln_fu_1165_p3;
reg   [13:0] shl_ln_reg_1849;
wire   [4:0] j_fu_1183_p2;
reg   [4:0] j_reg_1857;
wire    ap_CS_fsm_state3;
wire   [9:0] sub_ln681_3_fu_1247_p2;
reg   [9:0] sub_ln681_3_reg_1862;
wire   [0:0] icmp_ln54_fu_1177_p2;
wire   [511:0] lshr_ln681_fu_1257_p2;
reg   [511:0] lshr_ln681_reg_1867;
wire   [3:0] trunc_ln57_1_fu_1263_p1;
reg   [3:0] trunc_ln57_1_reg_1872;
reg   [9:0] lshr_ln_reg_1876;
wire   [9:0] low_fu_1339_p2;
wire    ap_CS_fsm_state5;
wire   [9:0] high_fu_1345_p2;
wire   [10:0] i_1_fu_1357_p2;
reg   [10:0] i_1_reg_1894;
wire   [13:0] shl_ln1_fu_1367_p3;
reg   [13:0] shl_ln1_reg_1899;
wire   [9:0] trunc_ln_fu_1379_p3;
reg   [9:0] trunc_ln_reg_1904;
wire   [4:0] j_2_fu_1397_p2;
reg   [4:0] j_2_reg_1918;
wire    ap_CS_fsm_state7;
wire   [9:0] sub_ln681_7_fu_1461_p2;
reg   [9:0] sub_ln681_7_reg_1923;
wire   [0:0] icmp_ln71_fu_1391_p2;
wire   [511:0] lshr_ln681_2_fu_1471_p2;
reg   [511:0] lshr_ln681_2_reg_1928;
reg   [3:0] tmp_s_reg_1933;
wire   [9:0] add_ln74_1_fu_1496_p2;
reg   [9:0] add_ln74_1_reg_1937;
wire   [9:0] low_2_fu_1558_p2;
wire    ap_CS_fsm_state9;
wire   [9:0] high_2_fu_1564_p2;
wire   [10:0] i_2_fu_1576_p2;
reg   [10:0] i_2_reg_1955;
wire    ap_CS_fsm_state11;
wire    regslice_both_out_V_data_V_U_apdone_blk;
wire   [13:0] shl_ln2_fu_1586_p3;
reg   [13:0] shl_ln2_reg_1960;
wire   [0:0] icmp_ln84_fu_1570_p2;
wire   [4:0] j_1_fu_1604_p2;
reg   [4:0] j_1_reg_1968;
reg    ap_block_state12_io;
wire   [3:0] trunc_ln92_1_fu_1610_p1;
reg   [3:0] trunc_ln92_1_reg_1973;
wire   [31:0] tmp_1_fu_1659_p18;
reg   [31:0] tmp_1_reg_2068;
wire    ap_CS_fsm_state13;
wire   [9:0] low_1_fu_1824_p2;
wire    ap_CS_fsm_state14;
wire   [9:0] high_1_fu_1830_p2;
reg   [9:0] matA_0_address0;
reg    matA_0_ce0;
reg    matA_0_we0;
wire   [31:0] matA_0_q0;
reg    matA_0_ce1;
wire   [31:0] matA_0_q1;
reg   [9:0] matA_1_address0;
reg    matA_1_ce0;
reg    matA_1_we0;
wire   [31:0] matA_1_q0;
reg    matA_1_ce1;
wire   [31:0] matA_1_q1;
reg   [9:0] matA_2_address0;
reg    matA_2_ce0;
reg    matA_2_we0;
wire   [31:0] matA_2_q0;
reg    matA_2_ce1;
wire   [31:0] matA_2_q1;
reg   [9:0] matA_3_address0;
reg    matA_3_ce0;
reg    matA_3_we0;
wire   [31:0] matA_3_q0;
reg    matA_3_ce1;
wire   [31:0] matA_3_q1;
reg   [9:0] matA_4_address0;
reg    matA_4_ce0;
reg    matA_4_we0;
wire   [31:0] matA_4_q0;
reg    matA_4_ce1;
wire   [31:0] matA_4_q1;
reg   [9:0] matA_5_address0;
reg    matA_5_ce0;
reg    matA_5_we0;
wire   [31:0] matA_5_q0;
reg    matA_5_ce1;
wire   [31:0] matA_5_q1;
reg   [9:0] matA_6_address0;
reg    matA_6_ce0;
reg    matA_6_we0;
wire   [31:0] matA_6_q0;
reg    matA_6_ce1;
wire   [31:0] matA_6_q1;
reg   [9:0] matA_7_address0;
reg    matA_7_ce0;
reg    matA_7_we0;
wire   [31:0] matA_7_q0;
reg    matA_7_ce1;
wire   [31:0] matA_7_q1;
reg   [9:0] matA_8_address0;
reg    matA_8_ce0;
reg    matA_8_we0;
wire   [31:0] matA_8_q0;
reg    matA_8_ce1;
wire   [31:0] matA_8_q1;
reg   [9:0] matA_9_address0;
reg    matA_9_ce0;
reg    matA_9_we0;
wire   [31:0] matA_9_q0;
reg    matA_9_ce1;
wire   [31:0] matA_9_q1;
reg   [9:0] matA_10_address0;
reg    matA_10_ce0;
reg    matA_10_we0;
wire   [31:0] matA_10_q0;
reg    matA_10_ce1;
wire   [31:0] matA_10_q1;
reg   [9:0] matA_11_address0;
reg    matA_11_ce0;
reg    matA_11_we0;
wire   [31:0] matA_11_q0;
reg    matA_11_ce1;
wire   [31:0] matA_11_q1;
reg   [9:0] matA_12_address0;
reg    matA_12_ce0;
reg    matA_12_we0;
wire   [31:0] matA_12_q0;
reg    matA_12_ce1;
wire   [31:0] matA_12_q1;
reg   [9:0] matA_13_address0;
reg    matA_13_ce0;
reg    matA_13_we0;
wire   [31:0] matA_13_q0;
reg    matA_13_ce1;
wire   [31:0] matA_13_q1;
reg   [9:0] matA_14_address0;
reg    matA_14_ce0;
reg    matA_14_we0;
wire   [31:0] matA_14_q0;
reg    matA_14_ce1;
wire   [31:0] matA_14_q1;
reg   [9:0] matA_15_address0;
reg    matA_15_ce0;
reg    matA_15_we0;
wire   [31:0] matA_15_q0;
reg    matA_15_ce1;
wire   [31:0] matA_15_q1;
reg   [9:0] matB_0_address0;
reg    matB_0_ce0;
reg    matB_0_we0;
wire   [31:0] matB_0_q0;
reg    matB_0_ce1;
wire   [31:0] matB_0_q1;
reg   [9:0] matB_1_address0;
reg    matB_1_ce0;
reg    matB_1_we0;
wire   [31:0] matB_1_q0;
reg    matB_1_ce1;
wire   [31:0] matB_1_q1;
reg   [9:0] matB_2_address0;
reg    matB_2_ce0;
reg    matB_2_we0;
wire   [31:0] matB_2_q0;
reg    matB_2_ce1;
wire   [31:0] matB_2_q1;
reg   [9:0] matB_3_address0;
reg    matB_3_ce0;
reg    matB_3_we0;
wire   [31:0] matB_3_q0;
reg    matB_3_ce1;
wire   [31:0] matB_3_q1;
reg   [9:0] matB_4_address0;
reg    matB_4_ce0;
reg    matB_4_we0;
wire   [31:0] matB_4_q0;
reg    matB_4_ce1;
wire   [31:0] matB_4_q1;
reg   [9:0] matB_5_address0;
reg    matB_5_ce0;
reg    matB_5_we0;
wire   [31:0] matB_5_q0;
reg    matB_5_ce1;
wire   [31:0] matB_5_q1;
reg   [9:0] matB_6_address0;
reg    matB_6_ce0;
reg    matB_6_we0;
wire   [31:0] matB_6_q0;
reg    matB_6_ce1;
wire   [31:0] matB_6_q1;
reg   [9:0] matB_7_address0;
reg    matB_7_ce0;
reg    matB_7_we0;
wire   [31:0] matB_7_q0;
reg    matB_7_ce1;
wire   [31:0] matB_7_q1;
reg   [9:0] matB_8_address0;
reg    matB_8_ce0;
reg    matB_8_we0;
wire   [31:0] matB_8_q0;
reg    matB_8_ce1;
wire   [31:0] matB_8_q1;
reg   [9:0] matB_9_address0;
reg    matB_9_ce0;
reg    matB_9_we0;
wire   [31:0] matB_9_q0;
reg    matB_9_ce1;
wire   [31:0] matB_9_q1;
reg   [9:0] matB_10_address0;
reg    matB_10_ce0;
reg    matB_10_we0;
wire   [31:0] matB_10_q0;
reg    matB_10_ce1;
wire   [31:0] matB_10_q1;
reg   [9:0] matB_11_address0;
reg    matB_11_ce0;
reg    matB_11_we0;
wire   [31:0] matB_11_q0;
reg    matB_11_ce1;
wire   [31:0] matB_11_q1;
reg   [9:0] matB_12_address0;
reg    matB_12_ce0;
reg    matB_12_we0;
wire   [31:0] matB_12_q0;
reg    matB_12_ce1;
wire   [31:0] matB_12_q1;
reg   [9:0] matB_13_address0;
reg    matB_13_ce0;
reg    matB_13_we0;
wire   [31:0] matB_13_q0;
reg    matB_13_ce1;
wire   [31:0] matB_13_q1;
reg   [9:0] matB_14_address0;
reg    matB_14_ce0;
reg    matB_14_we0;
wire   [31:0] matB_14_q0;
reg    matB_14_ce1;
wire   [31:0] matB_14_q1;
reg   [9:0] matB_15_address0;
reg    matB_15_ce0;
reg    matB_15_we0;
wire   [31:0] matB_15_q0;
reg    matB_15_ce1;
wire   [31:0] matB_15_q1;
reg   [9:0] matC_0_address0;
reg    matC_0_ce0;
reg    matC_0_we0;
wire   [31:0] matC_0_q0;
reg   [9:0] matC_1_address0;
reg    matC_1_ce0;
reg    matC_1_we0;
wire   [31:0] matC_1_q0;
reg   [9:0] matC_2_address0;
reg    matC_2_ce0;
reg    matC_2_we0;
wire   [31:0] matC_2_q0;
reg   [9:0] matC_3_address0;
reg    matC_3_ce0;
reg    matC_3_we0;
wire   [31:0] matC_3_q0;
reg   [9:0] matC_4_address0;
reg    matC_4_ce0;
reg    matC_4_we0;
wire   [31:0] matC_4_q0;
reg   [9:0] matC_5_address0;
reg    matC_5_ce0;
reg    matC_5_we0;
wire   [31:0] matC_5_q0;
reg   [9:0] matC_6_address0;
reg    matC_6_ce0;
reg    matC_6_we0;
wire   [31:0] matC_6_q0;
reg   [9:0] matC_7_address0;
reg    matC_7_ce0;
reg    matC_7_we0;
wire   [31:0] matC_7_q0;
reg   [9:0] matC_8_address0;
reg    matC_8_ce0;
reg    matC_8_we0;
wire   [31:0] matC_8_q0;
reg   [9:0] matC_9_address0;
reg    matC_9_ce0;
reg    matC_9_we0;
wire   [31:0] matC_9_q0;
reg   [9:0] matC_10_address0;
reg    matC_10_ce0;
reg    matC_10_we0;
wire   [31:0] matC_10_q0;
reg   [9:0] matC_11_address0;
reg    matC_11_ce0;
reg    matC_11_we0;
wire   [31:0] matC_11_q0;
reg   [9:0] matC_12_address0;
reg    matC_12_ce0;
reg    matC_12_we0;
wire   [31:0] matC_12_q0;
reg   [9:0] matC_13_address0;
reg    matC_13_ce0;
reg    matC_13_we0;
wire   [31:0] matC_13_q0;
reg   [9:0] matC_14_address0;
reg    matC_14_ce0;
reg    matC_14_we0;
wire   [31:0] matC_14_q0;
reg   [9:0] matC_15_address0;
reg    matC_15_ce0;
reg    matC_15_we0;
wire   [31:0] matC_15_q0;
wire    grp_matmul_kernel_fu_1085_ap_start;
wire    grp_matmul_kernel_fu_1085_ap_done;
wire    grp_matmul_kernel_fu_1085_ap_idle;
wire    grp_matmul_kernel_fu_1085_ap_ready;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_0_address0;
wire    grp_matmul_kernel_fu_1085_matA_0_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_0_address1;
wire    grp_matmul_kernel_fu_1085_matA_0_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_1_address0;
wire    grp_matmul_kernel_fu_1085_matA_1_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_1_address1;
wire    grp_matmul_kernel_fu_1085_matA_1_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_2_address0;
wire    grp_matmul_kernel_fu_1085_matA_2_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_2_address1;
wire    grp_matmul_kernel_fu_1085_matA_2_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_3_address0;
wire    grp_matmul_kernel_fu_1085_matA_3_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_3_address1;
wire    grp_matmul_kernel_fu_1085_matA_3_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_4_address0;
wire    grp_matmul_kernel_fu_1085_matA_4_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_4_address1;
wire    grp_matmul_kernel_fu_1085_matA_4_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_5_address0;
wire    grp_matmul_kernel_fu_1085_matA_5_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_5_address1;
wire    grp_matmul_kernel_fu_1085_matA_5_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_6_address0;
wire    grp_matmul_kernel_fu_1085_matA_6_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_6_address1;
wire    grp_matmul_kernel_fu_1085_matA_6_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_7_address0;
wire    grp_matmul_kernel_fu_1085_matA_7_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_7_address1;
wire    grp_matmul_kernel_fu_1085_matA_7_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_8_address0;
wire    grp_matmul_kernel_fu_1085_matA_8_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_8_address1;
wire    grp_matmul_kernel_fu_1085_matA_8_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_9_address0;
wire    grp_matmul_kernel_fu_1085_matA_9_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_9_address1;
wire    grp_matmul_kernel_fu_1085_matA_9_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_10_address0;
wire    grp_matmul_kernel_fu_1085_matA_10_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_10_address1;
wire    grp_matmul_kernel_fu_1085_matA_10_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_11_address0;
wire    grp_matmul_kernel_fu_1085_matA_11_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_11_address1;
wire    grp_matmul_kernel_fu_1085_matA_11_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_12_address0;
wire    grp_matmul_kernel_fu_1085_matA_12_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_12_address1;
wire    grp_matmul_kernel_fu_1085_matA_12_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_13_address0;
wire    grp_matmul_kernel_fu_1085_matA_13_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_13_address1;
wire    grp_matmul_kernel_fu_1085_matA_13_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_14_address0;
wire    grp_matmul_kernel_fu_1085_matA_14_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_14_address1;
wire    grp_matmul_kernel_fu_1085_matA_14_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_15_address0;
wire    grp_matmul_kernel_fu_1085_matA_15_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matA_15_address1;
wire    grp_matmul_kernel_fu_1085_matA_15_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_0_address0;
wire    grp_matmul_kernel_fu_1085_matB_0_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_0_address1;
wire    grp_matmul_kernel_fu_1085_matB_0_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_1_address0;
wire    grp_matmul_kernel_fu_1085_matB_1_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_1_address1;
wire    grp_matmul_kernel_fu_1085_matB_1_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_2_address0;
wire    grp_matmul_kernel_fu_1085_matB_2_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_2_address1;
wire    grp_matmul_kernel_fu_1085_matB_2_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_3_address0;
wire    grp_matmul_kernel_fu_1085_matB_3_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_3_address1;
wire    grp_matmul_kernel_fu_1085_matB_3_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_4_address0;
wire    grp_matmul_kernel_fu_1085_matB_4_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_4_address1;
wire    grp_matmul_kernel_fu_1085_matB_4_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_5_address0;
wire    grp_matmul_kernel_fu_1085_matB_5_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_5_address1;
wire    grp_matmul_kernel_fu_1085_matB_5_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_6_address0;
wire    grp_matmul_kernel_fu_1085_matB_6_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_6_address1;
wire    grp_matmul_kernel_fu_1085_matB_6_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_7_address0;
wire    grp_matmul_kernel_fu_1085_matB_7_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_7_address1;
wire    grp_matmul_kernel_fu_1085_matB_7_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_8_address0;
wire    grp_matmul_kernel_fu_1085_matB_8_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_8_address1;
wire    grp_matmul_kernel_fu_1085_matB_8_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_9_address0;
wire    grp_matmul_kernel_fu_1085_matB_9_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_9_address1;
wire    grp_matmul_kernel_fu_1085_matB_9_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_10_address0;
wire    grp_matmul_kernel_fu_1085_matB_10_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_10_address1;
wire    grp_matmul_kernel_fu_1085_matB_10_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_11_address0;
wire    grp_matmul_kernel_fu_1085_matB_11_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_11_address1;
wire    grp_matmul_kernel_fu_1085_matB_11_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_12_address0;
wire    grp_matmul_kernel_fu_1085_matB_12_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_12_address1;
wire    grp_matmul_kernel_fu_1085_matB_12_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_13_address0;
wire    grp_matmul_kernel_fu_1085_matB_13_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_13_address1;
wire    grp_matmul_kernel_fu_1085_matB_13_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_14_address0;
wire    grp_matmul_kernel_fu_1085_matB_14_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_14_address1;
wire    grp_matmul_kernel_fu_1085_matB_14_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_15_address0;
wire    grp_matmul_kernel_fu_1085_matB_15_ce0;
wire   [9:0] grp_matmul_kernel_fu_1085_matB_15_address1;
wire    grp_matmul_kernel_fu_1085_matB_15_ce1;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_0_address0;
wire    grp_matmul_kernel_fu_1085_matC_0_ce0;
wire    grp_matmul_kernel_fu_1085_matC_0_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_0_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_1_address0;
wire    grp_matmul_kernel_fu_1085_matC_1_ce0;
wire    grp_matmul_kernel_fu_1085_matC_1_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_1_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_2_address0;
wire    grp_matmul_kernel_fu_1085_matC_2_ce0;
wire    grp_matmul_kernel_fu_1085_matC_2_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_2_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_3_address0;
wire    grp_matmul_kernel_fu_1085_matC_3_ce0;
wire    grp_matmul_kernel_fu_1085_matC_3_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_3_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_4_address0;
wire    grp_matmul_kernel_fu_1085_matC_4_ce0;
wire    grp_matmul_kernel_fu_1085_matC_4_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_4_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_5_address0;
wire    grp_matmul_kernel_fu_1085_matC_5_ce0;
wire    grp_matmul_kernel_fu_1085_matC_5_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_5_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_6_address0;
wire    grp_matmul_kernel_fu_1085_matC_6_ce0;
wire    grp_matmul_kernel_fu_1085_matC_6_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_6_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_7_address0;
wire    grp_matmul_kernel_fu_1085_matC_7_ce0;
wire    grp_matmul_kernel_fu_1085_matC_7_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_7_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_8_address0;
wire    grp_matmul_kernel_fu_1085_matC_8_ce0;
wire    grp_matmul_kernel_fu_1085_matC_8_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_8_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_9_address0;
wire    grp_matmul_kernel_fu_1085_matC_9_ce0;
wire    grp_matmul_kernel_fu_1085_matC_9_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_9_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_10_address0;
wire    grp_matmul_kernel_fu_1085_matC_10_ce0;
wire    grp_matmul_kernel_fu_1085_matC_10_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_10_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_11_address0;
wire    grp_matmul_kernel_fu_1085_matC_11_ce0;
wire    grp_matmul_kernel_fu_1085_matC_11_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_11_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_12_address0;
wire    grp_matmul_kernel_fu_1085_matC_12_ce0;
wire    grp_matmul_kernel_fu_1085_matC_12_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_12_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_13_address0;
wire    grp_matmul_kernel_fu_1085_matC_13_ce0;
wire    grp_matmul_kernel_fu_1085_matC_13_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_13_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_14_address0;
wire    grp_matmul_kernel_fu_1085_matC_14_ce0;
wire    grp_matmul_kernel_fu_1085_matC_14_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_14_d0;
wire   [9:0] grp_matmul_kernel_fu_1085_matC_15_address0;
wire    grp_matmul_kernel_fu_1085_matC_15_ce0;
wire    grp_matmul_kernel_fu_1085_matC_15_we0;
wire   [31:0] grp_matmul_kernel_fu_1085_matC_15_d0;
reg   [10:0] i_0_reg_946;
reg   [9:0] Lo_assign_reg_957;
reg   [9:0] Hi_assign_reg_969;
reg   [4:0] j_0_reg_981;
reg   [10:0] i1_0_reg_992;
reg   [9:0] Lo_assign_1_reg_1003;
reg   [9:0] Hi_assign_1_reg_1015;
reg   [4:0] j3_0_reg_1027;
reg   [10:0] i4_0_reg_1038;
wire    ap_CS_fsm_state10;
reg   [9:0] Lo_assign_2_reg_1050;
reg   [9:0] Hi_assign_2_reg_1062;
reg   [4:0] j6_0_reg_1074;
reg    grp_matmul_kernel_fu_1085_ap_start_reg;
reg    ap_block_state6_ignore_call1;
wire   [63:0] zext_ln57_fu_1320_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln74_fu_1539_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln92_1_fu_1629_p1;
reg   [511:0] tmp_data_V_1_fu_336;
wire   [511:0] p_Result_3_fu_1818_p2;
wire   [31:0] bitcast_ln56_fu_1300_p1;
wire   [31:0] bitcast_ln73_fu_1519_p1;
wire   [9:0] trunc_ln57_fu_1161_p1;
wire   [0:0] icmp_ln681_fu_1189_p2;
wire   [9:0] sub_ln681_fu_1205_p2;
wire   [9:0] sub_ln681_2_fu_1217_p2;
reg   [511:0] tmp_4_fu_1195_p4;
wire   [9:0] sub_ln681_1_fu_1211_p2;
wire   [9:0] select_ln681_fu_1223_p3;
wire   [9:0] select_ln681_2_fu_1239_p3;
wire   [511:0] select_ln681_1_fu_1231_p3;
wire   [511:0] zext_ln681_fu_1253_p1;
wire   [13:0] zext_ln54_fu_1173_p1;
wire   [13:0] add_ln57_fu_1267_p2;
wire   [511:0] zext_ln681_1_fu_1282_p1;
wire   [511:0] lshr_ln681_1_fu_1285_p2;
wire   [511:0] p_Result_s_fu_1291_p2;
wire   [31:0] trunc_ln56_fu_1296_p1;
wire   [9:0] trunc_ln74_fu_1363_p1;
wire   [5:0] trunc_ln74_1_fu_1375_p1;
wire   [0:0] icmp_ln681_1_fu_1403_p2;
wire   [9:0] sub_ln681_4_fu_1419_p2;
wire   [9:0] sub_ln681_6_fu_1431_p2;
reg   [511:0] tmp_5_fu_1409_p4;
wire   [9:0] sub_ln681_5_fu_1425_p2;
wire   [9:0] select_ln681_3_fu_1437_p3;
wire   [9:0] select_ln681_5_fu_1453_p3;
wire   [511:0] select_ln681_4_fu_1445_p3;
wire   [511:0] zext_ln681_2_fu_1467_p1;
wire   [13:0] zext_ln71_fu_1387_p1;
wire   [13:0] add_ln74_fu_1481_p2;
wire   [9:0] zext_ln74_1_fu_1477_p1;
wire   [511:0] zext_ln681_3_fu_1501_p1;
wire   [511:0] lshr_ln681_3_fu_1504_p2;
wire   [511:0] p_Result_1_fu_1510_p2;
wire   [31:0] trunc_ln73_fu_1515_p1;
wire   [9:0] trunc_ln92_fu_1582_p1;
wire   [13:0] zext_ln90_fu_1594_p1;
wire   [13:0] add_ln92_fu_1614_p2;
wire   [9:0] lshr_ln1_fu_1619_p4;
wire   [31:0] tmp_1_fu_1659_p17;
wire   [31:0] bitcast_ln93_fu_1697_p1;
wire   [0:0] icmp_ln392_fu_1704_p2;
wire   [9:0] sub_ln392_fu_1710_p2;
wire   [9:0] select_ln392_fu_1716_p3;
wire   [9:0] select_ln392_2_fu_1732_p3;
wire   [9:0] select_ln392_1_fu_1724_p3;
wire   [9:0] sub_ln392_1_fu_1740_p2;
wire   [511:0] tmp_V_fu_1700_p1;
wire   [511:0] zext_ln392_fu_1746_p1;
wire   [511:0] shl_ln392_fu_1758_p2;
reg   [511:0] tmp_6_fu_1764_p4;
wire   [511:0] zext_ln392_1_fu_1750_p1;
wire   [511:0] zext_ln392_2_fu_1754_p1;
wire   [511:0] shl_ln392_1_fu_1782_p2;
wire   [511:0] lshr_ln392_fu_1788_p2;
wire   [511:0] and_ln392_fu_1794_p2;
wire   [511:0] xor_ln392_fu_1800_p2;
wire   [511:0] select_ln392_3_fu_1774_p3;
wire   [511:0] and_ln392_1_fu_1806_p2;
wire   [511:0] and_ln392_2_fu_1812_p2;
reg   [14:0] ap_NS_fsm;
wire    regslice_both_in_V_data_V_U_apdone_blk;
wire   [511:0] in_r_TDATA_int;
wire    in_r_TVALID_int;
reg    in_r_TREADY_int;
wire    regslice_both_in_V_data_V_U_ack_in;
wire    regslice_both_in_V_keep_V_U_apdone_blk;
wire   [63:0] in_r_TKEEP_int;
wire    regslice_both_in_V_keep_V_U_vld_out;
wire    regslice_both_in_V_keep_V_U_ack_in;
wire    regslice_both_in_V_strb_V_U_apdone_blk;
wire   [63:0] in_r_TSTRB_int;
wire    regslice_both_in_V_strb_V_U_vld_out;
wire    regslice_both_in_V_strb_V_U_ack_in;
wire    regslice_both_in_V_last_V_U_apdone_blk;
wire   [0:0] in_r_TLAST_int;
wire    regslice_both_in_V_last_V_U_vld_out;
wire    regslice_both_in_V_last_V_U_ack_in;
reg    out_r_TVALID_int;
wire    out_r_TREADY_int;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
wire   [0:0] out_r_TLAST_int;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_matmul_kernel_fu_1085_ap_start_reg = 1'b0;
end

matmul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
matmul_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_0_address0),
    .ce0(matA_0_ce0),
    .we0(matA_0_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_0_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_0_address1),
    .ce1(matA_0_ce1),
    .q1(matA_0_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_1_address0),
    .ce0(matA_1_ce0),
    .we0(matA_1_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_1_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_1_address1),
    .ce1(matA_1_ce1),
    .q1(matA_1_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_2_address0),
    .ce0(matA_2_ce0),
    .we0(matA_2_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_2_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_2_address1),
    .ce1(matA_2_ce1),
    .q1(matA_2_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_3_address0),
    .ce0(matA_3_ce0),
    .we0(matA_3_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_3_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_3_address1),
    .ce1(matA_3_ce1),
    .q1(matA_3_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_4_address0),
    .ce0(matA_4_ce0),
    .we0(matA_4_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_4_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_4_address1),
    .ce1(matA_4_ce1),
    .q1(matA_4_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_5_address0),
    .ce0(matA_5_ce0),
    .we0(matA_5_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_5_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_5_address1),
    .ce1(matA_5_ce1),
    .q1(matA_5_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_6_address0),
    .ce0(matA_6_ce0),
    .we0(matA_6_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_6_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_6_address1),
    .ce1(matA_6_ce1),
    .q1(matA_6_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_7_address0),
    .ce0(matA_7_ce0),
    .we0(matA_7_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_7_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_7_address1),
    .ce1(matA_7_ce1),
    .q1(matA_7_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_8_address0),
    .ce0(matA_8_ce0),
    .we0(matA_8_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_8_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_8_address1),
    .ce1(matA_8_ce1),
    .q1(matA_8_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_9_address0),
    .ce0(matA_9_ce0),
    .we0(matA_9_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_9_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_9_address1),
    .ce1(matA_9_ce1),
    .q1(matA_9_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_10_address0),
    .ce0(matA_10_ce0),
    .we0(matA_10_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_10_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_10_address1),
    .ce1(matA_10_ce1),
    .q1(matA_10_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_11_address0),
    .ce0(matA_11_ce0),
    .we0(matA_11_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_11_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_11_address1),
    .ce1(matA_11_ce1),
    .q1(matA_11_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_12_address0),
    .ce0(matA_12_ce0),
    .we0(matA_12_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_12_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_12_address1),
    .ce1(matA_12_ce1),
    .q1(matA_12_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_13_address0),
    .ce0(matA_13_ce0),
    .we0(matA_13_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_13_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_13_address1),
    .ce1(matA_13_ce1),
    .q1(matA_13_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_14_address0),
    .ce0(matA_14_ce0),
    .we0(matA_14_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_14_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_14_address1),
    .ce1(matA_14_ce1),
    .q1(matA_14_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matA_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matA_15_address0),
    .ce0(matA_15_ce0),
    .we0(matA_15_we0),
    .d0(bitcast_ln56_fu_1300_p1),
    .q0(matA_15_q0),
    .address1(grp_matmul_kernel_fu_1085_matA_15_address1),
    .ce1(matA_15_ce1),
    .q1(matA_15_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_0_address0),
    .ce0(matB_0_ce0),
    .we0(matB_0_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_0_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_0_address1),
    .ce1(matB_0_ce1),
    .q1(matB_0_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_1_address0),
    .ce0(matB_1_ce0),
    .we0(matB_1_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_1_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_1_address1),
    .ce1(matB_1_ce1),
    .q1(matB_1_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_2_address0),
    .ce0(matB_2_ce0),
    .we0(matB_2_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_2_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_2_address1),
    .ce1(matB_2_ce1),
    .q1(matB_2_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_3_address0),
    .ce0(matB_3_ce0),
    .we0(matB_3_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_3_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_3_address1),
    .ce1(matB_3_ce1),
    .q1(matB_3_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_4_address0),
    .ce0(matB_4_ce0),
    .we0(matB_4_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_4_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_4_address1),
    .ce1(matB_4_ce1),
    .q1(matB_4_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_5_address0),
    .ce0(matB_5_ce0),
    .we0(matB_5_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_5_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_5_address1),
    .ce1(matB_5_ce1),
    .q1(matB_5_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_6_address0),
    .ce0(matB_6_ce0),
    .we0(matB_6_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_6_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_6_address1),
    .ce1(matB_6_ce1),
    .q1(matB_6_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_7_address0),
    .ce0(matB_7_ce0),
    .we0(matB_7_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_7_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_7_address1),
    .ce1(matB_7_ce1),
    .q1(matB_7_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_8_address0),
    .ce0(matB_8_ce0),
    .we0(matB_8_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_8_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_8_address1),
    .ce1(matB_8_ce1),
    .q1(matB_8_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_9_address0),
    .ce0(matB_9_ce0),
    .we0(matB_9_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_9_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_9_address1),
    .ce1(matB_9_ce1),
    .q1(matB_9_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_10_address0),
    .ce0(matB_10_ce0),
    .we0(matB_10_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_10_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_10_address1),
    .ce1(matB_10_ce1),
    .q1(matB_10_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_11_address0),
    .ce0(matB_11_ce0),
    .we0(matB_11_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_11_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_11_address1),
    .ce1(matB_11_ce1),
    .q1(matB_11_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_12_address0),
    .ce0(matB_12_ce0),
    .we0(matB_12_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_12_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_12_address1),
    .ce1(matB_12_ce1),
    .q1(matB_12_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_13_address0),
    .ce0(matB_13_ce0),
    .we0(matB_13_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_13_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_13_address1),
    .ce1(matB_13_ce1),
    .q1(matB_13_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_14_address0),
    .ce0(matB_14_ce0),
    .we0(matB_14_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_14_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_14_address1),
    .ce1(matB_14_ce1),
    .q1(matB_14_q1)
);

matmul_matA_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matB_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matB_15_address0),
    .ce0(matB_15_ce0),
    .we0(matB_15_we0),
    .d0(bitcast_ln73_fu_1519_p1),
    .q0(matB_15_q0),
    .address1(grp_matmul_kernel_fu_1085_matB_15_address1),
    .ce1(matB_15_ce1),
    .q1(matB_15_q1)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_0_address0),
    .ce0(matC_0_ce0),
    .we0(matC_0_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_0_d0),
    .q0(matC_0_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_1_address0),
    .ce0(matC_1_ce0),
    .we0(matC_1_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_1_d0),
    .q0(matC_1_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_2_address0),
    .ce0(matC_2_ce0),
    .we0(matC_2_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_2_d0),
    .q0(matC_2_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_3_address0),
    .ce0(matC_3_ce0),
    .we0(matC_3_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_3_d0),
    .q0(matC_3_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_4_address0),
    .ce0(matC_4_ce0),
    .we0(matC_4_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_4_d0),
    .q0(matC_4_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_5_address0),
    .ce0(matC_5_ce0),
    .we0(matC_5_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_5_d0),
    .q0(matC_5_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_6_address0),
    .ce0(matC_6_ce0),
    .we0(matC_6_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_6_d0),
    .q0(matC_6_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_7_address0),
    .ce0(matC_7_ce0),
    .we0(matC_7_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_7_d0),
    .q0(matC_7_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_8_address0),
    .ce0(matC_8_ce0),
    .we0(matC_8_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_8_d0),
    .q0(matC_8_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_9_address0),
    .ce0(matC_9_ce0),
    .we0(matC_9_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_9_d0),
    .q0(matC_9_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_10_address0),
    .ce0(matC_10_ce0),
    .we0(matC_10_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_10_d0),
    .q0(matC_10_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_11_address0),
    .ce0(matC_11_ce0),
    .we0(matC_11_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_11_d0),
    .q0(matC_11_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_12_address0),
    .ce0(matC_12_ce0),
    .we0(matC_12_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_12_d0),
    .q0(matC_12_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_13_address0),
    .ce0(matC_13_ce0),
    .we0(matC_13_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_13_d0),
    .q0(matC_13_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_14_address0),
    .ce0(matC_14_ce0),
    .we0(matC_14_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_14_d0),
    .q0(matC_14_q0)
);

matmul_matC_0 #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
matC_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(matC_15_address0),
    .ce0(matC_15_ce0),
    .we0(matC_15_we0),
    .d0(grp_matmul_kernel_fu_1085_matC_15_d0),
    .q0(matC_15_q0)
);

matmul_kernel grp_matmul_kernel_fu_1085(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_matmul_kernel_fu_1085_ap_start),
    .ap_done(grp_matmul_kernel_fu_1085_ap_done),
    .ap_idle(grp_matmul_kernel_fu_1085_ap_idle),
    .ap_ready(grp_matmul_kernel_fu_1085_ap_ready),
    .matA_0_address0(grp_matmul_kernel_fu_1085_matA_0_address0),
    .matA_0_ce0(grp_matmul_kernel_fu_1085_matA_0_ce0),
    .matA_0_q0(matA_0_q0),
    .matA_0_address1(grp_matmul_kernel_fu_1085_matA_0_address1),
    .matA_0_ce1(grp_matmul_kernel_fu_1085_matA_0_ce1),
    .matA_0_q1(matA_0_q1),
    .matA_1_address0(grp_matmul_kernel_fu_1085_matA_1_address0),
    .matA_1_ce0(grp_matmul_kernel_fu_1085_matA_1_ce0),
    .matA_1_q0(matA_1_q0),
    .matA_1_address1(grp_matmul_kernel_fu_1085_matA_1_address1),
    .matA_1_ce1(grp_matmul_kernel_fu_1085_matA_1_ce1),
    .matA_1_q1(matA_1_q1),
    .matA_2_address0(grp_matmul_kernel_fu_1085_matA_2_address0),
    .matA_2_ce0(grp_matmul_kernel_fu_1085_matA_2_ce0),
    .matA_2_q0(matA_2_q0),
    .matA_2_address1(grp_matmul_kernel_fu_1085_matA_2_address1),
    .matA_2_ce1(grp_matmul_kernel_fu_1085_matA_2_ce1),
    .matA_2_q1(matA_2_q1),
    .matA_3_address0(grp_matmul_kernel_fu_1085_matA_3_address0),
    .matA_3_ce0(grp_matmul_kernel_fu_1085_matA_3_ce0),
    .matA_3_q0(matA_3_q0),
    .matA_3_address1(grp_matmul_kernel_fu_1085_matA_3_address1),
    .matA_3_ce1(grp_matmul_kernel_fu_1085_matA_3_ce1),
    .matA_3_q1(matA_3_q1),
    .matA_4_address0(grp_matmul_kernel_fu_1085_matA_4_address0),
    .matA_4_ce0(grp_matmul_kernel_fu_1085_matA_4_ce0),
    .matA_4_q0(matA_4_q0),
    .matA_4_address1(grp_matmul_kernel_fu_1085_matA_4_address1),
    .matA_4_ce1(grp_matmul_kernel_fu_1085_matA_4_ce1),
    .matA_4_q1(matA_4_q1),
    .matA_5_address0(grp_matmul_kernel_fu_1085_matA_5_address0),
    .matA_5_ce0(grp_matmul_kernel_fu_1085_matA_5_ce0),
    .matA_5_q0(matA_5_q0),
    .matA_5_address1(grp_matmul_kernel_fu_1085_matA_5_address1),
    .matA_5_ce1(grp_matmul_kernel_fu_1085_matA_5_ce1),
    .matA_5_q1(matA_5_q1),
    .matA_6_address0(grp_matmul_kernel_fu_1085_matA_6_address0),
    .matA_6_ce0(grp_matmul_kernel_fu_1085_matA_6_ce0),
    .matA_6_q0(matA_6_q0),
    .matA_6_address1(grp_matmul_kernel_fu_1085_matA_6_address1),
    .matA_6_ce1(grp_matmul_kernel_fu_1085_matA_6_ce1),
    .matA_6_q1(matA_6_q1),
    .matA_7_address0(grp_matmul_kernel_fu_1085_matA_7_address0),
    .matA_7_ce0(grp_matmul_kernel_fu_1085_matA_7_ce0),
    .matA_7_q0(matA_7_q0),
    .matA_7_address1(grp_matmul_kernel_fu_1085_matA_7_address1),
    .matA_7_ce1(grp_matmul_kernel_fu_1085_matA_7_ce1),
    .matA_7_q1(matA_7_q1),
    .matA_8_address0(grp_matmul_kernel_fu_1085_matA_8_address0),
    .matA_8_ce0(grp_matmul_kernel_fu_1085_matA_8_ce0),
    .matA_8_q0(matA_8_q0),
    .matA_8_address1(grp_matmul_kernel_fu_1085_matA_8_address1),
    .matA_8_ce1(grp_matmul_kernel_fu_1085_matA_8_ce1),
    .matA_8_q1(matA_8_q1),
    .matA_9_address0(grp_matmul_kernel_fu_1085_matA_9_address0),
    .matA_9_ce0(grp_matmul_kernel_fu_1085_matA_9_ce0),
    .matA_9_q0(matA_9_q0),
    .matA_9_address1(grp_matmul_kernel_fu_1085_matA_9_address1),
    .matA_9_ce1(grp_matmul_kernel_fu_1085_matA_9_ce1),
    .matA_9_q1(matA_9_q1),
    .matA_10_address0(grp_matmul_kernel_fu_1085_matA_10_address0),
    .matA_10_ce0(grp_matmul_kernel_fu_1085_matA_10_ce0),
    .matA_10_q0(matA_10_q0),
    .matA_10_address1(grp_matmul_kernel_fu_1085_matA_10_address1),
    .matA_10_ce1(grp_matmul_kernel_fu_1085_matA_10_ce1),
    .matA_10_q1(matA_10_q1),
    .matA_11_address0(grp_matmul_kernel_fu_1085_matA_11_address0),
    .matA_11_ce0(grp_matmul_kernel_fu_1085_matA_11_ce0),
    .matA_11_q0(matA_11_q0),
    .matA_11_address1(grp_matmul_kernel_fu_1085_matA_11_address1),
    .matA_11_ce1(grp_matmul_kernel_fu_1085_matA_11_ce1),
    .matA_11_q1(matA_11_q1),
    .matA_12_address0(grp_matmul_kernel_fu_1085_matA_12_address0),
    .matA_12_ce0(grp_matmul_kernel_fu_1085_matA_12_ce0),
    .matA_12_q0(matA_12_q0),
    .matA_12_address1(grp_matmul_kernel_fu_1085_matA_12_address1),
    .matA_12_ce1(grp_matmul_kernel_fu_1085_matA_12_ce1),
    .matA_12_q1(matA_12_q1),
    .matA_13_address0(grp_matmul_kernel_fu_1085_matA_13_address0),
    .matA_13_ce0(grp_matmul_kernel_fu_1085_matA_13_ce0),
    .matA_13_q0(matA_13_q0),
    .matA_13_address1(grp_matmul_kernel_fu_1085_matA_13_address1),
    .matA_13_ce1(grp_matmul_kernel_fu_1085_matA_13_ce1),
    .matA_13_q1(matA_13_q1),
    .matA_14_address0(grp_matmul_kernel_fu_1085_matA_14_address0),
    .matA_14_ce0(grp_matmul_kernel_fu_1085_matA_14_ce0),
    .matA_14_q0(matA_14_q0),
    .matA_14_address1(grp_matmul_kernel_fu_1085_matA_14_address1),
    .matA_14_ce1(grp_matmul_kernel_fu_1085_matA_14_ce1),
    .matA_14_q1(matA_14_q1),
    .matA_15_address0(grp_matmul_kernel_fu_1085_matA_15_address0),
    .matA_15_ce0(grp_matmul_kernel_fu_1085_matA_15_ce0),
    .matA_15_q0(matA_15_q0),
    .matA_15_address1(grp_matmul_kernel_fu_1085_matA_15_address1),
    .matA_15_ce1(grp_matmul_kernel_fu_1085_matA_15_ce1),
    .matA_15_q1(matA_15_q1),
    .matB_0_address0(grp_matmul_kernel_fu_1085_matB_0_address0),
    .matB_0_ce0(grp_matmul_kernel_fu_1085_matB_0_ce0),
    .matB_0_q0(matB_0_q0),
    .matB_0_address1(grp_matmul_kernel_fu_1085_matB_0_address1),
    .matB_0_ce1(grp_matmul_kernel_fu_1085_matB_0_ce1),
    .matB_0_q1(matB_0_q1),
    .matB_1_address0(grp_matmul_kernel_fu_1085_matB_1_address0),
    .matB_1_ce0(grp_matmul_kernel_fu_1085_matB_1_ce0),
    .matB_1_q0(matB_1_q0),
    .matB_1_address1(grp_matmul_kernel_fu_1085_matB_1_address1),
    .matB_1_ce1(grp_matmul_kernel_fu_1085_matB_1_ce1),
    .matB_1_q1(matB_1_q1),
    .matB_2_address0(grp_matmul_kernel_fu_1085_matB_2_address0),
    .matB_2_ce0(grp_matmul_kernel_fu_1085_matB_2_ce0),
    .matB_2_q0(matB_2_q0),
    .matB_2_address1(grp_matmul_kernel_fu_1085_matB_2_address1),
    .matB_2_ce1(grp_matmul_kernel_fu_1085_matB_2_ce1),
    .matB_2_q1(matB_2_q1),
    .matB_3_address0(grp_matmul_kernel_fu_1085_matB_3_address0),
    .matB_3_ce0(grp_matmul_kernel_fu_1085_matB_3_ce0),
    .matB_3_q0(matB_3_q0),
    .matB_3_address1(grp_matmul_kernel_fu_1085_matB_3_address1),
    .matB_3_ce1(grp_matmul_kernel_fu_1085_matB_3_ce1),
    .matB_3_q1(matB_3_q1),
    .matB_4_address0(grp_matmul_kernel_fu_1085_matB_4_address0),
    .matB_4_ce0(grp_matmul_kernel_fu_1085_matB_4_ce0),
    .matB_4_q0(matB_4_q0),
    .matB_4_address1(grp_matmul_kernel_fu_1085_matB_4_address1),
    .matB_4_ce1(grp_matmul_kernel_fu_1085_matB_4_ce1),
    .matB_4_q1(matB_4_q1),
    .matB_5_address0(grp_matmul_kernel_fu_1085_matB_5_address0),
    .matB_5_ce0(grp_matmul_kernel_fu_1085_matB_5_ce0),
    .matB_5_q0(matB_5_q0),
    .matB_5_address1(grp_matmul_kernel_fu_1085_matB_5_address1),
    .matB_5_ce1(grp_matmul_kernel_fu_1085_matB_5_ce1),
    .matB_5_q1(matB_5_q1),
    .matB_6_address0(grp_matmul_kernel_fu_1085_matB_6_address0),
    .matB_6_ce0(grp_matmul_kernel_fu_1085_matB_6_ce0),
    .matB_6_q0(matB_6_q0),
    .matB_6_address1(grp_matmul_kernel_fu_1085_matB_6_address1),
    .matB_6_ce1(grp_matmul_kernel_fu_1085_matB_6_ce1),
    .matB_6_q1(matB_6_q1),
    .matB_7_address0(grp_matmul_kernel_fu_1085_matB_7_address0),
    .matB_7_ce0(grp_matmul_kernel_fu_1085_matB_7_ce0),
    .matB_7_q0(matB_7_q0),
    .matB_7_address1(grp_matmul_kernel_fu_1085_matB_7_address1),
    .matB_7_ce1(grp_matmul_kernel_fu_1085_matB_7_ce1),
    .matB_7_q1(matB_7_q1),
    .matB_8_address0(grp_matmul_kernel_fu_1085_matB_8_address0),
    .matB_8_ce0(grp_matmul_kernel_fu_1085_matB_8_ce0),
    .matB_8_q0(matB_8_q0),
    .matB_8_address1(grp_matmul_kernel_fu_1085_matB_8_address1),
    .matB_8_ce1(grp_matmul_kernel_fu_1085_matB_8_ce1),
    .matB_8_q1(matB_8_q1),
    .matB_9_address0(grp_matmul_kernel_fu_1085_matB_9_address0),
    .matB_9_ce0(grp_matmul_kernel_fu_1085_matB_9_ce0),
    .matB_9_q0(matB_9_q0),
    .matB_9_address1(grp_matmul_kernel_fu_1085_matB_9_address1),
    .matB_9_ce1(grp_matmul_kernel_fu_1085_matB_9_ce1),
    .matB_9_q1(matB_9_q1),
    .matB_10_address0(grp_matmul_kernel_fu_1085_matB_10_address0),
    .matB_10_ce0(grp_matmul_kernel_fu_1085_matB_10_ce0),
    .matB_10_q0(matB_10_q0),
    .matB_10_address1(grp_matmul_kernel_fu_1085_matB_10_address1),
    .matB_10_ce1(grp_matmul_kernel_fu_1085_matB_10_ce1),
    .matB_10_q1(matB_10_q1),
    .matB_11_address0(grp_matmul_kernel_fu_1085_matB_11_address0),
    .matB_11_ce0(grp_matmul_kernel_fu_1085_matB_11_ce0),
    .matB_11_q0(matB_11_q0),
    .matB_11_address1(grp_matmul_kernel_fu_1085_matB_11_address1),
    .matB_11_ce1(grp_matmul_kernel_fu_1085_matB_11_ce1),
    .matB_11_q1(matB_11_q1),
    .matB_12_address0(grp_matmul_kernel_fu_1085_matB_12_address0),
    .matB_12_ce0(grp_matmul_kernel_fu_1085_matB_12_ce0),
    .matB_12_q0(matB_12_q0),
    .matB_12_address1(grp_matmul_kernel_fu_1085_matB_12_address1),
    .matB_12_ce1(grp_matmul_kernel_fu_1085_matB_12_ce1),
    .matB_12_q1(matB_12_q1),
    .matB_13_address0(grp_matmul_kernel_fu_1085_matB_13_address0),
    .matB_13_ce0(grp_matmul_kernel_fu_1085_matB_13_ce0),
    .matB_13_q0(matB_13_q0),
    .matB_13_address1(grp_matmul_kernel_fu_1085_matB_13_address1),
    .matB_13_ce1(grp_matmul_kernel_fu_1085_matB_13_ce1),
    .matB_13_q1(matB_13_q1),
    .matB_14_address0(grp_matmul_kernel_fu_1085_matB_14_address0),
    .matB_14_ce0(grp_matmul_kernel_fu_1085_matB_14_ce0),
    .matB_14_q0(matB_14_q0),
    .matB_14_address1(grp_matmul_kernel_fu_1085_matB_14_address1),
    .matB_14_ce1(grp_matmul_kernel_fu_1085_matB_14_ce1),
    .matB_14_q1(matB_14_q1),
    .matB_15_address0(grp_matmul_kernel_fu_1085_matB_15_address0),
    .matB_15_ce0(grp_matmul_kernel_fu_1085_matB_15_ce0),
    .matB_15_q0(matB_15_q0),
    .matB_15_address1(grp_matmul_kernel_fu_1085_matB_15_address1),
    .matB_15_ce1(grp_matmul_kernel_fu_1085_matB_15_ce1),
    .matB_15_q1(matB_15_q1),
    .matC_0_address0(grp_matmul_kernel_fu_1085_matC_0_address0),
    .matC_0_ce0(grp_matmul_kernel_fu_1085_matC_0_ce0),
    .matC_0_we0(grp_matmul_kernel_fu_1085_matC_0_we0),
    .matC_0_d0(grp_matmul_kernel_fu_1085_matC_0_d0),
    .matC_1_address0(grp_matmul_kernel_fu_1085_matC_1_address0),
    .matC_1_ce0(grp_matmul_kernel_fu_1085_matC_1_ce0),
    .matC_1_we0(grp_matmul_kernel_fu_1085_matC_1_we0),
    .matC_1_d0(grp_matmul_kernel_fu_1085_matC_1_d0),
    .matC_2_address0(grp_matmul_kernel_fu_1085_matC_2_address0),
    .matC_2_ce0(grp_matmul_kernel_fu_1085_matC_2_ce0),
    .matC_2_we0(grp_matmul_kernel_fu_1085_matC_2_we0),
    .matC_2_d0(grp_matmul_kernel_fu_1085_matC_2_d0),
    .matC_3_address0(grp_matmul_kernel_fu_1085_matC_3_address0),
    .matC_3_ce0(grp_matmul_kernel_fu_1085_matC_3_ce0),
    .matC_3_we0(grp_matmul_kernel_fu_1085_matC_3_we0),
    .matC_3_d0(grp_matmul_kernel_fu_1085_matC_3_d0),
    .matC_4_address0(grp_matmul_kernel_fu_1085_matC_4_address0),
    .matC_4_ce0(grp_matmul_kernel_fu_1085_matC_4_ce0),
    .matC_4_we0(grp_matmul_kernel_fu_1085_matC_4_we0),
    .matC_4_d0(grp_matmul_kernel_fu_1085_matC_4_d0),
    .matC_5_address0(grp_matmul_kernel_fu_1085_matC_5_address0),
    .matC_5_ce0(grp_matmul_kernel_fu_1085_matC_5_ce0),
    .matC_5_we0(grp_matmul_kernel_fu_1085_matC_5_we0),
    .matC_5_d0(grp_matmul_kernel_fu_1085_matC_5_d0),
    .matC_6_address0(grp_matmul_kernel_fu_1085_matC_6_address0),
    .matC_6_ce0(grp_matmul_kernel_fu_1085_matC_6_ce0),
    .matC_6_we0(grp_matmul_kernel_fu_1085_matC_6_we0),
    .matC_6_d0(grp_matmul_kernel_fu_1085_matC_6_d0),
    .matC_7_address0(grp_matmul_kernel_fu_1085_matC_7_address0),
    .matC_7_ce0(grp_matmul_kernel_fu_1085_matC_7_ce0),
    .matC_7_we0(grp_matmul_kernel_fu_1085_matC_7_we0),
    .matC_7_d0(grp_matmul_kernel_fu_1085_matC_7_d0),
    .matC_8_address0(grp_matmul_kernel_fu_1085_matC_8_address0),
    .matC_8_ce0(grp_matmul_kernel_fu_1085_matC_8_ce0),
    .matC_8_we0(grp_matmul_kernel_fu_1085_matC_8_we0),
    .matC_8_d0(grp_matmul_kernel_fu_1085_matC_8_d0),
    .matC_9_address0(grp_matmul_kernel_fu_1085_matC_9_address0),
    .matC_9_ce0(grp_matmul_kernel_fu_1085_matC_9_ce0),
    .matC_9_we0(grp_matmul_kernel_fu_1085_matC_9_we0),
    .matC_9_d0(grp_matmul_kernel_fu_1085_matC_9_d0),
    .matC_10_address0(grp_matmul_kernel_fu_1085_matC_10_address0),
    .matC_10_ce0(grp_matmul_kernel_fu_1085_matC_10_ce0),
    .matC_10_we0(grp_matmul_kernel_fu_1085_matC_10_we0),
    .matC_10_d0(grp_matmul_kernel_fu_1085_matC_10_d0),
    .matC_11_address0(grp_matmul_kernel_fu_1085_matC_11_address0),
    .matC_11_ce0(grp_matmul_kernel_fu_1085_matC_11_ce0),
    .matC_11_we0(grp_matmul_kernel_fu_1085_matC_11_we0),
    .matC_11_d0(grp_matmul_kernel_fu_1085_matC_11_d0),
    .matC_12_address0(grp_matmul_kernel_fu_1085_matC_12_address0),
    .matC_12_ce0(grp_matmul_kernel_fu_1085_matC_12_ce0),
    .matC_12_we0(grp_matmul_kernel_fu_1085_matC_12_we0),
    .matC_12_d0(grp_matmul_kernel_fu_1085_matC_12_d0),
    .matC_13_address0(grp_matmul_kernel_fu_1085_matC_13_address0),
    .matC_13_ce0(grp_matmul_kernel_fu_1085_matC_13_ce0),
    .matC_13_we0(grp_matmul_kernel_fu_1085_matC_13_we0),
    .matC_13_d0(grp_matmul_kernel_fu_1085_matC_13_d0),
    .matC_14_address0(grp_matmul_kernel_fu_1085_matC_14_address0),
    .matC_14_ce0(grp_matmul_kernel_fu_1085_matC_14_ce0),
    .matC_14_we0(grp_matmul_kernel_fu_1085_matC_14_we0),
    .matC_14_d0(grp_matmul_kernel_fu_1085_matC_14_d0),
    .matC_15_address0(grp_matmul_kernel_fu_1085_matC_15_address0),
    .matC_15_ce0(grp_matmul_kernel_fu_1085_matC_15_ce0),
    .matC_15_we0(grp_matmul_kernel_fu_1085_matC_15_we0),
    .matC_15_d0(grp_matmul_kernel_fu_1085_matC_15_d0)
);

matmul_mux_1632_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_mux_1632_3dEe_U115(
    .din0(matC_0_q0),
    .din1(matC_1_q0),
    .din2(matC_2_q0),
    .din3(matC_3_q0),
    .din4(matC_4_q0),
    .din5(matC_5_q0),
    .din6(matC_6_q0),
    .din7(matC_7_q0),
    .din8(matC_8_q0),
    .din9(matC_9_q0),
    .din10(matC_10_q0),
    .din11(matC_11_q0),
    .din12(matC_12_q0),
    .din13(matC_13_q0),
    .din14(matC_14_q0),
    .din15(matC_15_q0),
    .din16(tmp_1_fu_1659_p17),
    .dout(tmp_1_fu_1659_p18)
);

regslice_both #(
    .DataWidth( 512 ))
regslice_both_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_data_V_U_ack_in),
    .data_out(in_r_TDATA_int),
    .vld_out(in_r_TVALID_int),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TKEEP),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_keep_V_U_ack_in),
    .data_out(in_r_TKEEP_int),
    .vld_out(regslice_both_in_V_keep_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TSTRB),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_strb_V_U_ack_in),
    .data_out(in_r_TSTRB_int),
    .vld_out(regslice_both_in_V_strb_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TLAST),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_V_last_V_U_ack_in),
    .data_out(in_r_TLAST_int),
    .vld_out(regslice_both_in_V_last_V_U_vld_out),
    .ack_out(in_r_TREADY_int),
    .apdone_blk(regslice_both_in_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 512 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_1_fu_336),
    .vld_in(out_r_TVALID_int),
    .ack_in(out_r_TREADY_int),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(64'd18446744073709551615),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(64'd0),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TLAST_int),
    .vld_in(out_r_TVALID_int),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_matmul_kernel_fu_1085_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_matmul_kernel_fu_1085_ap_start_reg <= 1'b1;
        end else if ((grp_matmul_kernel_fu_1085_ap_ready == 1'b1)) begin
            grp_matmul_kernel_fu_1085_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Hi_assign_1_reg_1015 <= high_2_fu_1564_p2;
    end else if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Hi_assign_1_reg_1015 <= 10'd31;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Hi_assign_2_reg_1062 <= high_1_fu_1830_p2;
    end else if (((icmp_ln84_fu_1570_p2 == 1'd0) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        Hi_assign_2_reg_1062 <= 10'd31;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Hi_assign_reg_969 <= high_fu_1345_p2;
    end else if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Hi_assign_reg_969 <= 10'd31;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Lo_assign_1_reg_1003 <= low_2_fu_1558_p2;
    end else if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Lo_assign_1_reg_1003 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Lo_assign_2_reg_1050 <= low_1_fu_1824_p2;
    end else if (((icmp_ln84_fu_1570_p2 == 1'd0) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        Lo_assign_2_reg_1050 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Lo_assign_reg_957 <= low_fu_1339_p2;
    end else if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Lo_assign_reg_957 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_0_reg_992 <= 11'd0;
    end else if (((icmp_ln71_fu_1391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i1_0_reg_992 <= i_1_reg_1894;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) & (out_r_TREADY_int == 1'b1))) begin
        i4_0_reg_1038 <= i_2_reg_1955;
    end else if (((grp_matmul_kernel_fu_1085_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        i4_0_reg_1038 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_946 <= i_reg_1844;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_946 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j3_0_reg_1027 <= j_2_reg_1918;
    end else if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        j3_0_reg_1027 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        j6_0_reg_1074 <= j_1_reg_1968;
    end else if (((icmp_ln84_fu_1570_p2 == 1'd0) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        j6_0_reg_1074 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_0_reg_981 <= j_reg_1857;
    end else if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_981 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_1391_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln74_1_reg_1937 <= add_ln74_1_fu_1496_p2;
        lshr_ln681_2_reg_1928 <= lshr_ln681_2_fu_1471_p2;
        sub_ln681_7_reg_1923 <= sub_ln681_7_fu_1461_p2;
        tmp_s_reg_1933 <= {{add_ln74_fu_1481_p2[13:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        i_1_reg_1894 <= i_1_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        i_2_reg_1955 <= i_2_fu_1576_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_1844 <= i_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        j_1_reg_1968 <= j_1_fu_1604_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_2_reg_1918 <= j_2_fu_1397_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1857 <= j_fu_1183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_1177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        lshr_ln681_reg_1867 <= lshr_ln681_fu_1257_p2;
        lshr_ln_reg_1876 <= {{add_ln57_fu_1267_p2[13:4]}};
        sub_ln681_3_reg_1862 <= sub_ln681_3_fu_1247_p2;
        trunc_ln57_1_reg_1872 <= trunc_ln57_1_fu_1263_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_1145 <= in_r_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        shl_ln1_reg_1899[13 : 4] <= shl_ln1_fu_1367_p3[13 : 4];
        trunc_ln_reg_1904[9 : 4] <= trunc_ln_fu_1379_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_fu_1570_p2 == 1'd0) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        shl_ln2_reg_1960[13 : 4] <= shl_ln2_fu_1586_p3[13 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        shl_ln_reg_1849[13 : 4] <= shl_ln_fu_1165_p3[13 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_1_reg_2068 <= tmp_1_fu_1659_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_data_V_1_fu_336 <= p_Result_3_fu_1818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_1598_p2 == 1'd0) & (1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        trunc_ln92_1_reg_1973 <= trunc_ln92_1_fu_1610_p1;
    end
end

always @ (*) begin
    if (((icmp_ln84_fu_1570_p2 == 1'd1) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln84_fu_1570_p2 == 1'd1) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_r_TDATA_blk_n = in_r_TVALID_int;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_r_TVALID == 1'b1) & (regslice_both_in_V_data_V_U_ack_in == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        in_r_TREADY_int = 1'b1;
    end else begin
        in_r_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_0_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_0_address0 = grp_matmul_kernel_fu_1085_matA_0_address0;
    end else begin
        matA_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_0_ce0 = grp_matmul_kernel_fu_1085_matA_0_ce0;
    end else begin
        matA_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_0_ce1 = grp_matmul_kernel_fu_1085_matA_0_ce1;
    end else begin
        matA_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd0))) begin
        matA_0_we0 = 1'b1;
    end else begin
        matA_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_10_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_10_address0 = grp_matmul_kernel_fu_1085_matA_10_address0;
    end else begin
        matA_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_10_ce0 = grp_matmul_kernel_fu_1085_matA_10_ce0;
    end else begin
        matA_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_10_ce1 = grp_matmul_kernel_fu_1085_matA_10_ce1;
    end else begin
        matA_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd10))) begin
        matA_10_we0 = 1'b1;
    end else begin
        matA_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_11_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_11_address0 = grp_matmul_kernel_fu_1085_matA_11_address0;
    end else begin
        matA_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_11_ce0 = grp_matmul_kernel_fu_1085_matA_11_ce0;
    end else begin
        matA_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_11_ce1 = grp_matmul_kernel_fu_1085_matA_11_ce1;
    end else begin
        matA_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd11))) begin
        matA_11_we0 = 1'b1;
    end else begin
        matA_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_12_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_12_address0 = grp_matmul_kernel_fu_1085_matA_12_address0;
    end else begin
        matA_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_12_ce0 = grp_matmul_kernel_fu_1085_matA_12_ce0;
    end else begin
        matA_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_12_ce1 = grp_matmul_kernel_fu_1085_matA_12_ce1;
    end else begin
        matA_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd12))) begin
        matA_12_we0 = 1'b1;
    end else begin
        matA_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_13_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_13_address0 = grp_matmul_kernel_fu_1085_matA_13_address0;
    end else begin
        matA_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_13_ce0 = grp_matmul_kernel_fu_1085_matA_13_ce0;
    end else begin
        matA_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_13_ce1 = grp_matmul_kernel_fu_1085_matA_13_ce1;
    end else begin
        matA_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd13))) begin
        matA_13_we0 = 1'b1;
    end else begin
        matA_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_14_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_14_address0 = grp_matmul_kernel_fu_1085_matA_14_address0;
    end else begin
        matA_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_14_ce0 = grp_matmul_kernel_fu_1085_matA_14_ce0;
    end else begin
        matA_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_14_ce1 = grp_matmul_kernel_fu_1085_matA_14_ce1;
    end else begin
        matA_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd14))) begin
        matA_14_we0 = 1'b1;
    end else begin
        matA_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_15_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_15_address0 = grp_matmul_kernel_fu_1085_matA_15_address0;
    end else begin
        matA_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_15_ce0 = grp_matmul_kernel_fu_1085_matA_15_ce0;
    end else begin
        matA_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_15_ce1 = grp_matmul_kernel_fu_1085_matA_15_ce1;
    end else begin
        matA_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd15))) begin
        matA_15_we0 = 1'b1;
    end else begin
        matA_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_1_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_1_address0 = grp_matmul_kernel_fu_1085_matA_1_address0;
    end else begin
        matA_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_1_ce0 = grp_matmul_kernel_fu_1085_matA_1_ce0;
    end else begin
        matA_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_1_ce1 = grp_matmul_kernel_fu_1085_matA_1_ce1;
    end else begin
        matA_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd1))) begin
        matA_1_we0 = 1'b1;
    end else begin
        matA_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_2_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_2_address0 = grp_matmul_kernel_fu_1085_matA_2_address0;
    end else begin
        matA_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_2_ce0 = grp_matmul_kernel_fu_1085_matA_2_ce0;
    end else begin
        matA_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_2_ce1 = grp_matmul_kernel_fu_1085_matA_2_ce1;
    end else begin
        matA_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd2))) begin
        matA_2_we0 = 1'b1;
    end else begin
        matA_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_3_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_3_address0 = grp_matmul_kernel_fu_1085_matA_3_address0;
    end else begin
        matA_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_3_ce0 = grp_matmul_kernel_fu_1085_matA_3_ce0;
    end else begin
        matA_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_3_ce1 = grp_matmul_kernel_fu_1085_matA_3_ce1;
    end else begin
        matA_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd3))) begin
        matA_3_we0 = 1'b1;
    end else begin
        matA_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_4_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_4_address0 = grp_matmul_kernel_fu_1085_matA_4_address0;
    end else begin
        matA_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_4_ce0 = grp_matmul_kernel_fu_1085_matA_4_ce0;
    end else begin
        matA_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_4_ce1 = grp_matmul_kernel_fu_1085_matA_4_ce1;
    end else begin
        matA_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd4))) begin
        matA_4_we0 = 1'b1;
    end else begin
        matA_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_5_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_5_address0 = grp_matmul_kernel_fu_1085_matA_5_address0;
    end else begin
        matA_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_5_ce0 = grp_matmul_kernel_fu_1085_matA_5_ce0;
    end else begin
        matA_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_5_ce1 = grp_matmul_kernel_fu_1085_matA_5_ce1;
    end else begin
        matA_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd5))) begin
        matA_5_we0 = 1'b1;
    end else begin
        matA_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_6_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_6_address0 = grp_matmul_kernel_fu_1085_matA_6_address0;
    end else begin
        matA_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_6_ce0 = grp_matmul_kernel_fu_1085_matA_6_ce0;
    end else begin
        matA_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_6_ce1 = grp_matmul_kernel_fu_1085_matA_6_ce1;
    end else begin
        matA_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd6))) begin
        matA_6_we0 = 1'b1;
    end else begin
        matA_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_7_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_7_address0 = grp_matmul_kernel_fu_1085_matA_7_address0;
    end else begin
        matA_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_7_ce0 = grp_matmul_kernel_fu_1085_matA_7_ce0;
    end else begin
        matA_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_7_ce1 = grp_matmul_kernel_fu_1085_matA_7_ce1;
    end else begin
        matA_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd7))) begin
        matA_7_we0 = 1'b1;
    end else begin
        matA_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_8_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_8_address0 = grp_matmul_kernel_fu_1085_matA_8_address0;
    end else begin
        matA_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_8_ce0 = grp_matmul_kernel_fu_1085_matA_8_ce0;
    end else begin
        matA_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_8_ce1 = grp_matmul_kernel_fu_1085_matA_8_ce1;
    end else begin
        matA_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd8))) begin
        matA_8_we0 = 1'b1;
    end else begin
        matA_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_9_address0 = zext_ln57_fu_1320_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_9_address0 = grp_matmul_kernel_fu_1085_matA_9_address0;
    end else begin
        matA_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matA_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_9_ce0 = grp_matmul_kernel_fu_1085_matA_9_ce0;
    end else begin
        matA_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matA_9_ce1 = grp_matmul_kernel_fu_1085_matA_9_ce1;
    end else begin
        matA_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (trunc_ln57_1_reg_1872 == 4'd9))) begin
        matA_9_we0 = 1'b1;
    end else begin
        matA_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_0_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_0_address0 = grp_matmul_kernel_fu_1085_matB_0_address0;
    end else begin
        matB_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_0_ce0 = grp_matmul_kernel_fu_1085_matB_0_ce0;
    end else begin
        matB_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_0_ce1 = grp_matmul_kernel_fu_1085_matB_0_ce1;
    end else begin
        matB_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd0))) begin
        matB_0_we0 = 1'b1;
    end else begin
        matB_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_10_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_10_address0 = grp_matmul_kernel_fu_1085_matB_10_address0;
    end else begin
        matB_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_10_ce0 = grp_matmul_kernel_fu_1085_matB_10_ce0;
    end else begin
        matB_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_10_ce1 = grp_matmul_kernel_fu_1085_matB_10_ce1;
    end else begin
        matB_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd10))) begin
        matB_10_we0 = 1'b1;
    end else begin
        matB_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_11_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_11_address0 = grp_matmul_kernel_fu_1085_matB_11_address0;
    end else begin
        matB_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_11_ce0 = grp_matmul_kernel_fu_1085_matB_11_ce0;
    end else begin
        matB_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_11_ce1 = grp_matmul_kernel_fu_1085_matB_11_ce1;
    end else begin
        matB_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd11))) begin
        matB_11_we0 = 1'b1;
    end else begin
        matB_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_12_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_12_address0 = grp_matmul_kernel_fu_1085_matB_12_address0;
    end else begin
        matB_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_12_ce0 = grp_matmul_kernel_fu_1085_matB_12_ce0;
    end else begin
        matB_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_12_ce1 = grp_matmul_kernel_fu_1085_matB_12_ce1;
    end else begin
        matB_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd12))) begin
        matB_12_we0 = 1'b1;
    end else begin
        matB_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_13_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_13_address0 = grp_matmul_kernel_fu_1085_matB_13_address0;
    end else begin
        matB_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_13_ce0 = grp_matmul_kernel_fu_1085_matB_13_ce0;
    end else begin
        matB_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_13_ce1 = grp_matmul_kernel_fu_1085_matB_13_ce1;
    end else begin
        matB_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd13))) begin
        matB_13_we0 = 1'b1;
    end else begin
        matB_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_14_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_14_address0 = grp_matmul_kernel_fu_1085_matB_14_address0;
    end else begin
        matB_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_14_ce0 = grp_matmul_kernel_fu_1085_matB_14_ce0;
    end else begin
        matB_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_14_ce1 = grp_matmul_kernel_fu_1085_matB_14_ce1;
    end else begin
        matB_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd14))) begin
        matB_14_we0 = 1'b1;
    end else begin
        matB_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_15_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_15_address0 = grp_matmul_kernel_fu_1085_matB_15_address0;
    end else begin
        matB_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_15_ce0 = grp_matmul_kernel_fu_1085_matB_15_ce0;
    end else begin
        matB_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_15_ce1 = grp_matmul_kernel_fu_1085_matB_15_ce1;
    end else begin
        matB_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd15))) begin
        matB_15_we0 = 1'b1;
    end else begin
        matB_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_1_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_1_address0 = grp_matmul_kernel_fu_1085_matB_1_address0;
    end else begin
        matB_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_1_ce0 = grp_matmul_kernel_fu_1085_matB_1_ce0;
    end else begin
        matB_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_1_ce1 = grp_matmul_kernel_fu_1085_matB_1_ce1;
    end else begin
        matB_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd1))) begin
        matB_1_we0 = 1'b1;
    end else begin
        matB_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_2_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_2_address0 = grp_matmul_kernel_fu_1085_matB_2_address0;
    end else begin
        matB_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_2_ce0 = grp_matmul_kernel_fu_1085_matB_2_ce0;
    end else begin
        matB_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_2_ce1 = grp_matmul_kernel_fu_1085_matB_2_ce1;
    end else begin
        matB_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd2))) begin
        matB_2_we0 = 1'b1;
    end else begin
        matB_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_3_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_3_address0 = grp_matmul_kernel_fu_1085_matB_3_address0;
    end else begin
        matB_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_3_ce0 = grp_matmul_kernel_fu_1085_matB_3_ce0;
    end else begin
        matB_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_3_ce1 = grp_matmul_kernel_fu_1085_matB_3_ce1;
    end else begin
        matB_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd3))) begin
        matB_3_we0 = 1'b1;
    end else begin
        matB_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_4_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_4_address0 = grp_matmul_kernel_fu_1085_matB_4_address0;
    end else begin
        matB_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_4_ce0 = grp_matmul_kernel_fu_1085_matB_4_ce0;
    end else begin
        matB_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_4_ce1 = grp_matmul_kernel_fu_1085_matB_4_ce1;
    end else begin
        matB_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd4))) begin
        matB_4_we0 = 1'b1;
    end else begin
        matB_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_5_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_5_address0 = grp_matmul_kernel_fu_1085_matB_5_address0;
    end else begin
        matB_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_5_ce0 = grp_matmul_kernel_fu_1085_matB_5_ce0;
    end else begin
        matB_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_5_ce1 = grp_matmul_kernel_fu_1085_matB_5_ce1;
    end else begin
        matB_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd5))) begin
        matB_5_we0 = 1'b1;
    end else begin
        matB_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_6_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_6_address0 = grp_matmul_kernel_fu_1085_matB_6_address0;
    end else begin
        matB_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_6_ce0 = grp_matmul_kernel_fu_1085_matB_6_ce0;
    end else begin
        matB_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_6_ce1 = grp_matmul_kernel_fu_1085_matB_6_ce1;
    end else begin
        matB_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd6))) begin
        matB_6_we0 = 1'b1;
    end else begin
        matB_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_7_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_7_address0 = grp_matmul_kernel_fu_1085_matB_7_address0;
    end else begin
        matB_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_7_ce0 = grp_matmul_kernel_fu_1085_matB_7_ce0;
    end else begin
        matB_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_7_ce1 = grp_matmul_kernel_fu_1085_matB_7_ce1;
    end else begin
        matB_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd7))) begin
        matB_7_we0 = 1'b1;
    end else begin
        matB_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_8_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_8_address0 = grp_matmul_kernel_fu_1085_matB_8_address0;
    end else begin
        matB_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_8_ce0 = grp_matmul_kernel_fu_1085_matB_8_ce0;
    end else begin
        matB_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_8_ce1 = grp_matmul_kernel_fu_1085_matB_8_ce1;
    end else begin
        matB_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd8))) begin
        matB_8_we0 = 1'b1;
    end else begin
        matB_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_9_address0 = zext_ln74_fu_1539_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_9_address0 = grp_matmul_kernel_fu_1085_matB_9_address0;
    end else begin
        matB_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        matB_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_9_ce0 = grp_matmul_kernel_fu_1085_matB_9_ce0;
    end else begin
        matB_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matB_9_ce1 = grp_matmul_kernel_fu_1085_matB_9_ce1;
    end else begin
        matB_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_s_reg_1933 == 4'd9))) begin
        matB_9_we0 = 1'b1;
    end else begin
        matB_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_0_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_0_address0 = grp_matmul_kernel_fu_1085_matC_0_address0;
    end else begin
        matC_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_0_ce0 = grp_matmul_kernel_fu_1085_matC_0_ce0;
    end else begin
        matC_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_0_we0 = grp_matmul_kernel_fu_1085_matC_0_we0;
    end else begin
        matC_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_10_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_10_address0 = grp_matmul_kernel_fu_1085_matC_10_address0;
    end else begin
        matC_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_10_ce0 = grp_matmul_kernel_fu_1085_matC_10_ce0;
    end else begin
        matC_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_10_we0 = grp_matmul_kernel_fu_1085_matC_10_we0;
    end else begin
        matC_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_11_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_11_address0 = grp_matmul_kernel_fu_1085_matC_11_address0;
    end else begin
        matC_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_11_ce0 = grp_matmul_kernel_fu_1085_matC_11_ce0;
    end else begin
        matC_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_11_we0 = grp_matmul_kernel_fu_1085_matC_11_we0;
    end else begin
        matC_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_12_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_12_address0 = grp_matmul_kernel_fu_1085_matC_12_address0;
    end else begin
        matC_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_12_ce0 = grp_matmul_kernel_fu_1085_matC_12_ce0;
    end else begin
        matC_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_12_we0 = grp_matmul_kernel_fu_1085_matC_12_we0;
    end else begin
        matC_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_13_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_13_address0 = grp_matmul_kernel_fu_1085_matC_13_address0;
    end else begin
        matC_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_13_ce0 = grp_matmul_kernel_fu_1085_matC_13_ce0;
    end else begin
        matC_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_13_we0 = grp_matmul_kernel_fu_1085_matC_13_we0;
    end else begin
        matC_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_14_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_14_address0 = grp_matmul_kernel_fu_1085_matC_14_address0;
    end else begin
        matC_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_14_ce0 = grp_matmul_kernel_fu_1085_matC_14_ce0;
    end else begin
        matC_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_14_we0 = grp_matmul_kernel_fu_1085_matC_14_we0;
    end else begin
        matC_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_15_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_15_address0 = grp_matmul_kernel_fu_1085_matC_15_address0;
    end else begin
        matC_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_15_ce0 = grp_matmul_kernel_fu_1085_matC_15_ce0;
    end else begin
        matC_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_15_we0 = grp_matmul_kernel_fu_1085_matC_15_we0;
    end else begin
        matC_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_1_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_1_address0 = grp_matmul_kernel_fu_1085_matC_1_address0;
    end else begin
        matC_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_1_ce0 = grp_matmul_kernel_fu_1085_matC_1_ce0;
    end else begin
        matC_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_1_we0 = grp_matmul_kernel_fu_1085_matC_1_we0;
    end else begin
        matC_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_2_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_2_address0 = grp_matmul_kernel_fu_1085_matC_2_address0;
    end else begin
        matC_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_2_ce0 = grp_matmul_kernel_fu_1085_matC_2_ce0;
    end else begin
        matC_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_2_we0 = grp_matmul_kernel_fu_1085_matC_2_we0;
    end else begin
        matC_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_3_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_3_address0 = grp_matmul_kernel_fu_1085_matC_3_address0;
    end else begin
        matC_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_3_ce0 = grp_matmul_kernel_fu_1085_matC_3_ce0;
    end else begin
        matC_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_3_we0 = grp_matmul_kernel_fu_1085_matC_3_we0;
    end else begin
        matC_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_4_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_4_address0 = grp_matmul_kernel_fu_1085_matC_4_address0;
    end else begin
        matC_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_4_ce0 = grp_matmul_kernel_fu_1085_matC_4_ce0;
    end else begin
        matC_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_4_we0 = grp_matmul_kernel_fu_1085_matC_4_we0;
    end else begin
        matC_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_5_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_5_address0 = grp_matmul_kernel_fu_1085_matC_5_address0;
    end else begin
        matC_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_5_ce0 = grp_matmul_kernel_fu_1085_matC_5_ce0;
    end else begin
        matC_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_5_we0 = grp_matmul_kernel_fu_1085_matC_5_we0;
    end else begin
        matC_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_6_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_6_address0 = grp_matmul_kernel_fu_1085_matC_6_address0;
    end else begin
        matC_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_6_ce0 = grp_matmul_kernel_fu_1085_matC_6_ce0;
    end else begin
        matC_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_6_we0 = grp_matmul_kernel_fu_1085_matC_6_we0;
    end else begin
        matC_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_7_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_7_address0 = grp_matmul_kernel_fu_1085_matC_7_address0;
    end else begin
        matC_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_7_ce0 = grp_matmul_kernel_fu_1085_matC_7_ce0;
    end else begin
        matC_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_7_we0 = grp_matmul_kernel_fu_1085_matC_7_we0;
    end else begin
        matC_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_8_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_8_address0 = grp_matmul_kernel_fu_1085_matC_8_address0;
    end else begin
        matC_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_8_ce0 = grp_matmul_kernel_fu_1085_matC_8_ce0;
    end else begin
        matC_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_8_we0 = grp_matmul_kernel_fu_1085_matC_8_we0;
    end else begin
        matC_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        matC_9_address0 = zext_ln92_1_fu_1629_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_9_address0 = grp_matmul_kernel_fu_1085_matC_9_address0;
    end else begin
        matC_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        matC_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_9_ce0 = grp_matmul_kernel_fu_1085_matC_9_ce0;
    end else begin
        matC_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        matC_9_we0 = grp_matmul_kernel_fu_1085_matC_9_we0;
    end else begin
        matC_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((icmp_ln90_fu_1598_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_1598_p2 == 1'd1) & (1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        out_r_TVALID_int = 1'b1;
    end else begin
        out_r_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln48_fu_1149_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln54_fu_1177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0)) & (icmp_ln65_fu_1351_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln71_fu_1391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_matmul_kernel_fu_1085_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln84_fu_1570_p2 == 1'd1) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln84_fu_1570_p2 == 1'd0) & (regslice_both_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln90_fu_1598_p2 == 1'd1) & (1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((icmp_ln90_fu_1598_p2 == 1'd0) & (1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (out_r_TREADY_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln57_fu_1267_p2 = (zext_ln54_fu_1173_p1 + shl_ln_reg_1849);

assign add_ln74_1_fu_1496_p2 = (zext_ln74_1_fu_1477_p1 + trunc_ln_reg_1904);

assign add_ln74_fu_1481_p2 = (shl_ln1_reg_1899 + zext_ln71_fu_1387_p1);

assign add_ln92_fu_1614_p2 = (zext_ln90_fu_1594_p1 + shl_ln2_reg_1960);

assign and_ln392_1_fu_1806_p2 = (xor_ln392_fu_1800_p2 & tmp_data_V_1_fu_336);

assign and_ln392_2_fu_1812_p2 = (select_ln392_3_fu_1774_p3 & and_ln392_fu_1794_p2);

assign and_ln392_fu_1794_p2 = (shl_ln392_1_fu_1782_p2 & lshr_ln392_fu_1788_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12_io = ((icmp_ln90_fu_1598_p2 == 1'd1) & (out_r_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((icmp_ln48_fu_1149_p2 == 1'd0) & (in_r_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_block_state6_ignore_call1 = ((icmp_ln65_fu_1351_p2 == 1'd0) & (in_r_TVALID_int == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln56_fu_1300_p1 = trunc_ln56_fu_1296_p1;

assign bitcast_ln73_fu_1519_p1 = trunc_ln73_fu_1515_p1;

assign bitcast_ln93_fu_1697_p1 = tmp_1_reg_2068;

assign grp_matmul_kernel_fu_1085_ap_start = grp_matmul_kernel_fu_1085_ap_start_reg;

assign high_1_fu_1830_p2 = (10'd32 + Hi_assign_2_reg_1062);

assign high_2_fu_1564_p2 = (Hi_assign_1_reg_1015 + 10'd32);

assign high_fu_1345_p2 = (Hi_assign_reg_969 + 10'd32);

assign i_1_fu_1357_p2 = (i1_0_reg_992 + 11'd1);

assign i_2_fu_1576_p2 = (i4_0_reg_1038 + 11'd1);

assign i_fu_1155_p2 = (i_0_reg_946 + 11'd1);

assign icmp_ln392_fu_1704_p2 = ((Lo_assign_2_reg_1050 > Hi_assign_2_reg_1062) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1149_p2 = ((i_0_reg_946 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1177_p2 = ((j_0_reg_981 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1351_p2 = ((i1_0_reg_992 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln681_1_fu_1403_p2 = ((Lo_assign_1_reg_1003 > Hi_assign_1_reg_1015) ? 1'b1 : 1'b0);

assign icmp_ln681_fu_1189_p2 = ((Lo_assign_reg_957 > Hi_assign_reg_969) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1391_p2 = ((j3_0_reg_1027 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_1570_p2 = ((i4_0_reg_1038 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_1598_p2 = ((j6_0_reg_1074 == 5'd16) ? 1'b1 : 1'b0);

assign j_1_fu_1604_p2 = (j6_0_reg_1074 + 5'd1);

assign j_2_fu_1397_p2 = (j3_0_reg_1027 + 5'd1);

assign j_fu_1183_p2 = (j_0_reg_981 + 5'd1);

assign low_1_fu_1824_p2 = (10'd32 + Lo_assign_2_reg_1050);

assign low_2_fu_1558_p2 = (Lo_assign_1_reg_1003 + 10'd32);

assign low_fu_1339_p2 = (Lo_assign_reg_957 + 10'd32);

assign lshr_ln1_fu_1619_p4 = {{add_ln92_fu_1614_p2[13:4]}};

assign lshr_ln392_fu_1788_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln392_2_fu_1754_p1;

assign lshr_ln681_1_fu_1285_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln681_1_fu_1282_p1;

assign lshr_ln681_2_fu_1471_p2 = select_ln681_4_fu_1445_p3 >> zext_ln681_2_fu_1467_p1;

assign lshr_ln681_3_fu_1504_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln681_3_fu_1501_p1;

assign lshr_ln681_fu_1257_p2 = select_ln681_1_fu_1231_p3 >> zext_ln681_fu_1253_p1;

assign out_r_TLAST_int = ((i4_0_reg_1038 == 11'd1023) ? 1'b1 : 1'b0);

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

assign p_Result_1_fu_1510_p2 = (lshr_ln681_3_fu_1504_p2 & lshr_ln681_2_reg_1928);

assign p_Result_3_fu_1818_p2 = (and_ln392_2_fu_1812_p2 | and_ln392_1_fu_1806_p2);

assign p_Result_s_fu_1291_p2 = (lshr_ln681_reg_1867 & lshr_ln681_1_fu_1285_p2);

assign select_ln392_1_fu_1724_p3 = ((icmp_ln392_fu_1704_p2[0:0] === 1'b1) ? Hi_assign_2_reg_1062 : Lo_assign_2_reg_1050);

assign select_ln392_2_fu_1732_p3 = ((icmp_ln392_fu_1704_p2[0:0] === 1'b1) ? sub_ln392_fu_1710_p2 : Lo_assign_2_reg_1050);

assign select_ln392_3_fu_1774_p3 = ((icmp_ln392_fu_1704_p2[0:0] === 1'b1) ? tmp_6_fu_1764_p4 : shl_ln392_fu_1758_p2);

assign select_ln392_fu_1716_p3 = ((icmp_ln392_fu_1704_p2[0:0] === 1'b1) ? Lo_assign_2_reg_1050 : Hi_assign_2_reg_1062);

assign select_ln681_1_fu_1231_p3 = ((icmp_ln681_fu_1189_p2[0:0] === 1'b1) ? tmp_4_fu_1195_p4 : reg_1145);

assign select_ln681_2_fu_1239_p3 = ((icmp_ln681_fu_1189_p2[0:0] === 1'b1) ? sub_ln681_1_fu_1211_p2 : Lo_assign_reg_957);

assign select_ln681_3_fu_1437_p3 = ((icmp_ln681_1_fu_1403_p2[0:0] === 1'b1) ? sub_ln681_4_fu_1419_p2 : sub_ln681_6_fu_1431_p2);

assign select_ln681_4_fu_1445_p3 = ((icmp_ln681_1_fu_1403_p2[0:0] === 1'b1) ? tmp_5_fu_1409_p4 : reg_1145);

assign select_ln681_5_fu_1453_p3 = ((icmp_ln681_1_fu_1403_p2[0:0] === 1'b1) ? sub_ln681_5_fu_1425_p2 : Lo_assign_1_reg_1003);

assign select_ln681_fu_1223_p3 = ((icmp_ln681_fu_1189_p2[0:0] === 1'b1) ? sub_ln681_fu_1205_p2 : sub_ln681_2_fu_1217_p2);

assign shl_ln1_fu_1367_p3 = {{trunc_ln74_fu_1363_p1}, {4'd0}};

assign shl_ln2_fu_1586_p3 = {{trunc_ln92_fu_1582_p1}, {4'd0}};

assign shl_ln392_1_fu_1782_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln392_1_fu_1750_p1;

assign shl_ln392_fu_1758_p2 = tmp_V_fu_1700_p1 << zext_ln392_fu_1746_p1;

assign shl_ln_fu_1165_p3 = {{trunc_ln57_fu_1161_p1}, {4'd0}};

assign sub_ln392_1_fu_1740_p2 = (10'd511 - select_ln392_fu_1716_p3);

assign sub_ln392_fu_1710_p2 = (10'd511 - Lo_assign_2_reg_1050);

assign sub_ln681_1_fu_1211_p2 = (10'd511 - Lo_assign_reg_957);

assign sub_ln681_2_fu_1217_p2 = (Hi_assign_reg_969 - Lo_assign_reg_957);

assign sub_ln681_3_fu_1247_p2 = (10'd511 - select_ln681_fu_1223_p3);

assign sub_ln681_4_fu_1419_p2 = (Lo_assign_1_reg_1003 - Hi_assign_1_reg_1015);

assign sub_ln681_5_fu_1425_p2 = (10'd511 - Lo_assign_1_reg_1003);

assign sub_ln681_6_fu_1431_p2 = (Hi_assign_1_reg_1015 - Lo_assign_1_reg_1003);

assign sub_ln681_7_fu_1461_p2 = (10'd511 - select_ln681_3_fu_1437_p3);

assign sub_ln681_fu_1205_p2 = (Lo_assign_reg_957 - Hi_assign_reg_969);

assign tmp_1_fu_1659_p17 = trunc_ln92_1_reg_1973;

integer ap_tvar_int_0;

always @ (reg_1145) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_4_fu_1195_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_4_fu_1195_p4[ap_tvar_int_0] = reg_1145[511 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (reg_1145) begin
    for (ap_tvar_int_1 = 512 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 511 - 0) begin
            tmp_5_fu_1409_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_5_fu_1409_p4[ap_tvar_int_1] = reg_1145[511 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (shl_ln392_fu_1758_p2) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_6_fu_1764_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_6_fu_1764_p4[ap_tvar_int_2] = shl_ln392_fu_1758_p2[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_V_fu_1700_p1 = bitcast_ln93_fu_1697_p1;

assign trunc_ln56_fu_1296_p1 = p_Result_s_fu_1291_p2[31:0];

assign trunc_ln57_1_fu_1263_p1 = j_0_reg_981[3:0];

assign trunc_ln57_fu_1161_p1 = i_0_reg_946[9:0];

assign trunc_ln73_fu_1515_p1 = p_Result_1_fu_1510_p2[31:0];

assign trunc_ln74_1_fu_1375_p1 = i1_0_reg_992[5:0];

assign trunc_ln74_fu_1363_p1 = i1_0_reg_992[9:0];

assign trunc_ln92_1_fu_1610_p1 = j6_0_reg_1074[3:0];

assign trunc_ln92_fu_1582_p1 = i4_0_reg_1038[9:0];

assign trunc_ln_fu_1379_p3 = {{trunc_ln74_1_fu_1375_p1}, {4'd0}};

assign xor_ln392_fu_1800_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln392_fu_1794_p2);

assign zext_ln392_1_fu_1750_p1 = select_ln392_1_fu_1724_p3;

assign zext_ln392_2_fu_1754_p1 = sub_ln392_1_fu_1740_p2;

assign zext_ln392_fu_1746_p1 = select_ln392_2_fu_1732_p3;

assign zext_ln54_fu_1173_p1 = j_0_reg_981;

assign zext_ln57_fu_1320_p1 = lshr_ln_reg_1876;

assign zext_ln681_1_fu_1282_p1 = sub_ln681_3_reg_1862;

assign zext_ln681_2_fu_1467_p1 = select_ln681_5_fu_1453_p3;

assign zext_ln681_3_fu_1501_p1 = sub_ln681_7_reg_1923;

assign zext_ln681_fu_1253_p1 = select_ln681_2_fu_1239_p3;

assign zext_ln71_fu_1387_p1 = j3_0_reg_1027;

assign zext_ln74_1_fu_1477_p1 = j3_0_reg_1027;

assign zext_ln74_fu_1539_p1 = add_ln74_1_reg_1937;

assign zext_ln90_fu_1594_p1 = j6_0_reg_1074;

assign zext_ln92_1_fu_1629_p1 = lshr_ln1_fu_1619_p4;

always @ (posedge ap_clk) begin
    shl_ln_reg_1849[3:0] <= 4'b0000;
    shl_ln1_reg_1899[3:0] <= 4'b0000;
    trunc_ln_reg_1904[3:0] <= 4'b0000;
    shl_ln2_reg_1960[3:0] <= 4'b0000;
end

endmodule //matmul
