#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565313167c30 .scope module, "multi_cycle_rv_tb" "multi_cycle_rv_tb" 2 3;
 .timescale -9 -12;
v0x565313187d60_0 .var "clk", 0 0;
v0x565313187e50_0 .var "rst_n", 0 0;
S_0x565313167db0 .scope module, "dut" "multi_cycle_rv" 2 10, 3 1 0, S_0x565313167c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x565313167f80 .param/str "NAME" 0 3 2, "multi_cycle";
v0x5653131878e0_0 .net "clk", 0 0, v0x565313187d60_0;  1 drivers
v0x5653131879a0_0 .net "instr", 31 0, L_0x565313198560;  1 drivers
v0x565313187a70_0 .net "pc", 31 0, v0x565313187670_0;  1 drivers
v0x565313187b40_0 .net "pc_next", 31 0, L_0x565313198780;  1 drivers
v0x565313187c30_0 .net "rst_n", 0 0, v0x565313187e50_0;  1 drivers
S_0x565313165a00 .scope module, "imm" "instr_mem" 3 28, 4 1 0, S_0x565313167db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x565313165bd0 .param/l "MEM_DEPTH" 0 4 2, +C4<00000000000000000000000100000000>;
P_0x565313165c10 .param/str "MEM_FILE" 1 4 9, "sw/mem/fibonacci.mem";
P_0x565313165c50 .param/l "START_ADDR" 0 4 3, +C4<00000000000000000000000000000000>;
L_0x7fd3ae26a060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56531315b7c0_0 .net/2u *"_s0", 31 0, L_0x7fd3ae26a060;  1 drivers
L_0x7fd3ae26a0f0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x565313185ed0_0 .net/2u *"_s10", 31 0, L_0x7fd3ae26a0f0;  1 drivers
v0x565313185fb0_0 .net *"_s12", 0 0, L_0x5653131982d0;  1 drivers
v0x565313186050_0 .net *"_s14", 31 0, L_0x565313198470;  1 drivers
L_0x7fd3ae26a138 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x565313186130_0 .net/2u *"_s16", 31 0, L_0x7fd3ae26a138;  1 drivers
v0x565313186260_0 .net *"_s6", 31 0, L_0x565313198160;  1 drivers
L_0x7fd3ae26a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565313186340_0 .net *"_s9", 1 0, L_0x7fd3ae26a0a8;  1 drivers
v0x565313186420_0 .net "addr", 31 0, v0x565313187670_0;  alias, 1 drivers
v0x565313186500_0 .var/i "i", 31 0;
v0x5653131865e0_0 .net "instr", 31 0, L_0x565313198560;  alias, 1 drivers
v0x5653131866c0 .array "memory", 255 0, 31 0;
v0x565313186780_0 .net "offset", 31 0, L_0x565313197fa0;  1 drivers
v0x565313186860_0 .net "word_index", 31 2, L_0x565313198070;  1 drivers
L_0x565313197fa0 .arith/sub 32, v0x565313187670_0, L_0x7fd3ae26a060;
L_0x565313198070 .part L_0x565313197fa0, 2, 30;
L_0x565313198160 .concat [ 30 2 0 0], L_0x565313198070, L_0x7fd3ae26a0a8;
L_0x5653131982d0 .cmp/gt 32, L_0x7fd3ae26a0f0, L_0x565313198160;
L_0x565313198470 .array/port v0x5653131866c0, L_0x565313198070;
L_0x565313198560 .functor MUXZ 32, L_0x7fd3ae26a138, L_0x565313198470, L_0x5653131982d0, C4<>;
S_0x5653131869a0 .scope module, "pc_adder" "adder32" 3 33, 5 2 0, S_0x565313167db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x565313186b70_0 .net "a", 31 0, v0x565313187670_0;  alias, 1 drivers
L_0x7fd3ae26a180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x565313186c50_0 .net "b", 31 0, L_0x7fd3ae26a180;  1 drivers
v0x565313186d10_0 .net "sum", 31 0, L_0x565313198780;  alias, 1 drivers
L_0x565313198780 .arith/sum 32, v0x565313187670_0, L_0x7fd3ae26a180;
S_0x565313186e50 .scope module, "program_counter" "register" 3 14, 6 1 0, S_0x565313167db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "pc_next"
    .port_info 4 /OUTPUT 32 "pc"
P_0x565313187020 .param/l "RESET_VALUE" 0 6 3, C4<00000000000000000000000000000000>;
P_0x565313187060 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v0x565313187310_0 .net "clk", 0 0, v0x565313187d60_0;  alias, 1 drivers
L_0x7fd3ae26a018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5653131873d0_0 .net "en", 0 0, L_0x7fd3ae26a018;  1 drivers
v0x565313187490_0 .net "pc", 31 0, v0x565313187670_0;  alias, 1 drivers
v0x5653131875b0_0 .net "pc_next", 31 0, L_0x565313198780;  alias, 1 drivers
v0x565313187670_0 .var "pc_reg", 31 0;
v0x565313187780_0 .net "rst_n", 0 0, v0x565313187e50_0;  alias, 1 drivers
E_0x56531316bf70 .event posedge, v0x565313187310_0;
    .scope S_0x565313186e50;
T_0 ;
    %wait E_0x56531316bf70;
    %load/vec4 v0x565313187780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x565313187670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5653131873d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5653131875b0_0;
    %assign/vec4 v0x565313187670_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x565313165a00;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565313186500_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x565313186500_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x565313186500_0;
    %store/vec4a v0x5653131866c0, 4, 0;
    %load/vec4 v0x565313186500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565313186500_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 4 30 "$display", "Loading memory from: %s", P_0x565313165c10 {0 0 0};
    %vpi_call 4 31 "$readmemh", P_0x565313165c10, v0x5653131866c0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x565313167c30;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x565313187d60_0;
    %inv;
    %store/vec4 v0x565313187d60_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565313167c30;
T_3 ;
    %vpi_call 2 19 "$display", "[TB] Starting multi_cycle_rv_tb testbench" {0 0 0};
    %vpi_call 2 22 "$dumpfile", "sim/waves/multi_cycle_rv.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565313167c30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565313187d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565313187e50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565313187e50_0, 0, 1;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56531316bf70;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 2 32 "$display", "[TB] Finished simulation" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench/core/multi_cycle_rv_tb.v";
    "rtl/core/multi_cycle_rv.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
