#Build: Fabric Compiler 2024.2-SP1.2, Build 187561, May 22 18:16 2025
#Install: C:\studyware\pango\PDS_2024.2-SP1.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.18363
#Hostname: z02665mj
Generated by Fabric Compiler (version 2024.2-SP1.2 build 187561) at Tue Feb 10 12:26:35 2026
Parameters for debugging are loaded as follows:
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
C: ConstraintEditor-2019: Port 'i_CHASSIS_ID0_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CHASSIS_ID1_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CLK_C42_IN_25M' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPLD_M_S_EXCHANGE_S1' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPLD_M_S_SGPIO_CLK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPLD_M_S_SGPIO_LD_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPLD_M_S_SGPIO_MOSI' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_I2C1_PE_STRAP_SCL' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_TEMP_OVER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_UART1_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D0_UART_SOUT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_D1_TEMP_OVER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO0_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO0_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO2_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO2_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO3_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU0_MCIO3_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_D0_TEMP_OVER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_D0_UART1_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_D0_UART_SOUT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_D1_TEMP_OVER' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO0_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO0_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO2_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO2_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO3_CABLE_ID0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU1_MCIO3_CABLE_ID1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME0_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME1_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME4_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME5_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME6_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME7_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME10_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME11_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME14_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME15_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME16_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_CPU_NVME17_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_FAN_SNS_ALERT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_JACK_CPU0_D0_UART_SIN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_JACK_CPU0_UART1_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_JACK_CPU1_D0_UART_SIN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_JACK_CPU1_UART1_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_MB_CB_RISER1_PRSNT0_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_MB_CB_RISER2_PRSNT0_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_P12V_STBY_SNS_ALERT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_BMC_NCSI_CLK_50M_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_BMC_SS_DATA_IN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_BMC_UART4_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_EXT_RST_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_LOM_FAN_ON_AUX_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_M2_0_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_M2_1_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_OCP1_SS_DATA_IN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_OCP2_SS_DATA_IN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_PWR_SW_IN_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER1_MODE_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER1_SS_DATA_IN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER1_WIDTH_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER2_MODE_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER2_PRSNT_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER2_SS_DATA_IN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_RISER2_WIDTH_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_UART4_OCP_DEBUG_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_UPD72020_1_ALART' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PAL_UPD72020_2_ALART' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PCA_REVISION_0' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PCA_REVISION_1' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PCA_REVISION_2' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PCB_REVISION_0' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_PCB_REVISION_1' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_1' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_2' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_3' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_4' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_5' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_6' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_7' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'i_SW_8' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_BMC_I2C3_PAL_S_SDA1_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_CPU0_D0_I2C1_PE_STRAP_SDA' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_CPU1_D0_I2C1_PE_STRAP_SDA' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN0_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN2_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN3_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN5_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN7_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'io_MCIO_PWR_EN8_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_EXCHANGE_S2' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPLD_M_S_SGPIO_MISO_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_D0_UART1_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_D0_UART_SIN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU0_RISER1_9548_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_D0_UART1_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_D0_UART_SIN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_CPU1_RISER2_9548_RST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_JACK_CPU0_D0_UART_SOUT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_JACK_CPU0_UART1_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_JACK_CPU1_D0_UART_SOUT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_JACK_CPU1_UART1_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED1_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED2_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED3_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED4_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED5_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED6_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED7_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_LED8_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_MCIO11_RISER1_PERST2_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_P5V_USB2_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_P5V_USB2_LEFT_EAR_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_SS_CLK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_SS_DATA_OUT' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_SS_LOAD_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_UART1_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_BMC_UART4_RX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU0_I3C_SPD_SEL' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_CPU1_I3C_SPD_SEL' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_GPU1_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_GPU2_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_GPU3_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_GPU4_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_LED_HEL_GR_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_LED_HEL_RED_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_LED_NIC_ACT_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_LED_UID_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_M2_0_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_M2_1_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_M2_PWR_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP1_NCSI_EN_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP1_SS_CLK_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP1_SS_LD_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP2_NCSI_EN_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP2_SS_CLK_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP2_SS_LD_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP_NCSI_CLK_50M_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_OCP_NCSI_SW_EN_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P1V1_STBY_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_P12V_STBY_EFUSE_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER1_SLOT_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER1_SS_CLK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER1_SS_LD_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER2_SLOT_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER2_SS_CLK' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RISER2_SS_LD_N' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_RST_TPM_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_SPI_SELECT_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_SPI_SWITCH_EN_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_TEST_BAT_EN' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UART4_OCP_DEBUG_TX' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UPD1_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UPD1_PONRST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UPD2_PERST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_UPD2_PONRST_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_WX1860_NCSI_CLK_50M_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_PAL_WX1860_NCSI_SW_EN_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C1_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C2_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C3_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C4_1_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C4_2_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C5_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C12_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C13_MUX_N_R' unspecified I/O constraint.
C: ConstraintEditor-2019: Port 'o_RST_I2C_BMC_9548_MUX_N_R' unspecified I/O constraint.
Elaborate the liberty model.
I: Multithreading enabled for Timing using a maximum of 4 processes.
I: Column Clock Check close.

Placement started.
Building architecture floorplan logic view.

Stage 1 Pre Global Placement start.
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
DRCP Convert Loc Constraint successful.
AutoDRC Flow for Design Check Start.
AutoDRC Flow for Design Check End.
AutoDRCFlow Time(s) cpu = 0h:0m:2s ; process cpu(s) = 0h:0m:2s ; realtime = 0h:0m:2s.
Mapping instance GRS_INST/grs_ccs to CCS_10_162.
Design Utilization : 28%.
Planning Before Place "Disable".

Stage 1.1 GP placement start.
Stage: before init GP | Time (s): real = 0h:0m:6s ; cpu = 0h:0m:4s ; process = 0h:0m:5s | Memory (MB): curr = 265.375000 ; peak = 269.117188 | Checksum: 1DB9467E1F3235CE
[GP] Placement Decongestion Mode 1.
I: Multithreading enabled for place using a maximum of 4 processes.
[GP] Placement Initial Method "Quad".
[GP] Recovery Analysis in GP "Enable".
Init coarse delay table.
Read place coarse delay table takes 0.02 sec.
build place dedicate switch graph takes 0.22 sec
[GP] Init timing API takes 0.66 sec.
[GP] Init GP graph takes 0.77 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 17.52567291 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 101926.31, average node move: 44.61
[GP] Timing analysis take 0.256000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11676
[GP] Place thread size: 4
[GP] Node size: 2816, net size: 2336
[GP] Design graph total memory: 11.01367760 MB
[GP] Timing analysis take 0.049000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12634
[GP] Step 0 take 0.086 secs: WL=1034.26 OF=0.997675
[GP] Timing analysis take 0.026000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12555
[GP] Step 1 take 0.192 secs: WL=670.67 OF=0.995200
[GP] Timing analysis take 0.027000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12539
[GP] Step 2 take 0.152 secs: WL=951.59 OF=0.980745
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12483
[GP] Step 3 take 0.137 secs: WL=1453.38 OF=0.894856
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12507
[GP] Step 4 take 0.131 secs: WL=1644.18 OF=0.849661
[GP] Timing analysis take 0.028000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12489
[GP] Step 5 take 0.146 secs: WL=1912.47 OF=0.765072
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12450
[GP] Step 6 take 0.140 secs: WL=2200.32 OF=0.708456
[GP] Timing analysis take 0.032000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12460
[GP] Step 7 take 0.161 secs: WL=2474.25 OF=0.654628
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12321
[GP] Step 8 take 0.133 secs: WL=2764.50 OF=0.603942
[GP] Timing analysis take 0.026000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12287
[GP] Step 9 take 0.147 secs: WL=3088.98 OF=0.558012
[GP] Timing analysis take 0.023000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12311
[GP] Step 10 take 0.135 secs: WL=3387.35 OF=0.516993
[GP] Timing analysis take 0.023000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=12020
[GP] Step 11 take 0.134 secs: WL=3673.16 OF=0.460467
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11928
[GP] Step 12 take 0.150 secs: WL=3999.04 OF=0.402003
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11882
[GP] Step 13 take 0.138 secs: WL=4256.98 OF=0.338382
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11693
[GP] Step 14 take 0.139 secs: WL=4450.29 OF=0.270015
[GP] Timing analysis take 0.031000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11934
[GP] Step 15 take 0.153 secs: WL=4668.38 OF=0.207733
[GP] Timing analysis take 0.023000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11626
[GP] Step 16 take 0.159 secs: WL=4906.27 OF=0.141820
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11647
[GP] Final best WL=5081.421017 OF=0.107748, totally takes 2.540000 secs, run timing analysis 19 times totally takes 0.739000 secs.
[GP] Total node move: 106346.41, average node move: 46.54
[GP] Placer use memory: 3.00050735 MB
[GP] GP graph memory: 17.67092800 MB
Stage: after clock region global placement | Performance: WL = 5187 ; TNS = 0 ; WNS = 11647 | Time (s): real = 0h:0m:10s ; cpu = 0h:0m:7s ; process = 0h:0m:14s | Memory (MB): curr = 334.960938 ; peak = 358.898438 | Checksum: A2628DB836AD5698

Stage 1.2 Base clock placement start.
Mapping instance pll_inst/u_pll_e2/goppll to PLL_11_20.
Mapping instance clkbufg_0/gopclkbufg to USCMDC_79_152.
Stage: after Base clock placement | Time (s): real = 0h:0m:10s ; cpu = 0h:0m:7s ; process = 0h:0m:14s | Memory (MB): curr = 336.976563 ; peak = 358.898438

Stage: after pre global placement | Performance: WL = 5187 ; TNS = 0 ; WNS = 11647 | Time (s): real = 0h:0m:10s ; cpu = 0h:0m:7s ; process = 0h:0m:14s | Memory (MB): curr = 336.996094 ; peak = 358.898438 | Checksum: A2628DB836AD5698

Stage 2 Global Placement start.

Stage 2.1 Fixed placement start.
Placed fixed instance GRS_INST/grs_ccs on CCS_10_162.
Placed fixed instance clkbufg_0/gopclkbufg on USCMDC_79_152.
Placed fixed instance pll_inst/u_pll_e2/goppll on PLL_11_20.
Stage: after Fixed placement | Time (s): real = 0h:0m:10s ; cpu = 0h:0m:7s ; process = 0h:0m:14s | Memory (MB): curr = 337.039063 ; peak = 358.898438


Stage 2.2 Process placement start.
DRC Placement Start.
DRC final successful.
DRCP Time(s) cpu = 0h:0m:1s ; process cpu(s) = 0h:0m:1s ; realtime = 0h:0m:1s.
DRC Placement End.
AutoDRCFlow Time(s) cpu = 0h:0m:1s ; process cpu(s) = 0h:0m:1s ; realtime = 0h:0m:1s.
Stage: after Process placement | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:9s ; process = 0h:0m:16s | Memory (MB): curr = 339.089844 ; peak = 358.898438


Stage 2.3 IO placement start.
First map gop timing takes 0.00 sec
The average distance in IO place is 20.146789.
Stage: after IO placement | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:9s ; process = 0h:0m:16s | Memory (MB): curr = 338.261719 ; peak = 358.898438


Stage 2.4 Post Process placement start.
Stage: after Post Process placement | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:9s ; process = 0h:0m:16s | Memory (MB): curr = 338.269531 ; peak = 358.898438

Design Utilization : 28%.

Stage 2.5 GP placement start.
Stage: before global placement | Performance: WL = 5958 | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:9s ; process = 0h:0m:16s | Memory (MB): curr = 338.285156 ; peak = 358.898438 | Checksum: F1CABD5B509A4BA4
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:11s ; cpu = 0h:0m:9s ; process = 0h:0m:16s | Memory (MB): curr = 338.285156 ; peak = 358.898438 | Checksum: F1CABD5B509A4BA4
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.05 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 17.61869717 MB
[GP] Read position from netlist take 0 msec
[GP] Timing analysis take 0.069000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11647
[GP] Place thread size: 4
[GP] Node size: 2665, net size: 2336
[GP] Design graph total memory: 10.99022388 MB
[GP] Timing analysis take 0.030000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11731
[GP] Step 0 take 0.051 secs: WL=5470.61 OF=0.194662
[GP] Timing analysis take 0.027000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11796
[GP] Step 1 take 0.174 secs: WL=5328.07 OF=0.267047
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11804
[GP] Step 2 take 0.176 secs: WL=5390.91 OF=0.211102
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11467
[GP] Step 3 take 0.163 secs: WL=5468.34 OF=0.155770
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11467
[GP] Step 4 take 0.168 secs: WL=5617.26 OF=0.101693
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11397
[GP] Final best WL=5713.917569 OF=0.074461, totally takes 0.851000 secs, run timing analysis 7 times totally takes 0.226000 secs.
[GP] Total node move: 2928.33, average node move: 1.42
[GP] Placer use memory: 3.08044815 MB
[GP] GP graph memory: 17.65434933 MB
Stage: after global placement | Performance: WL = 5799 ; TNS = 0 ; WNS = 11397 | Time (s): real = 0h:0m:12s ; cpu = 0h:0m:10s ; process = 0h:0m:19s | Memory (MB): curr = 346.527344 ; peak = 370.097656 | Checksum: 512371B42AFC2175

Stage 3 Post Global Placement start.

Stage 3.1 Macro placement start.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Stage: after macro cell placement | Performance: WL = 5799 | Time (s): real = 0h:0m:12s ; cpu = 0h:0m:10s ; process = 0h:0m:19s | Memory (MB): curr = 346.906250 ; peak = 370.097656 | Checksum: 512371B42AFC2175

Design Utilization : 28%.

Stage 3.2 GP placement start.
Stage: before post global placement | Performance: WL = 5799 | Time (s): real = 0h:0m:12s ; cpu = 0h:0m:10s ; process = 0h:0m:19s | Memory (MB): curr = 346.910156 ; peak = 370.097656 | Checksum: 512371B42AFC2175
I: Multithreading enabled for place using a maximum of 4 processes.
Stage: before init GP | Time (s): real = 0h:0m:12s ; cpu = 0h:0m:10s ; process = 0h:0m:19s | Memory (MB): curr = 346.910156 ; peak = 370.097656 | Checksum: 512371B42AFC2175
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.07 sec.
Device graph total memory: 3.70626163 MB
[GP] GP graph memory: 17.61869717 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 2665, net size: 2336
[GP] Design graph total memory: 10.99022388 MB
[GP] Timing analysis take 0.066000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11397
[GP] Step 0 take 0.086 secs: WL=5718.35 OF=0.080874
[GP] Timing analysis take 0.033000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11397
[GP] Step 1 take 0.177 secs: WL=5535.74 OF=0.115709
[GP] Timing analysis take 0.024000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11397
[GP] Step 2 take 0.165 secs: WL=5698.43 OF=0.072613
[GP] Timing analysis take 0.025000 secs.
[GP] MarginTNSS=0, TNSS=0, WSS=11397
[GP] Final best WL=5698.426009 OF=0.072613, totally takes 0.456000 secs, run timing analysis 4 times totally takes 0.148000 secs.
[GP] Total node move: 880.20, average node move: 0.43
[GP] Placer use memory: 3.07812881 MB
[GP] GP graph memory: 17.65434933 MB
Stage: post global placement | Performance: WL = 5808 ; TNS = 0 ; WNS = 11397 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:10s ; process = 0h:0m:20s | Memory (MB): curr = 348.660156 ; peak = 373.968750 | Checksum: 7DB51955B65B9431

Stage 4 Legalization start.
The average distance in LP is 0.261817, max distance is 2, variance is 0.254042.
Stage: after legalization | Performance: WL = 6650 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:10s ; process = 0h:0m:21s | Memory (MB): curr = 351.585938 ; peak = 373.968750 | Checksum: F5EDC38A21065FBE

Stage 5 Timing-driven DP start.

Stage 5.1 Replication placement start.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 11659, TNS before Replication Place is 0. 
Stage: after replication placement | Performance: WL = 6650 | Time (s): real = 0h:0m:13s ; cpu = 0h:0m:10s ; process = 0h:0m:21s | Memory (MB): curr = 365.550781 ; peak = 373.968750 | Checksum: F5EDC38A21065FBE
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Bump".

Stage 5.2 DP placement start.
Legalized cost 11659.000000.
RefinePlacement Cluster "Enable".
RefinePlacement Iteration "20".
The detailed placement ends at 0th iteration.
Stage: after DP placement | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:11s ; process = 0h:0m:22s | Memory (MB): curr = 369.472656 ; peak = 385.332031

Stage: after detailed placement | Performance: WL = 6650 ; TNS = 0 ; WNS = 11659 | Time (s): real = 0h:0m:14s ; cpu = 0h:0m:11s ; process = 0h:0m:22s | Memory (MB): curr = 369.484375 ; peak = 385.332031 | Checksum: F5EDC38A21065FBE
Worst slack is 11661, TNS after placement is 0.

Congestion analysis started.
I: Start printing congestion info.
I: Finish printing congestion info.
Congestion analysis takes 0.16 sec.



Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 250      | 592           | 43          
| + FF                             | 603      | 3552          | 17          
| + LUT                            | 644      | 2368          | 28          
|   + LUT as Logic                 | 644      |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| CLMS                             | 380      | 888           | 43          
| + FF                             | 928      | 5328          | 18          
| + LUT                            | 965      | 3552          | 28          
|   + LUT as Logic                 | 965      |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 0        |               |             
|   + LUT as Bypass                | 0        |               |             
| IO                               | 219      | 336           | 66          
| + IOBD                           | 11       | 21            | 53          
| + IOBR                           | 42       | 42            | 100         
| + IOBS                           | 166      | 273           | 61          
| BKCL                             | 0        | 6             | 0           
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 0        | 936           | 0           
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 55       | 252           | 22          
| IOLDLY                           | 35       | 84            | 42          
| IOL                              | 219      | 336           | 66          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 1        | 8             | 13          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 9.16 sec.
Finished placement.
Design 'Tieta_Feiteng_2001_top' has been placed successfully.
Action place: Real time elapsed is 0h:0m:15s
Action place: CPU time elapsed is 0h:0m:11s
Action place: Process CPU time elapsed is 0h:0m:23s
Action place: Peak memory pool usage is 571 MB

Current time: Tue Feb 10 12:26:48 2026
