[{"DBLP title": "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning.", "DBLP authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446049", "OA papers": [{"PaperId": "https://openalex.org/W2331737637", "PaperTitle": "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning", "Year": 2016, "CitationCount": 149, "EstimatedCitation": 149, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Mahdi Nazm Bojnordi", "Engin Ipek"]}]}, {"DBLP title": "TABLA: A unified template-based framework for accelerating statistical machine learning.", "DBLP authors": ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446050", "OA papers": [{"PaperId": "https://openalex.org/W2261808795", "PaperTitle": "TABLA: A unified template-based framework for accelerating statistical machine learning", "Year": 2016, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"Georgia Institute of Technology": 7.0}, "Authors": ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon-Kyung Kim", "Hadi Esmaeilzadeh"]}]}, {"DBLP title": "Pushing the limits of accelerator efficiency while retaining programmability.", "DBLP authors": ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446051", "OA papers": [{"PaperId": "https://openalex.org/W2334795732", "PaperTitle": "Pushing the limits of accelerator efficiency while retaining programmability", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Tony Nowatzki", "Vinay Gangadhan", "Karthikeyan Sankaralingam", "Greg Wright"]}]}, {"DBLP title": "A low power software-defined-radio baseband processor for the Internet of Things.", "DBLP authors": ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446052", "OA papers": [{"PaperId": "https://openalex.org/W2326639763", "PaperTitle": "A low power software-defined-radio baseband processor for the Internet of Things", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David Blaauw", "Ronald G. Dreslinski", "Trevor Mudge"]}]}, {"DBLP title": "Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee.", "DBLP authors": ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446053", "OA papers": [{"PaperId": "https://openalex.org/W2323475465", "PaperTitle": "Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Decision Systems (United States)": 1.5, "Arizona State University": 1.5}, "Authors": ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma Vrudhula"]}]}, {"DBLP title": "Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction.", "DBLP authors": ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446054", "OA papers": [{"PaperId": "https://openalex.org/W2316607014", "PaperTitle": "Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction", "Year": 2016, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"]}]}, {"DBLP title": "Atomic persistence for SCM with a non-intrusive backend controller.", "DBLP authors": ["Kshitij A. Doshi", "Ellis Giles", "Peter J. Varman"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446055", "OA papers": [{"PaperId": "https://openalex.org/W2316501305", "PaperTitle": "Atomic persistence for SCM with a non-intrusive backend controller", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Intel (United States)": 1.0, "Rice University": 2.0}, "Authors": ["Kshitij A. Doshi", "Ellis Giles", "Peter Varman"]}]}, {"DBLP title": "CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM.", "DBLP authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446056", "OA papers": [{"PaperId": "https://openalex.org/W2329141363", "PaperTitle": "CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Poovaiah M. Palangappa", "Kartik Mohanram"]}]}, {"DBLP title": "A low-power hybrid reconfigurable architecture for resistive random-access memories.", "DBLP authors": ["Miguel Angel Lastras-Monta\u00f1o", "Amirali Ghofrani", "Kwang-Ting Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446057", "OA papers": [{"PaperId": "https://openalex.org/W2332554909", "PaperTitle": "A low-power hybrid reconfigurable architecture for resistive random-access memories", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Miguel Angel Lastras-Montano", "Amirali Ghofrani", "Kwang-Ting Cheng"]}]}, {"DBLP title": "A performance analysis framework for optimizing OpenCL applications on FPGAs.", "DBLP authors": ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446058", "OA papers": [{"PaperId": "https://openalex.org/W2317369144", "PaperTitle": "A performance analysis framework for optimizing OpenCL applications on FPGAs", "Year": 2016, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"Nanyang Technological University": 2.0, "Hkust": 1.0, "Cornell University": 1.0}, "Authors": ["Zeke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"]}]}, {"DBLP title": "HRL: Efficient and flexible reconfigurable logic for near-data processing.", "DBLP authors": ["Mingyu Gao", "Christos Kozyrakis"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446059", "OA papers": [{"PaperId": "https://openalex.org/W2335240678", "PaperTitle": "HRL: Efficient and flexible reconfigurable logic for near-data processing", "Year": 2016, "CitationCount": 119, "EstimatedCitation": 119, "Affiliations": {"Stanford University": 1.5, "Computer Science Laboratory of Lille": 0.5}, "Authors": ["Mingyu Gao", "Christos Kozyrakis"]}]}, {"DBLP title": "Software transparent dynamic binary translation for coarse-grain reconfigurable architectures.", "DBLP authors": ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446060", "OA papers": [{"PaperId": "https://openalex.org/W2315410490", "PaperTitle": "Software transparent dynamic binary translation for coarse-grain reconfigurable architectures", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Lafayette College": 1.0, "University of Wisconsin\u2013Madison": 1.0, "Virginia Tech": 1.0}, "Authors": ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"]}]}, {"DBLP title": "Core tunneling: Variation-aware voltage noise mitigation in GPUs.", "DBLP authors": ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446061", "OA papers": [{"PaperId": "https://openalex.org/W2322662801", "PaperTitle": "Core tunneling: Variation-aware voltage noise mitigation in GPUs", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"The Ohio State University": 5.0}, "Authors": ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"]}]}, {"DBLP title": "Warped-preexecution: A GPU pre-execution approach for improving latency hiding.", "DBLP authors": ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446062", "OA papers": [{"PaperId": "https://openalex.org/W2315868086", "PaperTitle": "Warped-preexecution: A GPU pre-execution approach for improving latency hiding", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Yonsei University": 4.0, "University of Southern California": 2.0}, "Authors": ["Sang-Pil Lee", "Won Woo Ro", "Keun-Soo Kim", "Gunjae Koo", "Myung Ha Yoon", "Murali Annavaram"]}]}, {"DBLP title": "Approximating warps with intra-warp operand value similarity.", "DBLP authors": ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446063", "OA papers": [{"PaperId": "https://openalex.org/W2322230929", "PaperTitle": "Approximating warps with intra-warp operand value similarity", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of California, Riverside": 1.0, "University of Illinois Urbana-Champaign": 1.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Daniel Fu Keung Wong", "Nam Kim", "Murali Annavaram"]}]}, {"DBLP title": "A case for toggle-aware compression for GPU systems.", "DBLP authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446064", "OA papers": [{"PaperId": "https://openalex.org/W2325538041", "PaperTitle": "A case for toggle-aware compression for GPU systems", "Year": 2016, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Carnegie Mellon University": 4.0, "Nvidia (United Kingdom)": 2.0}, "Authors": ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"]}]}, {"DBLP title": "Minimal disturbance placement and promotion.", "DBLP authors": ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jim\u00e9nez"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446065", "OA papers": [{"PaperId": "https://openalex.org/W2324933764", "PaperTitle": "Minimal disturbance placement and promotion", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Texas A&M University": 2.0, "Advanced Micro Devices (Canada)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel E. Jimenez"]}]}, {"DBLP title": "Revisiting virtual L1 caches: A practical design using dynamic synonym remapping.", "DBLP authors": ["Hongil Yoon", "Gurindar S. Sohi"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446066", "OA papers": [{"PaperId": "https://openalex.org/W2335115745", "PaperTitle": "Revisiting virtual L1 caches: A practical design using dynamic synonym remapping", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Hongil Yoon", "Gurindar S. Sohi"]}]}, {"DBLP title": "Modeling cache performance beyond LRU.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446067", "OA papers": [{"PaperId": "https://openalex.org/W2328769609", "PaperTitle": "Modeling cache performance beyond LRU", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Nathan Beckmann", "Daniel S. Sanchez"]}]}, {"DBLP title": "Efficient footprint caching for Tagless DRAM Caches.", "DBLP authors": ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446068", "OA papers": [{"PaperId": "https://openalex.org/W2314529622", "PaperTitle": "Efficient footprint caching for Tagless DRAM Caches", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Sungkyunkwan University": 5.0, "Pohang University of Science and Technology": 2.0}, "Authors": ["Hakbeom Jang", "Yong-Jun Lee", "JongWon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae Sung Lee"]}]}, {"DBLP title": "SCsafe: Logging sequential consistency violations continuously and precisely.", "DBLP authors": ["Yuelu Duan", "David A. Koufaty", "Josep Torrellas"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446069", "OA papers": [{"PaperId": "https://openalex.org/W2333000976", "PaperTitle": "SCsafe: Logging sequential consistency violations continuously and precisely", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Intel (United States)": 1.0}, "Authors": ["Yuelu Duan", "David A. Koufaty", "Josep Torrellas"]}]}, {"DBLP title": "LASER: Light, Accurate Sharing dEtection and Repair.", "DBLP authors": ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446070", "OA papers": [{"PaperId": "https://openalex.org/W2333728936", "PaperTitle": "LASER: Light, Accurate Sharing dEtection and Repair", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Washington": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "University of Pennsylvania": 2.0, "INTEL Corporation#TAB#": 3.0}, "Authors": ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"]}]}, {"DBLP title": "Efficient GPU hardware transactional memory through early conflict resolution.", "DBLP authors": ["Sui Chen", "Lu Peng"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446071", "OA papers": [{"PaperId": "https://openalex.org/W2335340700", "PaperTitle": "Efficient GPU hardware transactional memory through early conflict resolution", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Louisiana State University": 2.0}, "Authors": ["Sui Chen", "Lu Peng"]}]}, {"DBLP title": "PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory.", "DBLP authors": ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446072", "OA papers": [{"PaperId": "https://openalex.org/W2316531414", "PaperTitle": "PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 1.0}, "Authors": ["Sun-Jae Park", "Milos Prvulovic", "Christopher C.W. Hughes"]}]}, {"DBLP title": "Efficient synthetic traffic models for large, complex SoCs.", "DBLP authors": ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446073", "OA papers": [{"PaperId": "https://openalex.org/W2333406110", "PaperTitle": "Efficient synthetic traffic models for large, complex SoCs", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Advanced Micro Devices (Canada)": 5.0}, "Authors": ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie Enright Jerger", "Gabriel H. Loh"]}]}, {"DBLP title": "DVFS for NoCs in CMPs: A thread voting approach.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446074", "OA papers": [{"PaperId": "https://openalex.org/W2335091486", "PaperTitle": "DVFS for NoCs in CMPs: A thread voting approach", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Royal Institute of Technology": 2.0}, "Authors": ["Yuan Yao", "Zhonghai Lu"]}]}, {"DBLP title": "SLaC: Stage laser control for a flattened butterfly network.", "DBLP authors": ["Yigit Demir", "Nikos Hardavellas"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446075", "OA papers": [{"PaperId": "https://openalex.org/W2332091857", "PaperTitle": "SLaC: Stage laser control for a flattened butterfly network", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Intel (United States)": 1.0, "Northwestern University": 1.0}, "Authors": ["Yigit Demir", "Nikos Hardavellas"]}]}, {"DBLP title": "The runahead network-on-chip.", "DBLP authors": ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446076", "OA papers": [{"PaperId": "https://openalex.org/W2318422608", "PaperTitle": "The runahead network-on-chip", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Zimo Li", "Joshua San Miguel", "Natalie Enright Jerger"]}]}, {"DBLP title": "Towards high performance paged memory for GPUs.", "DBLP authors": ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446077", "OA papers": [{"PaperId": "https://openalex.org/W2330672121", "PaperTitle": "Towards high performance paged memory for GPUs", "Year": 2016, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"NVIDIA": 5.0}, "Authors": ["Tianhao Zheng", "David Nellans", "Arslan Zulfiqar", "Mark W. Stephenson", "Stephen W. Keckler"]}]}, {"DBLP title": "Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing.", "DBLP authors": ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446078", "OA papers": [{"PaperId": "https://openalex.org/W2323693848", "PaperTitle": "Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", "Year": 2016, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"Shanghai Jiao Tong University": 1.5, "University of Pittsburgh": 2.5, "Electrical and Computer Engineering Department, Department of Coumuter Science": 2.0}, "Authors": ["Zhenning Wang", "Jun Yang", "Rami Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"]}]}, {"DBLP title": "iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs.", "DBLP authors": ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446079", "OA papers": [{"PaperId": "https://openalex.org/W2328929289", "PaperTitle": "iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Samsung (South Korea)": 3.0}, "Authors": ["Minseok Lee", "Gwangsun Kim", "John Kim", "Se Woong Seo", "Yeongon Cho", "Soojung Ryu"]}]}, {"DBLP title": "Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller.", "DBLP authors": ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446080", "OA papers": [{"PaperId": "https://openalex.org/W2315828679", "PaperTitle": "Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cornell University": 4.0, "Pennsylvania State University": 1.0}, "Authors": ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew G. Myers", "G. Edward Suh"]}]}, {"DBLP title": "A complete key recovery timing attack on a GPU.", "DBLP authors": ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446081", "OA papers": [{"PaperId": "https://openalex.org/W2323777873", "PaperTitle": "A complete key recovery timing attack on a GPU", "Year": 2016, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"Northeastern University": 3.0}, "Authors": ["Zhen Jiang", "Yunsi Fei", "David Kaeli"]}]}, {"DBLP title": "CATalyst: Defeating last-level cache side channel attacks in cloud computing.", "DBLP authors": ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446082", "OA papers": [{"PaperId": "https://openalex.org/W2255548496", "PaperTitle": "CATalyst: Defeating last-level cache side channel attacks in cloud computing", "Year": 2016, "CitationCount": 236, "EstimatedCitation": 236, "Affiliations": {"Princeton University": 2.0, "NICTA,#TAB#": 3.0, "Intel (United States)": 2.0}, "Authors": ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank Mckeen", "Carlos Rozas", "Gernot Heiser", "Ruby B. Lee"]}]}, {"DBLP title": "Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines.", "DBLP authors": ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446083", "OA papers": [{"PaperId": "https://openalex.org/W2312694346", "PaperTitle": "Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"]}]}, {"DBLP title": "A market approach for handling power emergencies in multi-tenant data center.", "DBLP authors": ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446084", "OA papers": [{"PaperId": "https://openalex.org/W2313936714", "PaperTitle": "A market approach for handling power emergencies in multi-tenant data center", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of California, Riverside": 2.0, "California Institute of Technology": 2.0, "The Ohio State University": 1.0}, "Authors": ["Mohammad Tariqul Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"]}]}, {"DBLP title": "SizeCap: Efficiently handling power surges in fuel cell powered data centers.", "DBLP authors": ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446085", "OA papers": [{"PaperId": "https://openalex.org/W2320948277", "PaperTitle": "SizeCap: Efficiently handling power surges in fuel cell powered data centers", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 4.0, "Microsoft (Finland)": 6.0}, "Authors": ["Yan Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric D. Peterson", "John J. Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"]}]}, {"DBLP title": "MaPU: A novel mathematical computing architecture.", "DBLP authors": ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446086", "OA papers": [{"PaperId": "https://openalex.org/W2321708063", "PaperTitle": "MaPU: A novel mathematical computing architecture", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Institute of Automation": 23.0, "Spreadtrum Comm, Inc.": 1.0, "Huawei Technologies (China)": 2.0}, "Authors": ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Ding Guangxin", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"]}]}, {"DBLP title": "Best-offset hardware prefetching.", "DBLP authors": ["Pierre Michaud"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446087", "OA papers": [{"PaperId": "https://openalex.org/W2329976284", "PaperTitle": "Best-offset hardware prefetching", "Year": 2016, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Pierre Michaud"]}]}, {"DBLP title": "DUANG: Fast and lightweight page migration in asymmetric memory systems.", "DBLP authors": ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446088", "OA papers": [{"PaperId": "https://openalex.org/W2328679197", "PaperTitle": "DUANG: Fast and lightweight page migration in asymmetric memory systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0, "Yonsei University": 2.0, "University of Dallas": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Kim"]}]}, {"DBLP title": "Selective GPU caches to eliminate CPU-GPU HW cache coherence.", "DBLP authors": ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446089", "OA papers": [{"PaperId": "https://openalex.org/W2326078278", "PaperTitle": "Selective GPU caches to eliminate CPU-GPU HW cache coherence", "Year": 2016, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Nvidia (United Kingdom)": 4.0}, "Authors": ["Neha Agarwal", "David Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John M. Danskin", "Stephen W. Keckler"]}]}, {"DBLP title": "Venice: Exploring server architectures for effective resource sharing.", "DBLP authors": ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446090", "OA papers": [{"PaperId": "https://openalex.org/W2289516938", "PaperTitle": "Venice: Exploring server architectures for effective resource sharing", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"SKL Computer Architecture, ICT, CAS": 5.0, "University of Rochester": 1.0, "Chalmers University of Technology": 1.0, "Huawei Technologies (United Kingdom)": 2.0}, "Authors": ["Jianbo Dong", "Rui Hou", "Michael H. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Hongmei Wang", "Xiaosong Cui", "Lixin Zhang"]}]}, {"DBLP title": "A large-scale study of soft-errors on GPUs in the field.", "DBLP authors": ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446091", "OA papers": [{"PaperId": "https://openalex.org/W2318507312", "PaperTitle": "A large-scale study of soft-errors on GPUs in the field", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"William & Mary": 2.0, "Oak Ridge National Laboratory": 3.0}, "Authors": ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James R. Rogers"]}]}, {"DBLP title": "Design and implementation of a mobile storage leveraging the DRAM interface.", "DBLP authors": ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446092", "OA papers": [{"PaperId": "https://openalex.org/W2328205434", "PaperTitle": "Design and implementation of a mobile storage leveraging the DRAM interface", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Samsung (South Korea)": 14.0}, "Authors": ["SungYong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Nam Heehyun", "Sun-Mi Lee", "Yongmyung Lee", "Seungdo Chae", "Moon-Sang Kwon", "Jin-Young Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"]}]}, {"DBLP title": "Restore truncation for performance improvement in future DRAM systems.", "DBLP authors": ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446093", "OA papers": [{"PaperId": "https://openalex.org/W2321746411", "PaperTitle": "Restore truncation for performance improvement in future DRAM systems", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Xianwei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"]}]}, {"DBLP title": "Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems.", "DBLP authors": ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446094", "OA papers": [{"PaperId": "https://openalex.org/W2326201358", "PaperTitle": "Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"]}]}, {"DBLP title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM.", "DBLP authors": ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446095", "OA papers": [{"PaperId": "https://openalex.org/W2332254524", "PaperTitle": "Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", "Year": 2016, "CitationCount": 138, "EstimatedCitation": 138, "Affiliations": {"Carnegie Mellon University": 4.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Ke-Vin Chang", "Prashant Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"]}]}, {"DBLP title": "ChargeCache: Reducing DRAM latency by exploiting row access locality.", "DBLP authors": ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446096", "OA papers": [{"PaperId": "https://openalex.org/W2331766458", "PaperTitle": "ChargeCache: Reducing DRAM latency by exploiting row access locality", "Year": 2016, "CitationCount": 132, "EstimatedCitation": 132, "Affiliations": {"TOBB University of Economics and Technology": 1.5, "Carnegie Mellon University": 5.5}, "Authors": ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"]}]}, {"DBLP title": "Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors.", "DBLP authors": ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446097", "OA papers": [{"PaperId": "https://openalex.org/W2323020055", "PaperTitle": "Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["William Wei Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "LiveSim: Going live with microarchitecture simulation.", "DBLP authors": ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446098", "OA papers": [{"PaperId": "https://openalex.org/W2321164527", "PaperTitle": "LiveSim: Going live with microarchitecture simulation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Cruz": 3.0}, "Authors": ["Sina Hassani", "Gabriel Southern", "Jose Renau"]}]}, {"DBLP title": "McVerSi: A test generation framework for fast memory consistency verification in simulation.", "DBLP authors": ["Marco Elver", "Vijay Nagarajan"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446099", "OA papers": [{"PaperId": "https://openalex.org/W2325421623", "PaperTitle": "McVerSi: A test generation framework for fast memory consistency verification in simulation", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Edinburgh": 2.0}, "Authors": ["Vijay Nagarajan", "Marco Elver"]}]}, {"DBLP title": "Energy-efficient address translation.", "DBLP authors": ["Vasileios Karakostas", "Jayneel Gandhi", "Adri\u00e1n Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446100", "OA papers": [{"PaperId": "https://openalex.org/W2318490588", "PaperTitle": "Energy-efficient address translation", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 0.5, "Barcelona Supercomputing Center": 3.0, "University of Wisconsin\u2013Madison": 3.0, "Microsoft Research (United Kingdom)": 1.0, "Instituci\u00f3 Catalana de Recerca i Estudis Avan\u00e7ats": 0.5}, "Authors": ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman Unsal"]}]}, {"DBLP title": "RADAR: Runtime-assisted dead region management for last-level caches.", "DBLP authors": ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Peric\u00e0s", "Per Stenstr\u00f6m"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446101", "OA papers": [{"PaperId": "https://openalex.org/W564090977", "PaperTitle": "RADAR: Runtime-assisted dead region management for last-level caches", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Chalmers University of Technology": 4.0}, "Authors": ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel A. Peric\u00e0s", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family.", "DBLP authors": ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi R. Iyer"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446102", "OA papers": [{"PaperId": "https://openalex.org/W2327709439", "PaperTitle": "Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", "Year": 2016, "CitationCount": 96, "EstimatedCitation": 96, "Affiliations": {"INTEL Corporation#TAB#": 7.0}, "Authors": ["Andrew J. Herdrich", "Verplanke Edwin", "Pratik Autee", "Ramesh Illikkal", "Chris L. Gianos", "Ronak Singhal", "Ravi Iyer"]}]}, {"DBLP title": "Symbiotic job scheduling on the IBM POWER8.", "DBLP authors": ["Josu\u00e9 Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446103", "OA papers": [{"PaperId": "https://openalex.org/W2335244831", "PaperTitle": "Symbiotic job scheduling on the IBM POWER8", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0, "Ghent University": 1.0}, "Authors": ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"]}]}, {"DBLP title": "ScalCore: Designing a core for voltage scalability.", "DBLP authors": ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446104", "OA papers": [{"PaperId": "https://openalex.org/W2327091000", "PaperTitle": "ScalCore: Designing a core for voltage scalability", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "University of Wisconsin\u2013Madison": 1.0, "NVIDIA Corp": 1.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Kim", "Aditya Agrawal", "Asit K. Mishra"]}]}, {"DBLP title": "Cost effective physical register sharing.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2016, "doi": "https://doi.org/10.1109/HPCA.2016.7446105", "OA papers": [{"PaperId": "https://openalex.org/W2325153866", "PaperTitle": "Cost effective physical register sharing", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 2.0}, "Authors": ["Arthur Perais", "Andr\u00e9 Seznec"]}]}]