register
registers
opt
bb
spill
spills
assign
tmx320c44
assignment
loop
kolson
heuristic
assignments
microsparc
files
coloring
consolidated
configuration
usages
allocation
loops
file
embedded
exit
gcc
spanned
heur
configurations
unrolling
equivalency
unrolled
horwitz
unwinding
miss
mappings
iteration
loads
asip
spilled
kennedy
code
alu
datapath
faulting
liem
hsu
iterations
1989
connectivity
marwedel
specialized
1972
match
leaf
multiport
stream
produced
stores
operand
memories
1966
gnu
gpp
oper_rc
rc4000
rc_intersect
conn_rc
body
synthesis
experimentation
assigning
access
processor
mapping
architecture
compiler
instruction
instructions
assigns
percentage
innermost
ix
live
microcode
tree
risc
memory
lanneer
optimality
rom
lowest
derives
dirty
tms
briggs
56000
segment
displaced
pruning
reside
exhaustively
processors
auxiliary
accessed
1994
transfers
optimally
node
asips
exponential
functional
irvine
signifying
interconnect
r2
irregularity
exceedingly
generation
accesses
concurrently
viii
r1
core
retargetable
motorola
accumulator
multiplier
contained
1992
classes
heuristics
cyclic
invalid
extending
aho
load
optimisation
fig
unroll
root
instruments
lifetimes
target
moves
restrictions
conceivable
interconnected
costs
superoptimizer
kenner
functionalunit
microsystem
k000042879921
unwound
92717
isss
strik
feuerhahn
3425
unrollings
op_of
unaccessed
examining
mapped
vii
permission
writes
naturally
auto
cpu
read
article
iterating
unavailable
fetching
dsp
accessing
reg2
granlund
operationtype
reg1
youn
shortages
respective
prohibitive
automation
precision
sink
suboptimal
cycle
replacement
candidates
block
minimal
ules
kurdahi
chaitin
honoring
bde
luccio
opt assign
assign bb
register assignment
assign loop
spill code
register files
optimal register
configuration graph
of registers
j kolson
register classes
register file
heuristic version
kolson et
assignment tree
variable access
register allocation
the loop
heuristic opt
the opt
of spills
optimal assignment
microsparc ii
purpose registers
multiple register
the heuristic
register assignments
the tmx320c44
registers to
to registers
of register
registers that
the register
embedded processor
the assignment
of opt
bb algorithm
loop assignments
access miss
register class
code generation
our heuristic
the optimal
and heuristic
bb and
for register
of spill
loop algorithm
d j
iterations spanned
loop code
spills per
register usages
access stream
et al
a variable
basic block
the variable
all registers
graph coloring
the registers
registers in
variables to
and opt
to register
loop and
an embedded
for microsparc
as spills
spills loop
assignments produced
assign registers
auxiliary registers
assigns registers
2 spills
exit configurations
connectivity register
consolidated register
loop table
registers is
loop body
our algorithm
lowest cost
mapping of
assignment to
operation register
distributed register
variable is
optimal and
to loops
contained within
coloring approach
percentage improvement
a register
hsu et
data memory
per iteration
assignment in
8 2
of variables
bb to
miss occurs
the configuration
general purpose
spills heur
spills opt
loop optimal
assigning registers
for tmx320c44
loop register
kennedy 1972
bb opt
functional unit
an optimal
registers have
an assignment
files and
8 1
assignment is
by opt
a consolidated
registers increases
respectively column
of iterations
special purpose
registers and
registers for
embedded code
have specialized
loop algorithms
some registers
registers as
measured as
assignment for
data path
al 1989
section 8
of loop
each register
code size
embedded processors
live variables
to loop
extended precision
for opt
and exit
operand instructions
than registers
index register
consolidated into
precision registers
percentage within
of multiport
derived assignments
tmx320c44 in
exit mapping
registers exist
multiport memories
ii optimal
al 1966
within optimal
spanned by
the assignments
iteration for
an iteration
code produced
at loop
path synthesis
between registers
the spill
assignment algorithm
in basic
liem et
heuristic results
simplified view
table ix
initial mapping
register transfers
best configurations
column five
observed results
the equivalency
the microsparc
heuristic loop
block optimal
optimal basic
heuristic produced
of 24
loads and
generation for
registers are
basic blocks
variables than
register moves
more live
algorithm opt
comparison of
an access
produced by
al 1994
opt assign bb
opt assign loop
optimal register assignment
d j kolson
the opt assign
j kolson et
kolson et al
assign loop and
number of registers
multiple register files
heuristic opt assign
of opt assign
assign bb and
the assignment tree
the variable access
the configuration graph
number of spills
variables to registers
bb and opt
and heuristic opt
and opt assign
variable access stream
loop and heuristic
assign bb algorithm
an optimal assignment
of the loop
of spill code
an embedded processor
mapping of variables
of variables to
special purpose registers
of iterations spanned
the heuristic version
of register assignment
iterations spanned by
the loop algorithm
heuristic version of
of spills per
spills per iteration
amount of spill
in the configuration
the optimal and
register assignment in
register files and
register assignment to
for microsparc ii
measured as spills
distributed register files
assign bb to
to registers that
assign loop table
by opt assign
the number of
for register assignment
assignment of registers
optimal assignment is
of register classes
per iteration for
hsu et al
for register allocation
number of iterations
of the opt
the optimal in
to assign registers
bb opt assign
assign loop algorithms
assigns registers to
with a consolidated
the assignments produced
comparison of opt
assign bb opt
for opt assign
comparison of loop
of registers increases
connectivity register class
the loop body
when a variable
general purpose registers
spill code is
registers to loop
to multiple register
code generation for
et al 1989
embedded code generation
the basic block
in basic blocks
graph coloring approach
spill code in
section 8 1
the graph coloring
the optimal assignment
register to register
of registers to
data path synthesis
configuration graph from
index register allocation
variables than registers
optimal basic block
assign bb the
a consolidated register
registers in basic
the loop assignments
live variables than
percentage within optimal
registers to loops
embedded processor may
consolidated register file
our heuristic version
of the tmx320c44
algorithm opt assign
operation register class
spill code produced
assignments produced by
assign bb is
access miss occurs
one register file
respectively column five
than registers exist
ii optimal register
assign registers to
more live variables
consolidated into one
et al 1966
some registers have
purpose registers in
four respectively column
an access miss
files and special
variable access miss
basic block optimal
multiport memories in
the microsparc ii
memories in data
microsparc ii optimal
version of opt
a configuration graph
the tmx320c44 in
observed results and
of multiport memories
extended precision registers
generation for embedded
entry and exit
contains the number
same amount of
section 8 2
percentage improvement of
into one register
of the spill
in spill code
liem et al
registers which are
registers have specialized
task of register
produced by opt
to special purpose
optimal and heuristic
simplified view of
the register assignment
access stream is
the same amount
et al 1994
a variable access
code as the
approach to register
all registers are
spilled to memory
spill code as
embedded core processors
optimal assignment for
functional unit that
loads and stores
as the optimal
to the optimal
horwitz et al
code size of
code produced by
in data path
and four respectively
register assignment for
optimal assignment of
the spill code
an assignment that
and spill code
a variable is
number of register
from the root
in section 8
assignment for a
an architecture with
in the assignment
spanned by the
results that are
contained within a
the percentage improvement
of registers is
three and four
the variables a
these results demonstrate
the root to
the lowest cost
