--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml MieruEMB.twx MieruEMB.ncd -o MieruEMB.twr MieruEMB.pcf

Design file:              MieruEMB.ncd
Physical constraint file: MieruEMB.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clkgen/clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkgen/clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/clkgen/dcm/CLKIN
  Logical resource: clkgen/clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/clkgen/CLK_IBUF
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clkgen/clkgen/dcm/CLKIN
  Logical resource: clkgen/clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/clkgen/CLK_IBUF
--------------------------------------------------------------------------------
Slack: 20.834ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clkgen/clkgen/dcm/CLKIN
  Logical resource: clkgen/clkgen/dcm/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: clkgen/clkgen/CLK_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen/clkgen/CLK_OBUF" derived 
from  NET "clkgen/clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;  multiplied by 1.14 
to 28.571 nS and duty cycle corrected to HIGH 14.285 nS  

 206614 paths analyzed, 6131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.449ns.
--------------------------------------------------------------------------------

Paths for end point core/inst_eaddr_23 (SLICE_X37Y32.CIN), 13095 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_3 (FF)
  Destination:          core/inst_eaddr_23 (FF)
  Requirement:          28.571ns
  Data Path Delay:      16.448ns (Levels of Logic = 14)
  Clock Path Skew:      -0.001ns (0.110 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_3 to core/inst_eaddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.XQ      Tcko                  0.591   core/inst_rrs<3>
                                                       core/inst_rrs_3
    SLICE_X38Y24.G2      net (fanout=133)      6.169   core/inst_rrs<3>
    SLICE_X38Y24.COUT    Topcyg                1.131   core/EXEADDR_addsub0001<2>
                                                       core/Madd_EXEADDR_addsub0001_lut<3>
                                                       core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.Y       Tciny                 0.883   core/EXEADDR_addsub0001<8>
                                                       core/Madd_EXEADDR_addsub0001_cy<8>
                                                       core/Madd_EXEADDR_addsub0001_xor<9>
    SLICE_X38Y35.G2      net (fanout=2)        0.939   core/EXEADDR_addsub0001<9>
    SLICE_X38Y35.Y       Tilo                  0.759   core/EXEADDR_mux0000<20>
                                                       core/EXEADDR_mux0000<9>1
    SLICE_X39Y27.BY      net (fanout=1)        0.620   core/EXEADDR_mux0000<9>
    SLICE_X39Y27.COUT    Tbycy                 0.972   core/EXEADDR_addsub0000<8>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<10>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<10>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<11>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<11>
    SLICE_X39Y29.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<12>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<12>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<13>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<13>
    SLICE_X39Y30.Y       Tciny                 0.869   core/EXEADDR_addsub0000<14>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<14>
                                                       core/Maddsub_EXEADDR_addsub0000_xor<15>
    SLICE_X37Y28.G2      net (fanout=1)        0.662   core/EXEADDR_addsub0000<15>
    SLICE_X37Y28.COUT    Topcyg                1.001   core/inst_eaddr<14>
                                                       core/Mcount_inst_eaddr_lut<15>
                                                       core/Mcount_inst_eaddr_cy<15>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<15>
    SLICE_X37Y29.COUT    Tbyp                  0.118   core/inst_eaddr<16>
                                                       core/Mcount_inst_eaddr_cy<16>
                                                       core/Mcount_inst_eaddr_cy<17>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<17>
    SLICE_X37Y30.COUT    Tbyp                  0.118   core/inst_eaddr<18>
                                                       core/Mcount_inst_eaddr_cy<18>
                                                       core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.COUT    Tbyp                  0.118   core/inst_eaddr<20>
                                                       core/Mcount_inst_eaddr_cy<20>
                                                       core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CLK     Tcinck                1.002   core/inst_eaddr<22>
                                                       core/Mcount_inst_eaddr_cy<22>
                                                       core/Mcount_inst_eaddr_xor<23>
                                                       core/inst_eaddr_23
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (8.058ns logic, 8.390ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_3 (FF)
  Destination:          core/inst_eaddr_23 (FF)
  Requirement:          28.571ns
  Data Path Delay:      16.448ns (Levels of Logic = 14)
  Clock Path Skew:      -0.001ns (0.110 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_3 to core/inst_eaddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.XQ      Tcko                  0.591   core/inst_rrs<3>
                                                       core/inst_rrs_3
    SLICE_X38Y24.G2      net (fanout=133)      6.169   core/inst_rrs<3>
    SLICE_X38Y24.COUT    Topcyg                1.131   core/EXEADDR_addsub0001<2>
                                                       core/Madd_EXEADDR_addsub0001_lut<3>
                                                       core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.Y       Tciny                 0.883   core/EXEADDR_addsub0001<8>
                                                       core/Madd_EXEADDR_addsub0001_cy<8>
                                                       core/Madd_EXEADDR_addsub0001_xor<9>
    SLICE_X38Y35.G2      net (fanout=2)        0.939   core/EXEADDR_addsub0001<9>
    SLICE_X38Y35.Y       Tilo                  0.759   core/EXEADDR_mux0000<20>
                                                       core/EXEADDR_mux0000<9>1
    SLICE_X39Y27.BY      net (fanout=1)        0.620   core/EXEADDR_mux0000<9>
    SLICE_X39Y27.COUT    Tbycy                 0.972   core/EXEADDR_addsub0000<8>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<10>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<10>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<11>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<11>
    SLICE_X39Y29.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<12>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<12>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<13>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<13>
    SLICE_X39Y30.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<14>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<14>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<15>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<15>
    SLICE_X39Y31.COUT    Tbyp                  0.118   core/EXEADDR_addsub0000<16>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<16>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<17>
    SLICE_X39Y32.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<17>
    SLICE_X39Y32.Y       Tciny                 0.869   core/EXEADDR_addsub0000<18>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<18>
                                                       core/Maddsub_EXEADDR_addsub0000_xor<19>
    SLICE_X37Y30.G2      net (fanout=1)        0.662   core/EXEADDR_addsub0000<19>
    SLICE_X37Y30.COUT    Topcyg                1.001   core/inst_eaddr<18>
                                                       core/Mcount_inst_eaddr_lut<19>
                                                       core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.COUT    Tbyp                  0.118   core/inst_eaddr<20>
                                                       core/Mcount_inst_eaddr_cy<20>
                                                       core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CLK     Tcinck                1.002   core/inst_eaddr<22>
                                                       core/Mcount_inst_eaddr_cy<22>
                                                       core/Mcount_inst_eaddr_xor<23>
                                                       core/inst_eaddr_23
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (8.058ns logic, 8.390ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_3 (FF)
  Destination:          core/inst_eaddr_23 (FF)
  Requirement:          28.571ns
  Data Path Delay:      16.448ns (Levels of Logic = 14)
  Clock Path Skew:      -0.001ns (0.110 - 0.111)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_3 to core/inst_eaddr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.XQ      Tcko                  0.591   core/inst_rrs<3>
                                                       core/inst_rrs_3
    SLICE_X38Y24.G2      net (fanout=133)      6.169   core/inst_rrs<3>
    SLICE_X38Y24.COUT    Topcyg                1.131   core/EXEADDR_addsub0001<2>
                                                       core/Madd_EXEADDR_addsub0001_lut<3>
                                                       core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<3>
    SLICE_X38Y25.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<4>
                                                       core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<5>
    SLICE_X38Y26.COUT    Tbyp                  0.130   core/EXEADDR_addsub0001<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<6>
                                                       core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.CIN     net (fanout=1)        0.000   core/Madd_EXEADDR_addsub0001_cy<7>
    SLICE_X38Y27.Y       Tciny                 0.883   core/EXEADDR_addsub0001<8>
                                                       core/Madd_EXEADDR_addsub0001_cy<8>
                                                       core/Madd_EXEADDR_addsub0001_xor<9>
    SLICE_X38Y35.G2      net (fanout=2)        0.939   core/EXEADDR_addsub0001<9>
    SLICE_X38Y35.Y       Tilo                  0.759   core/EXEADDR_mux0000<20>
                                                       core/EXEADDR_mux0000<9>1
    SLICE_X39Y27.BY      net (fanout=1)        0.620   core/EXEADDR_mux0000<9>
    SLICE_X39Y27.COUT    Tbycy                 0.972   core/EXEADDR_addsub0000<8>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.CIN     net (fanout=1)        0.000   core/Maddsub_EXEADDR_addsub0000_cy<9>
    SLICE_X39Y28.Y       Tciny                 0.869   core/EXEADDR_addsub0000<10>
                                                       core/Maddsub_EXEADDR_addsub0000_cy<10>
                                                       core/Maddsub_EXEADDR_addsub0000_xor<11>
    SLICE_X37Y26.G2      net (fanout=1)        0.662   core/EXEADDR_addsub0000<11>
    SLICE_X37Y26.COUT    Topcyg                1.001   core/inst_eaddr<10>
                                                       core/Mcount_inst_eaddr_lut<11>
                                                       core/Mcount_inst_eaddr_cy<11>
    SLICE_X37Y27.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<11>
    SLICE_X37Y27.COUT    Tbyp                  0.118   core/inst_eaddr<12>
                                                       core/Mcount_inst_eaddr_cy<12>
                                                       core/Mcount_inst_eaddr_cy<13>
    SLICE_X37Y28.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<13>
    SLICE_X37Y28.COUT    Tbyp                  0.118   core/inst_eaddr<14>
                                                       core/Mcount_inst_eaddr_cy<14>
                                                       core/Mcount_inst_eaddr_cy<15>
    SLICE_X37Y29.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<15>
    SLICE_X37Y29.COUT    Tbyp                  0.118   core/inst_eaddr<16>
                                                       core/Mcount_inst_eaddr_cy<16>
                                                       core/Mcount_inst_eaddr_cy<17>
    SLICE_X37Y30.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<17>
    SLICE_X37Y30.COUT    Tbyp                  0.118   core/inst_eaddr<18>
                                                       core/Mcount_inst_eaddr_cy<18>
                                                       core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<19>
    SLICE_X37Y31.COUT    Tbyp                  0.118   core/inst_eaddr<20>
                                                       core/Mcount_inst_eaddr_cy<20>
                                                       core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CIN     net (fanout=1)        0.000   core/Mcount_inst_eaddr_cy<21>
    SLICE_X37Y32.CLK     Tcinck                1.002   core/inst_eaddr<22>
                                                       core/Mcount_inst_eaddr_cy<22>
                                                       core/Mcount_inst_eaddr_xor<23>
                                                       core/inst_eaddr_23
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (8.058ns logic, 8.390ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point core/inst_rslt_19 (SLICE_X30Y67.F3), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrt_11 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      16.386ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrt_11 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.XQ      Tcko                  0.591   core/inst_rrt<11>
                                                       core/inst_rrt_11
    SLICE_X20Y45.G2      net (fanout=16)       5.010   core/inst_rrt<11>
    SLICE_X20Y45.Y       Tilo                  0.759   N673
                                                       core/Sh396_SW1
    SLICE_X12Y49.G2      net (fanout=2)        0.957   N562
    SLICE_X12Y49.Y       Tilo                  0.759   core/EXRSLT<23>202
                                                       core/Sh395
    SLICE_X2Y65.G1       net (fanout=4)        1.507   core/Sh395
    SLICE_X2Y65.Y        Tilo                  0.759   core/EXRSLT<31>138
                                                       core/EXRSLT<19>222
    SLICE_X12Y56.G2      net (fanout=1)        1.232   core/EXRSLT<19>222
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_F
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.F3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tfck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3731
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     16.386ns (6.064ns logic, 10.322ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_3 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      15.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.085 - 0.088)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_3 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.XQ      Tcko                  0.591   core/inst_rrs<3>
                                                       core/inst_rrs_3
    SLICE_X39Y42.G1      net (fanout=133)      4.934   core/inst_rrs<3>
    SLICE_X39Y42.Y       Tilo                  0.704   core/EXRSLT<0>99
                                                       core/Sh53911
    SLICE_X12Y56.F1      net (fanout=12)       4.162   core/N29
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_G
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.F3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tfck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3731
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     15.203ns (4.491ns logic, 10.712ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_2 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      14.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.085 - 0.088)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_2 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.YQ      Tcko                  0.587   core/inst_rrs<3>
                                                       core/inst_rrs_2
    SLICE_X39Y42.G2      net (fanout=118)      4.646   core/inst_rrs<2>
    SLICE_X39Y42.Y       Tilo                  0.704   core/EXRSLT<0>99
                                                       core/Sh53911
    SLICE_X12Y56.F1      net (fanout=12)       4.162   core/N29
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_G
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.F3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tfck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3731
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     14.911ns (4.487ns logic, 10.424ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point core/inst_rslt_19 (SLICE_X30Y67.G3), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrt_11 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      16.386ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrt_11 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y69.XQ      Tcko                  0.591   core/inst_rrt<11>
                                                       core/inst_rrt_11
    SLICE_X20Y45.G2      net (fanout=16)       5.010   core/inst_rrt<11>
    SLICE_X20Y45.Y       Tilo                  0.759   N673
                                                       core/Sh396_SW1
    SLICE_X12Y49.G2      net (fanout=2)        0.957   N562
    SLICE_X12Y49.Y       Tilo                  0.759   core/EXRSLT<23>202
                                                       core/Sh395
    SLICE_X2Y65.G1       net (fanout=4)        1.507   core/Sh395
    SLICE_X2Y65.Y        Tilo                  0.759   core/EXRSLT<31>138
                                                       core/EXRSLT<19>222
    SLICE_X12Y56.G2      net (fanout=1)        1.232   core/EXRSLT<19>222
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_F
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.G3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tgck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3732
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     16.386ns (6.064ns logic, 10.322ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_3 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      15.203ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.085 - 0.088)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_3 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.XQ      Tcko                  0.591   core/inst_rrs<3>
                                                       core/inst_rrs_3
    SLICE_X39Y42.G1      net (fanout=133)      4.934   core/inst_rrs<3>
    SLICE_X39Y42.Y       Tilo                  0.704   core/EXRSLT<0>99
                                                       core/Sh53911
    SLICE_X12Y56.F1      net (fanout=12)       4.162   core/N29
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_G
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.G3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tgck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3732
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     15.203ns (4.491ns logic, 10.712ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core/inst_rrs_2 (FF)
  Destination:          core/inst_rslt_19 (FF)
  Requirement:          28.571ns
  Data Path Delay:      14.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.085 - 0.088)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: core/inst_rrs_2 to core/inst_rslt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y72.YQ      Tcko                  0.587   core/inst_rrs<3>
                                                       core/inst_rrs_2
    SLICE_X39Y42.G2      net (fanout=118)      4.646   core/inst_rrs<2>
    SLICE_X39Y42.Y       Tilo                  0.704   core/EXRSLT<0>99
                                                       core/Sh53911
    SLICE_X12Y56.F1      net (fanout=12)       4.162   core/N29
    SLICE_X12Y56.X       Tif5x                 1.152   core/EXRSLT<19>259
                                                       core/EXRSLT<19>259_G
                                                       core/EXRSLT<19>259
    SLICE_X30Y57.F3      net (fanout=1)        0.963   core/EXRSLT<19>259
    SLICE_X30Y57.X       Tilo                  0.759   core/EXRSLT<19>283
                                                       core/EXRSLT<19>283
    SLICE_X30Y67.G3      net (fanout=2)        0.653   core/EXRSLT<19>283
    SLICE_X30Y67.CLK     Tgck                  1.285   core/inst_rslt<19>
                                                       core/EXRSLT<19>3732
                                                       core/EXRSLT<19>373_f5
                                                       core/inst_rslt_19
    -------------------------------------------------  ---------------------------
    Total                                     14.911ns (4.487ns logic, 10.424ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clkgen/clkgen/CLK_OBUF" derived from
 NET "clkgen/clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
 multiplied by 1.14 to 28.571 nS and duty cycle corrected to HIGH 14.285 nS 

--------------------------------------------------------------------------------

Paths for end point core/hi_19 (SLICE_X39Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core/inst_rslthi_19 (FF)
  Destination:          core/hi_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.035 - 0.038)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: core/inst_rslthi_19 to core/hi_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.XQ      Tcko                  0.474   core/inst_rslthi<19>
                                                       core/inst_rslthi_19
    SLICE_X39Y77.BX      net (fanout=1)        0.364   core/inst_rslthi<19>
    SLICE_X39Y77.CLK     Tckdi       (-Th)    -0.093   core/hi<19>
                                                       core/hi_19
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point core/inst_cpr_1 (SLICE_X45Y63.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core/cp0/REG_OUT_1 (FF)
  Destination:          core/inst_cpr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.019 - 0.013)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: core/cp0/REG_OUT_1 to core/inst_cpr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y63.XQ      Tcko                  0.473   core/cp0/REG_OUT<1>
                                                       core/cp0/REG_OUT_1
    SLICE_X45Y63.BX      net (fanout=1)        0.377   core/cp0/REG_OUT<1>
    SLICE_X45Y63.CLK     Tckdi       (-Th)    -0.093   core/inst_cpr<1>
                                                       core/inst_cpr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.566ns logic, 0.377ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point core/inst_cpr_3 (SLICE_X47Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core/cp0/REG_OUT_3 (FF)
  Destination:          core/inst_cpr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.015 - 0.009)
  Source Clock:         FCLK rising at 0.000ns
  Destination Clock:    FCLK rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: core/cp0/REG_OUT_3 to core/inst_cpr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y61.XQ      Tcko                  0.473   core/cp0/REG_OUT<3>
                                                       core/cp0/REG_OUT_3
    SLICE_X47Y60.BX      net (fanout=1)        0.377   core/cp0/REG_OUT<3>
    SLICE_X47Y60.CLK     Tckdi       (-Th)    -0.093   core/inst_cpr<3>
                                                       core/inst_cpr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.566ns logic, 0.377ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen/clkgen/CLK_OBUF" derived from
 NET "clkgen/clkgen/CLK_IBUF" PERIOD = 25 ns HIGH 50%;
 multiplied by 1.14 to 28.571 nS and duty cycle corrected to HIGH 14.285 nS 

--------------------------------------------------------------------------------
Slack: 25.395ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.571ns
  Low pulse: 14.285ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000/CLKA
  Logical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------
Slack: 25.395ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.571ns
  High pulse: 14.285ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000/CLKA
  Logical resource: lcdcon/mlcdmem/Mrom_DATA_mux0000.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------
Slack: 25.395ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.571ns
  Low pulse: 14.285ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: lcdcon/vram/Mram_mem1/CLKA
  Logical resource: lcdcon/vram/Mram_mem1.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: FCLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clkgen/clkgen/CLK_IBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clkgen/clkgen/CLK_IBUF         |     25.000ns|     10.000ns|     14.393ns|            0|            0|            0|       206614|
| clkgen/clkgen/CLK_OBUF        |     28.571ns|     16.449ns|          N/A|            0|            0|       206614|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   16.449|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 206614 paths, 0 nets, and 16598 connections

Design statistics:
   Minimum period:  16.449ns{1}   (Maximum frequency:  60.794MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed FRI 25 OCT 10:42:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



