(kicad_pcb (version 4) (host pcbnew 4.0.5-e0-6337~49~ubuntu16.04.1)

  (general
    (links 2)
    (no_connects 2)
    (area -0.58928 17.758639 142.255479 115.77828)
    (thickness 1.6)
    (drawings 1)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 3)
  )

  (page USLetter)
  (title_block
    (title "2x2 Tilt Switch TH")
    (date "17 Mar 2017")
    (rev v1.1)
    (company "All rights reserved.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 6 6)
    (pad_drill 4.98)
    (pad_to_mask_clearance 0.0762)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers))
  )

  (net 0 "")
  (net 1 /1)
  (net 2 /2)

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
    (add_net /1)
    (add_net /2)
  )

  (module Crazy_Circuits:TILT-SENSOR-TH-2x2 (layer F.Cu) (tedit 5924C847) (tstamp 58CDBCD2)
    (at 4.47648 30.01264)
    (descr "LED 5mm round vertical")
    (tags "LED 5mm round vertical")
    (path /58CABBD1)
    (fp_text reference SW1 (at 3.937 -4) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value SW_TILT (at 4 2.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 3.966073 -3.4925) (end 5.966073 -1.4925) (layer F.Fab) (width 0.04064))
    (fp_text user TILT (at 4.064 0.762 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 0.195441 -0.199792) (end 0 3.8) (angle 84.2) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 11.8 -8) (end 11.8 0) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 0 -11.8) (end 8 -11.8) (layer Edge.Cuts) (width 0.05))
    (fp_line (start 0 3.8) (end 8 3.8) (layer Edge.Cuts) (width 0.05))
    (fp_line (start -3.8 -8) (end -3.8 0) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 0.195441 -0.199792) (end 0 3.8) (angle 84.2) (layer F.Fab) (width 0.05))
    (fp_line (start 11.8 -8) (end 11.8 0) (layer F.Fab) (width 0.05))
    (fp_line (start 0 -11.8) (end 8 -11.8) (layer F.Fab) (width 0.05))
    (fp_line (start 0 3.8) (end 8 3.8) (layer F.Fab) (width 0.05))
    (fp_line (start -3.8 -8) (end -3.8 0) (layer F.Fab) (width 0.05))
    (fp_line (start 8.3185 -8.509) (end -0.381 -8.509) (layer B.Cu) (width 6.6))
    (fp_line (start 0 -8) (end 8 -8) (layer F.SilkS) (width 8))
    (fp_line (start 2.5 -6.23) (end 5.5 -6.23) (layer F.SilkS) (width 0.15))
    (fp_line (start 4.0005 1.4605) (end 4.0005 -3.556) (layer B.Cu) (width 2))
    (fp_arc (start 7.800208 -0.195441) (end 11.8 0) (angle 84.2) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 0.199792 -7.804559) (end -3.8 -8) (angle 84.2) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 7.804559 -7.800208) (end 8 -11.8) (angle 84.2) (layer Edge.Cuts) (width 0.05))
    (fp_arc (start 7.800208 -0.195441) (end 11.8 0) (angle 84.2) (layer F.Fab) (width 0.05))
    (fp_arc (start 0.199792 -7.804559) (end -3.8 -8) (angle 84.2) (layer F.Fab) (width 0.05))
    (fp_arc (start 7.804559 -7.800208) (end 8 -11.8) (angle 84.2) (layer F.Fab) (width 0.05))
    (fp_line (start 4.0005 1.4605) (end 4.0005 -3.556) (layer B.Mask) (width 2))
    (fp_line (start 8.3185 -8.509) (end -0.381 -8.509) (layer B.Mask) (width 6.6))
    (fp_line (start 8.382 0.381) (end -0.3175 0.381) (layer B.Cu) (width 6.8))
    (fp_line (start 8.382 0.381) (end -0.3175 0.381) (layer B.Mask) (width 6.8))
    (pad - thru_hole circle (at 4 -6.2865) (size 1.778 1.778) (drill 1.0668) (layers *.Cu *.Mask))
    (pad + thru_hole circle (at 4.0005 -3.556 270) (size 1.778 1.778) (drill 1.0668) (layers *.Cu *.Mask))
    (pad 1 thru_hole circle (at 0 0) (size 6 6) (drill 4.98) (layers *.Cu *.Mask)
      (net 1 /1))
    (pad 2 thru_hole circle (at 0 -8) (size 6 6) (drill 4.98) (layers *.Cu *.Mask)
      (net 2 /2))
    (pad 2 thru_hole circle (at 8 -8) (size 6 6) (drill 4.98) (layers *.Cu *.Mask)
      (net 2 /2))
    (pad 1 thru_hole circle (at 8 0) (size 6 6) (drill 4.98) (layers *.Cu *.Mask)
      (net 1 /1))
  )

  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (RED) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE \n   WHITE SILKSCREEN. DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at -0.58928 81.10728) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

)
