diff --git a/src/main/scala/rocket/DCache.scala b/src/main/scala/rocket/DCache.scala
index c1ce1246..e6c5a165 100644
--- a/src/main/scala/rocket/DCache.scala
+++ b/src/main/scala/rocket/DCache.scala
@@ -77,7 +77,7 @@ class DCacheDataArray_modified2(implicit p: Parameters) extends L1HellaCacheModu
   val vwdataval= Mux(io.req.bits.vector_cache_access_type, io.req.bits.vwdata , scatter_gather_vwdata)
   val vmaskval = Mux(io.req.bits.vector_cache_access_type, s1_vmaskval, scatter_gather_vmaskval)
   //printf("[checkcachecounter]###insidecache cnt_cache_vsd %d  mask_vector_offset %d scatter_gather_mask %x maskval %x cacheaccesstype %b  data %x extracted_data %x scatter %x final %x\n",io.req.bits.cnt_cache_vsd, mask_vector_offset, scatter_gather_vmaskval, vmaskval, io.req.bits.vector_cache_access_type, io.req.bits.vwdata,extracted_bits, scatter_gather_vwdata, vwdataval)
-  printf("[checkcachecounter] +++++++++++insidedcache #element %x  s1_vmaskval %x scatter_gather_vmaskval %x  vector_cache_access_type %x final vmaskval %x \n ", io.req.bits.element_number, s1_vmaskval, scatter_gather_vmaskval, io.req.bits.vector_cache_access_type, vmaskval)
+  //printf("[checkcachecounter] +++++++++++insidedcache #element %x  s1_vmaskval %x scatter_gather_vmaskval %x  vector_cache_access_type %x final vmaskval %x \n ", io.req.bits.element_number, s1_vmaskval, scatter_gather_vmaskval, io.req.bits.vector_cache_access_type, vmaskval)
   val veccMask = vmaskval.toBools
   val vwMask = if (nWays == 1) veccMask else (0 until nWays).flatMap(i => veccMask.map(_ && io.req.bits.way_en(i)))
   val vwWords = vwdataval.grouped(256)
diff --git a/src/main/scala/rocket/RocketCore.scala b/src/main/scala/rocket/RocketCore.scala
index 2440e6c2..9b7d4f44 100644
--- a/src/main/scala/rocket/RocketCore.scala
+++ b/src/main/scala/rocket/RocketCore.scala
@@ -295,7 +295,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //  when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U){
 
   //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
-  when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+//  when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
   printf ("[checkcachecounter] regs### %d %d %d rd %d  id_raddr(0,1) %d %d id_vraddr(0,1) %d %d id_rs %x %x id_vrs %x %x %x   \n", id_raddr1, id_raddr2, id_raddr3, id_waddr, id_raddr(0), id_raddr(1), id_vraddr(0), id_vraddr(1), id_rs(0), id_rs(1), id_vrs(0), id_vrs(1), id_vrs(2))
 
@@ -482,7 +484,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
   printf("[checkcachecounter] id_raddr %d %d %d ex reg1 %x reg2 %x reg3 %x valid %b\n", id_raddr1, id_raddr2, id_raddr3, ex_vrs(0), ex_vrs(1), ex_vrs(2), vector_unit.io.req.valid)
 
@@ -649,7 +653,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
     //when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
- when( id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when( id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
 
 
   printf("[checkcachecounter] csr.io.vl %d element# %d Riiiiiiiiight just strides ****** prev_ctr-stalld %b larray [vld %x vsd %x] <== ex_vrs %x %x ex_rs %d %d constantstrided [vld %d vsd %d]   unit_stride %b [ex_raddr2(%d) ===0]  reg_stride_vld %x reg_vsd_stride %x \n", csr.io.vl,number_of_elements, prev_ctrl_stalld,stride_vld_array, stride_vsd_array,ex_vrs(0), ex_vrs(1),ex_rs(0), ex_rs(1),stride_vld, stride_vsd, ex_raddr2 === UInt(0),ex_raddr2, reg_stride_vld_array, reg_stride_vsd_array)
@@ -734,7 +740,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
   }.otherwise {
     cache_s1_valid_value := Bool (false)
     vrf_mem_value := Mux(wb_ctrl.vec_scalar,Cat(io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0),io.dmem.resp.bits.DcacheCpu_data(15,0)), Mux(stride_vld === UInt(1),io.dmem.resp.bits.DcacheCpu_data, temp_vrf_mem_value))
-    when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+//    when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
       printf("[checkcachecounter]:))))))))))))))  vrf_mem_value  %x  io.dmem.resp %x  vec_scalar %b   stride1 %b temp_vrf_mem_value %x\n", vrf_mem_value, io.dmem.resp.bits.DcacheCpu_data, wb_ctrl.vec_scalar, stride_vld === UInt(1), temp_vrf_mem_value)
     }
@@ -750,7 +758,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h000a470b".U || ex_reg_inst === "h000a470b".U || mem_reg_inst === "h000a470b".U || wb_reg_inst === "h000a470b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
   printf("[checkcachecounter] wb_ctrl.mem %b wb_ctrl.vec %b io.dmem.resp.valid %b io.dmem.resp.bits.addr %x return_addr %x extracted_bits %x cnt_cache %d offset %d (%d) vrf_offset %d tempvrf %x vrf %x\n",wb_ctrl.mem,wb_ctrl.vec,io.dmem.resp.valid,io.dmem.resp.bits.addr, io.dmem.resp.bits.return_addr, extracted_bits, cnt_cache, offset_bit_extraction, io.dmem.resp.bits.return_addr(4,0) * UInt(8),offset_vrf_reg, temp_vrf_mem_value, vrf_mem_value)
 
@@ -1001,7 +1011,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst  === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst  === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
 
 
   printf("[checkcachecounter]writeintovectoregfile stride %d vrf_wdata %x [g %x u %x] vwb_wen %b [g %b u %b] wb_waddr %d reg_dmem_resp_valid %b [iodmemrespv %b data %x] [dmemrespvalid %b iodmem %b] cnt_cache %d reg_cnt_cache %d vrf_mem_value %x v_wb_reg_wdata %x \n", stride_vld, vrf_wdata, vrf_wdata_gather, vrf_wdata_unit_stride, vwb_wen, vwb_wen_gather, vwb_wen_unit_stride, wb_waddr, reg_dmem_resp_valid,  io.dmem.resp.valid,io.dmem.resp.bits.DcacheCpu_data(255, 0),dmem_resp_valid, io.dmem.resp.valid,  cnt_cache, reg_cnt_cache, vrf_mem_value, v_wb_reg_wdata)
@@ -1110,7 +1122,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 
     when (stride_vld === UInt(1) || ex_ctrl.vec_scalar){
 
-      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && ex_ctrl.wxd){
+      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && ex_ctrl.wxd && !take_pc){
         locks_vld := Bool(true)
       }.elsewhen(/*wb_reg_valid && */  wb_ctrl.vec && wb_ctrl.mem && wb_ctrl.wxd && io.dmem.resp.valid){//this condition wroks for stride 1
         locks_vld := Bool(false)
@@ -1118,7 +1130,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 
     }.otherwise{
 
-      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && ex_ctrl.wxd && cnt_cache === UInt(0)){
+      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && ex_ctrl.wxd && cnt_cache === UInt(0) && !take_pc){
         locks_vld := Bool(true)
       }.elsewhen((cnt_cache === number_of_elements - UInt(1)) && io.dmem.resp.valid && (io.dmem.resp.bits.return_addr === io.dmem.req.bits.addr)){
         locks_vld := Bool(false)
@@ -1140,7 +1152,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 
     when (stride_vsd === UInt(1)){
 
-      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && !ex_ctrl.wxd){
+      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && !ex_ctrl.wxd && !take_pc){
         locks_vsd := Bool(true)
       }.elsewhen(/*wb_reg_valid && */  wb_ctrl.vec && wb_ctrl.mem && !wb_ctrl.wxd && io.dmem.resp.valid){//this condition wroks for stride 1
         locks_vsd := Bool(false)
@@ -1148,7 +1160,7 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 
     }.otherwise{
 
-      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && !ex_ctrl.wxd && cnt_cache_vsd === UInt(0)){
+      when (ex_reg_valid && ex_ctrl.vec && ex_ctrl.mem && !ex_ctrl.wxd && cnt_cache_vsd === UInt(0) && !take_pc){
         locks_vsd := Bool(true)
       }.elsewhen((cnt_cache_vsd === number_of_elements - UInt(1)) && io.dmem.resp.valid && (io.dmem.resp.bits.return_addr === io.dmem.req.bits.addr)){
         locks_vsd := Bool(false)
@@ -1174,8 +1186,8 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
     stall_vec_exe ||
     id_do_fence ||
     csr.io.csr_stall ||
-    ctrl_stalld_cond_vld || locks_vld ||
-  /*(stride =/= UInt(1)) &&*/ ctrl_stalld_cond_vsd || locks_vsd
+    ((ctrl_stalld_cond_vld || locks_vld) && !take_pc) || //(mem_direction_misprediction && take_pc_mem)) ||
+  /*(stride =/= UInt(1)) &&*/ ((ctrl_stalld_cond_vsd || locks_vsd) && !take_pc)//!(mem_direction_misprediction && take_pc_mem))
 
 
 //   when (id_inst(0) === "h02bb560b".U || id_inst(0)  === "h00985073".U ||  id_inst(0)   === "h000c558b".U || id_inst(0)   === "h02ba570b".U || id_inst(0)   === "h02b9d78b".U || id_inst(0)   === "h80f75257".U || id_inst(0) === "h26bb500b".U ||  ex_reg_inst  === "h00985073".U ||  ex_reg_inst  === "h000c558b".U || ex_reg_inst  === "h02ba570b".U || ex_reg_inst  === "h02b9d78b".U || ex_reg_inst === "h02bb560b".U || ex_reg_inst  === "h80f75257".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h00985073".U ||  mem_reg_inst === "h000c558b".U || mem_reg_inst === "h02ba570b".U || mem_reg_inst === "h02bb560b".U ||  mem_reg_inst === "h02b9d78b".U || mem_reg_inst === "h80f75257".U || mem_reg_inst === "h26bb500b".U ||  wb_reg_inst  === "h00985073".U ||  wb_reg_inst  === "h000c558b".U || wb_reg_inst  === "h02ba570b".U  || wb_reg_inst  === "h02b9d78b".U || wb_reg_inst  === "h80f75257".U || wb_reg_inst === "h26bb500b".U || wb_reg_inst === "h02bb560b".U ){
@@ -1185,7 +1197,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
-   when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+//   when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
 
 
   printf("[checkcachecounter]^^^^^^^^^^^ctrl_stalld %b  id_exhaz %b  id_memhaz %b id_wbhaz %b id_sboard %b  \n", ctrl_stalld, id_ex_hazard, id_mem_hazard, id_wb_hazard, id_sboard_hazard)
@@ -1272,7 +1286,9 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
     printf("[checkcachecounter]constatnstride vld cnt_cache %d offset %d elementwidth %d \n", cnt_cache,offset, elements_width)
   }
@@ -1287,7 +1303,10 @@ class Rocket(implicit p: Parameters) extends CoreModule()(p)
 //   when (id_inst(0) === "h00881073".U || id_inst(0) === "h00929073".U || id_inst(0) === "h00999073".U || id_inst(0) === "h0007c58b".U || id_inst(0) === "h0008560b".U || id_inst(0) === "h22c5926b".U || id_inst(0) === "h240e500b".U || id_inst(0) === "h2407d00b".U || id_inst(0) === "h0040425b".U || ex_reg_inst === "h00881073".U || ex_reg_inst === "h00929073".U || ex_reg_inst === "h00999073".U || ex_reg_inst  === "h0007c58b".U || ex_reg_inst === "h0008560b".U || ex_reg_inst === "h22c5926b".U || ex_reg_inst === "h240e500b".U || ex_reg_inst === "h2407d00b".U || ex_reg_inst === "h0040425b".U || mem_reg_inst === "h00881073".U || mem_reg_inst === "h00929073".U || mem_reg_inst === "h00999073".U || mem_reg_inst === "h0007c58b".U || mem_reg_inst === "h0008560b".U || mem_reg_inst === "h22c5926b".U || mem_reg_inst === "h240e500b".U || mem_reg_inst === "h2407d00b".U || mem_reg_inst === "h0040425b".U || wb_reg_inst === "h00881073".U || wb_reg_inst === "h00929073".U || wb_reg_inst === "h00999073".U || wb_reg_inst === "h0007c58b".U || wb_reg_inst === "h0008560b".U || wb_reg_inst === "h22c5926b".U || wb_reg_inst === "h240e500b".U ||  wb_reg_inst  === "h2407d00b".U || wb_reg_inst === "h0040425b".U){
 // when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
-when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
+//when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
+
     printf("[checkcachecounter]scatter vld stride_cnt %d offset %d cnt_cache %d \n", stride_cnt, offset, cnt_cache)
     }
   }
@@ -1306,7 +1325,9 @@ when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_i
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
-   when( id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+//   when( id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
     printf("[checkcachecounter]constatnstride vsd cnt_cache %d offset %d elementwidth %d \n", cnt_cache_vsd,offset_vsd, elements_width)
      }
@@ -1321,7 +1342,9 @@ when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_i
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
     printf("[checkcachecounter]gather vsd stride_cnt %d offset %d cnt_cache %d\n", stride_cnt, offset_vsd, cnt_cache_vsd)
 
@@ -1336,7 +1359,9 @@ when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_i
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U ){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
 
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U ||id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U ||id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
   printf("[checkcachecounter]%%%%%% offset_vld %d offset_vsd %d cacheaccesstype %b cnt_cache_vsd %d caches1validvalue %b stride [vsd %d vld %d] ctrlstalldcond %b locks %b ctrl_stalld %b s1_data %x [v %x s %x] ex_vrs(1) %x \n",offset, offset_vsd, io.dmem.req.bits.vector_cache_access_type ,cnt_cache_vsd, cache_s1_valid_value_vsd, stride_vsd,stride_vld, ctrl_stalld_cond_vsd, locks_vsd, ctrl_stalld,io.dmem.DcacheCpu_s1_data.data, v_mem_reg_rs2, mem_reg_rs2, ex_vrs(1))
 
@@ -1414,7 +1439,9 @@ when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_i
 // when (id_inst(0) === "h00881073".U || id_inst(0) === "h00929073".U || id_inst(0) === "h00999073".U || id_inst(0) === "h0007c58b".U || id_inst(0) === "h0008560b".U || id_inst(0) === "h22c5926b".U || id_inst(0) === "h240e500b".U || id_inst(0) === "h2407d00b".U || id_inst(0) === "h0040425b".U || ex_reg_inst === "h00881073".U || ex_reg_inst === "h00929073".U || ex_reg_inst === "h00999073".U || ex_reg_inst  === "h0007c58b".U || ex_reg_inst === "h0008560b".U || ex_reg_inst === "h22c5926b".U || ex_reg_inst === "h240e500b".U || ex_reg_inst === "h2407d00b".U || ex_reg_inst === "h0040425b".U || mem_reg_inst === "h00881073".U || mem_reg_inst === "h00929073".U || mem_reg_inst === "h00999073".U || mem_reg_inst === "h0007c58b".U || mem_reg_inst === "h0008560b".U || mem_reg_inst === "h22c5926b".U || mem_reg_inst === "h240e500b".U || mem_reg_inst === "h2407d00b".U || mem_reg_inst === "h0040425b".U || wb_reg_inst === "h00881073".U || wb_reg_inst === "h00929073".U || wb_reg_inst === "h00999073".U || wb_reg_inst === "h0007c58b".U || wb_reg_inst === "h0008560b".U || wb_reg_inst === "h22c5926b".U || wb_reg_inst === "h240e500b".U ||  wb_reg_inst  === "h2407d00b".U || wb_reg_inst === "h0040425b".U){
 // when(id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U){
 //when(id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || id_inst(0) === "h0008560b".U || ex_reg_inst === "h0008560b".U || mem_reg_inst === "h0008560b".U || wb_reg_inst === "h0008560b".U || id_inst(0) === "h2407d00b".U || ex_reg_inst === "h2407d00b".U || mem_reg_inst === "h2407d00b".U || wb_reg_inst === "h2407d00b".U || id_inst(0) === "h0007c58b".U || ex_reg_inst === "h0007c58b".U || mem_reg_inst === "h0007c58b".U || wb_reg_inst === "h0007c58b".U || ibuf.io.pc === "h6b6da".U ){
- when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+// when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00959073".U || ex_reg_inst === "h00959073".U || mem_reg_inst === "h00959073".U || wb_reg_inst === "h00959073".U || id_inst(0) === "h000c558b".U || ex_reg_inst === "h000c558b".U || mem_reg_inst === "h000c558b".U || wb_reg_inst === "h000c558b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h72f7126b".U || ex_reg_inst === "h72f7126b".U || mem_reg_inst === "h72f7126b".U || wb_reg_inst === "h72f7126b".U || id_inst(0) === "h26bb500b".U || ex_reg_inst === "h26bb500b".U || mem_reg_inst === "h26bb500b".U || wb_reg_inst === "h26bb500b".U || id_inst(0) === "h0009c70b".U || ex_reg_inst === "h0009c70b".U || mem_reg_inst === "h0009c70b".U || wb_reg_inst === "h0009c70b".U || id_inst(0) === "h0009c78b".U || ex_reg_inst === "h0009c78b".U || mem_reg_inst === "h0009c78b".U || wb_reg_inst === "h0009c78b".U || id_inst(0) === "h80f75257".U || ex_reg_inst === "h80f75257".U || mem_reg_inst === "h80f75257".U || wb_reg_inst === "h80f75257".U || id_inst(0) === "h240bd00b".U || ex_reg_inst === "h240bd00b".U || mem_reg_inst === "h240bd00b".U || wb_reg_inst === "h240bd00b".U ){
+   when(id_inst(0) === "h00879073".U || ex_reg_inst ===  "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h000fc58b".U || ex_reg_inst === "h000fc58b".U || mem_reg_inst === "h000fc58b".U || wb_reg_inst === "h000fc58b".U || id_inst(0) === "h0007560b".U || ex_reg_inst === "h0007560b".U || mem_reg_inst === "h0007560b".U || wb_reg_inst === "h0007560b".U || id_inst(0) === "h0006d68b".U || ex_reg_inst === "h0006d68b".U || mem_reg_inst === "h0006d68b".U || wb_reg_inst === "h0006d68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005560b".U || ex_reg_inst === "h0005560b".U || mem_reg_inst === "h0005560b".U || wb_reg_inst === "h0005560b".U || id_inst(0) === "h000ed68b".U || ex_reg_inst === "h000ed68b".U || mem_reg_inst === "h000ed68b".U || wb_reg_inst === "h000ed68b".U || id_inst(0) === "h02d9570b".U || ex_reg_inst === "h02d9570b".U || mem_reg_inst === "h02d9570b".U || wb_reg_inst === "h02d9570b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h76d9500b".U || ex_reg_inst === "h76d9500b".U || mem_reg_inst === "h76d9500b".U || wb_reg_inst === "h76d9500b".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h00879073".U || ex_reg_inst === "h00879073".U || mem_reg_inst === "h00879073".U || wb_reg_inst === "h00879073".U || id_inst(0) === "h00979073".U || ex_reg_inst === "h00979073".U || mem_reg_inst === "h00979073".U || wb_reg_inst === "h00979073".U || id_inst(0) === "h0005c58b".U || ex_reg_inst === "h0005c58b".U || mem_reg_inst === "h0005c58b".U || wb_reg_inst === "h0005c58b".U || id_inst(0) === "h0006d70b".U || ex_reg_inst === "h0006d70b".U || mem_reg_inst === "h0006d70b".U || wb_reg_inst === "h0006d70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h7406d00b".U || ex_reg_inst === "h7406d00b".U || mem_reg_inst === "h7406d00b".U || wb_reg_inst === "h7406d00b".U || id_inst(0) === "h0007d60b".U || ex_reg_inst === "h0007d60b".U || mem_reg_inst === "h0007d60b".U || wb_reg_inst === "h0007d60b".U || id_inst(0) === "h000ed70b".U || ex_reg_inst === "h000ed70b".U || mem_reg_inst === "h000ed70b".U || wb_reg_inst === "h000ed70b".U || id_inst(0) === "h72c5976b".U || ex_reg_inst === "h72c5976b".U || mem_reg_inst === "h72c5976b".U || wb_reg_inst === "h72c5976b".U || id_inst(0) === "h740ed00b".U || ex_reg_inst === "h740ed00b".U || mem_reg_inst === "h740ed00b".U || wb_reg_inst === "h740ed00b".U ){
+
 
   printf("[checkcachecounter] ctrl_stalld %b [%b %b %b %b %b %b %b %b %b %b %b] vld[ctrl_stalled_cond %b locks %b] vsd[ctrl_stalled_cond %b locks %b] ex_ctrl.vec %b ex_ctrl.mem %b ex_reg_valid %b cnt_cache != 7 %b cnt_cache %d s1_data %x\n",ctrl_stalld,id_ex_hazard || id_mem_hazard || id_wb_hazard || id_sboard_hazard, csr.io.singleStep && (ex_reg_valid || mem_reg_valid || wb_reg_valid),id_ctrl.fp && id_stall_fpu,   id_ctrl.mem && dcache_blocked,id_ctrl.rocc && rocc_blocked, id_ctrl.div && (!(div.io.req.ready || (div.io.resp.valid && !wb_wxd)) || div.io.req.valid), stall_vec_exe, id_do_fence, csr.io.csr_stall, ctrl_stalld_cond_vld || locks_vld, ctrl_stalld_cond_vsd || locks_vsd, ctrl_stalld_cond_vld, locks_vld, ctrl_stalld_cond_vsd, locks_vsd, ex_ctrl.vec, ex_ctrl.mem,ex_reg_valid, cnt_cache != 7, cnt_cache, io.dmem.DcacheCpu_s1_data.data)
    
@@ -1422,7 +1449,7 @@ when(id_inst(0) === "h0005c58b".U || ex_reg_inst ===  "h0005c58b".U || mem_reg_i
   
  }
   
-  printf("[checkcachecounter]id_inst %x (alu_fn %x scatter %b v %b vec %b mem %b)ex %x (alu_fn %x scatter %b v %b vec %b mem %b)mem %x (alu_fn %x scatter %b v %b vec %b mem %b)wb %x vwb_wen %b vrf_mem_value %x \n", id_inst(0),ex_ctrl.alu_fn, ex_ctrl.scatter_gather, ex_reg_valid, ex_ctrl.vec, ex_ctrl.mem,  ex_reg_inst,mem_ctrl.alu_fn,mem_ctrl.scatter_gather, mem_reg_valid, mem_ctrl.vec,mem_ctrl.mem, mem_reg_inst,wb_ctrl.alu_fn,wb_ctrl.scatter_gather, wb_reg_valid, wb_ctrl.vec, wb_ctrl.mem, wb_reg_inst,vwb_wen,vrf_mem_value)
+  printf("[checkcachecounter] ctrl_staldl %b [line0 %b line1 %b] take_pc %b id_inst %x ex %x mem %x wb %x vwb_wen %b vrf_mem_value %x \n",ctrl_stalld, ((ctrl_stalld_cond_vld || locks_vld) && !take_pc),  ((ctrl_stalld_cond_vsd || locks_vsd) && !take_pc), take_pc,  id_inst(0),ex_reg_inst, mem_reg_inst, wb_reg_inst,vwb_wen,vrf_mem_value)
 
   io.dmem.s1_data.data := Mux(mem_ctrl.vec,v_mem_reg_rs2(63,0),(if (fLen == 0) mem_reg_rs2 else Mux(mem_ctrl.fp, Fill((xLen max fLen) / fLen, io.fpu.store_data), mem_reg_rs2)))
 
