Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,3388
design__instance__area,29475.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,16
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,23
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005546382162719965
power__switching__total,0.00020818054326809943
power__leakage__total,3.040997853531735E-8
power__total,0.0007628491148352623
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.29537775839081604
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2849451033556603
timing__hold__ws__corner:nom_tt_025C_1v80,0.3173305041889271
timing__setup__ws__corner:nom_tt_025C_1v80,22.800560307371914
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317331
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,32.598812
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,96
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,23
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.31795220134472435
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30419043145377384
timing__hold__ws__corner:nom_ss_100C_1v60,0.8722312008427925
timing__setup__ws__corner:nom_ss_100C_1v60,21.009562684248454
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.872231
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,24.143578
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,11
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,23
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2846996330379733
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.27599281974340745
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11299739241910832
timing__setup__ws__corner:nom_ff_n40C_1v95,23.1214094414923
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112997
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,35.393131
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,160
design__max_fanout_violation__count,23
design__max_cap_violation__count,3
clock__skew__worst_hold,-0.27923317226587313
clock__skew__worst_setup,0.2723632785286525
timing__hold__ws,0.11087825416092173
timing__setup__ws,20.854930817005375
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110878
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,23.888470
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3388
design__instance__area__stdcell,29475.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.860472
design__instance__utilization__stdcell,0.860472
design__instance__count__class:buffer,9
design__instance__count__class:inverter,56
design__instance__count__class:sequential_cell,359
design__instance__count__class:multi_input_combinational_cell,2003
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1263
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,71171.4
design__violations,0
design__instance__count__class:timing_repair_buffer,444
design__instance__count__class:clock_buffer,33
design__instance__count__class:clock_inverter,21
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,277
antenna__violating__nets,2
antenna__violating__pins,3
route__antenna_violation__count,2
antenna_diodes_count,7
design__instance__count__class:antenna_cell,7
route__net,2919
route__net__special,2
route__drc_errors__iter:1,1895
route__wirelength__iter:1,82843
route__drc_errors__iter:2,1432
route__wirelength__iter:2,82127
route__drc_errors__iter:3,1302
route__wirelength__iter:3,81999
route__drc_errors__iter:4,265
route__wirelength__iter:4,81695
route__drc_errors__iter:5,29
route__wirelength__iter:5,81695
route__drc_errors__iter:6,0
route__wirelength__iter:6,81682
route__drc_errors,0
route__wirelength,81682
route__vias,22740
route__vias__singlecut,22740
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,473.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,16
design__max_fanout_violation__count__corner:min_tt_025C_1v80,23
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2880022690738819
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2795547483740506
timing__hold__ws__corner:min_tt_025C_1v80,0.31416325985470067
timing__setup__ws__corner:min_tt_025C_1v80,22.811925438751825
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314163
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,32.744789
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,78
design__max_fanout_violation__count__corner:min_ss_100C_1v60,23
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.30768541363413865
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.29623179747666284
timing__hold__ws__corner:min_ss_100C_1v60,0.8664526008584911
timing__setup__ws__corner:min_ss_100C_1v60,21.101460731577042
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.866453
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,24.411215
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,23
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.27923317226587313
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2723632785286525
timing__hold__ws__corner:min_ff_n40C_1v95,0.11087825416092173
timing__setup__ws__corner:min_ff_n40C_1v95,23.129403047495675
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110878
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,35.488899
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,16
design__max_fanout_violation__count__corner:max_tt_025C_1v80,23
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3063044071747499
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29301215061419206
timing__hold__ws__corner:max_tt_025C_1v80,0.32097603261568886
timing__setup__ws__corner:max_tt_025C_1v80,22.788150678140894
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320976
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,32.406517
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,35
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,160
design__max_fanout_violation__count__corner:max_ss_100C_1v60,23
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.33288081566755656
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31518508139988916
timing__hold__ws__corner:max_ss_100C_1v60,0.879128239533733
timing__setup__ws__corner:max_ss_100C_1v60,20.854930817005375
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.879128
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,23.888470
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,35
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,11
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,23
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.29279954289896337
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2828247993632649
timing__hold__ws__corner:max_ff_n40C_1v95,0.11581097519883818
timing__setup__ws__corner:max_ff_n40C_1v95,23.111914813917178
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115811
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,35.240238
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,35
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,35
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000503095
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000415706
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000597817
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000415706
design_powergrid__voltage__worst,0.0000415706
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000503095
design_powergrid__drop__worst__net:VPWR,0.0000503095
design_powergrid__voltage__worst__net:VGND,0.0000415706
design_powergrid__drop__worst__net:VGND,0.0000415706
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000060900000000000001373445628061187306911961059086024761199951171875
ir__drop__worst,0.00005030000000000000291190682677466838867985643446445465087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
