module top_module (
    input wire a,
    input wire b,
    input wire c,
    input wire d,
    output wire out_sop,
    output wire out_pos
); 
    assign out_sop = (c&d) | (~a&~b&c);
    assign out_pos = (c) & (~a | d) & (~b | ~c| d);

endmodule
