gpasm-1.9.2 (Mar 15 2017)    _divuint.asm       2017-3-15  14:00:19          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Wed Mar 15 14:00:19 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuint.c"
                      00009         list    p=8K7323
                      00010         radix dec
                      00011         include "8K7323.inc"
                      00001                 LIST
                      00002 ;8K7323.inc    Standard Header File, Version 1.00 by Sinomcu
Message[301]: Processor-header file mismatch.  Verify selected processor.
                      00341                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuint
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuint_0  udata
0000                  00038 r0x1001 res     1
0000                  00039 r0x1000 res     1
0001                  00040 r0x1003 res     1
0001                  00041 r0x1002 res     1
0002                  00042 r0x1004 res     1
0002                  00043 r0x1005 res     1
0003                  00044 r0x1006 res     1
0003                  00045 r0x1007 res     1
0004                  00046 r0x1009 res     1
                      00047 ;--------------------------------------------------------
                      00048 ; initialized data
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; overlayable items in internal ram 
                      00052 ;--------------------------------------------------------
                      00053 ;       udata_ovr
                      00054 ;--------------------------------------------------------
                      00055 ; code
                      00056 ;--------------------------------------------------------
                      00057 code__divuint   code
                      00058 ;***
                      00059 ;  pBlock Stats: dbName = C
                      00060 ;***
                      00061 ;entry:  __divuint      ;Function start
                      00062 ; 2 exit points
                      00063 ;has an exit
                      00064 ;15 compiler assigned registers:
                      00065 ;   r0x1000
                      00066 ;   STK00
                      00067 ;   r0x1001
                      00068 ;   STK01
                      00069 ;   r0x1002
                      00070 ;   STK02
                      00071 ;   r0x1003
                      00072 ;   r0x1004
                      00073 ;   r0x1005
                      00074 ;   r0x1006
                      00075 ;   r0x1007
                      00076 ;   r0x1008
                      00077 ;   r0x1009
                      00078 ;   r0x100A
                      00079 ;   r0x100B
                      00080 ;; Starting pCode block
                      00081 ;;[ICODE] ../libsdcc/_divuint.c:30:  _entry($12) :
                      00082 ;;[ICODE] ../libsdcc/_divuint.c:30:     proc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0000                  00083 __divuint       ;Function start
                      00084 ; 2 exit points
                      00085 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
                      00086 ;       .line   30; "../libsdcc/_divuint.c"     _divuint (unsigned int a, unsigned int b)
0000   5600           00087         MOVRA   r0x1000
0001   5800           00088         MOVAR   STK00
0002   5600           00089         MOVRA   r0x1001
                      00090 ;;[ICODE] ../libsdcc/_divuint.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = recv __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0003   5800           00091         MOVAR   STK01
0004   5600           00092         MOVRA   r0x1002
0005   5800           00093         MOVAR   STK02
0006   5600           00094         MOVRA   r0x1003
                      00095 ;;[ICODE] ../libsdcc/_divuint.c:32:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] := 0x0 {unsigned-int literal}
                      00096 ;       .line   32; "../libsdcc/_divuint.c"     unsigned int result = 0;
0007   7600           00097         CLRR    r0x1004
0008   7600           00098         CLRR    r0x1005
                      00099 ;;[ICODE] ../libsdcc/_divuint.c:33:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] := 0x1 {unsigned-int literal}
                      00100 ;       .line   33; "../libsdcc/_divuint.c"     unsigned int mask = 0x01;
0009   3C01           00101         MOVAI   0x01
000A   5600           00102         MOVRA   r0x1006
000B   7600           00103         CLRR    r0x1007
                      00104 ;;[ICODE] ../libsdcc/_divuint.c:36:     if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] != 0 goto _whilecontinue_0($3)
                      00105 ;       .line   36; "../libsdcc/_divuint.c"     if (!b) return (unsigned int)-1;
000C   5800           00106         MOVAR   r0x1003
000D   5C00           00107         ORAR    r0x1002
000E   E587           00108         JBSET   STATUS,2
000F   A000           00109         GOTO    _00107_DS_
                      00110 ;;[ICODE] ../libsdcc/_divuint.c:36:     ret 0xffff {unsigned-int literal}
0010   3CFF           00111         MOVAI   0xff
0011   5600           00112         MOVRA   STK00
0012   3CFF           00113         MOVAI   0xff
0013   A000           00114         GOTO    _00115_DS_
                      00115 ;;[ICODE] ../libsdcc/_divuint.c:40:  _whilecontinue_0($3) :
                      00116 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
0014                  00117 _00107_DS_
                      00118 ;       .line   40; "../libsdcc/_divuint.c"     while (!(b & (1UL << (8*sizeof(unsigned int)-1)))) {
0014   5800           00119         MOVAR   r0x1003
                      00120 ;;1     MOVRA   r0x1008
0015   5800           00121         MOVAR   r0x1002
0016   5600           00122         MOVRA   r0x1009
                      00123 ;;1     CLRR    r0x100A
                      00124 ;;1     CLRR    r0x100B
                      00125 ;;[ICODE] ../libsdcc/_divuint.c:40:     iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1008 r0x1009 r0x100A r0x100B ] & 0x8000 {unsigned-long-int literal}
0017   FE00           00126         JBCLR   r0x1009,7
0018   A000           00127         GOTO    _00112_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuint.c:40:     if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00129 ;;[ICODE] ../libsdcc/_divuint.c:41:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00130 ;       .line   41; "../libsdcc/_divuint.c"     b <<= 1;
0019   D187           00131         BCLR    STATUS,0
001A   5200           00132         RLR     r0x1003
001B   5200           00133         RLR     r0x1002
                      00134 ;;[ICODE] ../libsdcc/_divuint.c:42:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00135 ;       .line   42; "../libsdcc/_divuint.c"     mask <<= 1;
001C   D187           00136         BCLR    STATUS,0
001D   5200           00137         RLR     r0x1006
001E   5200           00138         RLR     r0x1007
                      00139 ;;[ICODE] ../libsdcc/_divuint.c:42:      goto _whilecontinue_0($3)
001F   A000           00140         GOTO    _00107_DS_
                      00141 ;;[ICODE] ../libsdcc/_divuint.c:47:  _whilecontinue_1($8) :
                      00142 ;;[ICODE] ../libsdcc/_divuint.c:47:     if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] == 0 goto _whilebreak_1($10)
0020                  00143 _00112_DS_
                      00144 ;       .line   47; "../libsdcc/_divuint.c"     while (mask) {
0020   5800           00145         MOVAR   r0x1006
0021   5C00           00146         ORAR    r0x1007
0022   F587           00147         JBCLR   STATUS,2
0023   A000           00148         GOTO    _00114_DS_
                      00149 ;;[ICODE] ../libsdcc/_divuint.c:48:     iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00150 ;       .line   48; "../libsdcc/_divuint.c"     if (a >= b) {
0024   5800           00151         MOVAR   r0x1002
0025   4800           00152         RSUBAR  r0x1000
0026   E587           00153         JBSET   STATUS,2
0027   A000           00154         GOTO    _00129_DS_
0028   5800           00155         MOVAR   r0x1003
0029   4800           00156         RSUBAR  r0x1001
002A                  00157 _00129_DS_
002A   E187           00158         JBSET   STATUS,0
002B   A000           00159         GOTO    _00111_DS_
                      00160 ;;genSkipc:3246: created from rifx:0xbff2a970
                      00161 ;;[ICODE] ../libsdcc/_divuint.c:48:     if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00162 ;;[ICODE] ../libsdcc/_divuint.c:49:     iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ]
                      00163 ;       .line   49; "../libsdcc/_divuint.c"     result += mask;
002C   5800           00164         MOVAR   r0x1006
002D   7E00           00165         ADDRA   r0x1004
002E   5800           00166         MOVAR   r0x1007
002F   F187           00167         JBCLR   STATUS,0
0030   6000           00168         JZAR    r0x1007
0031   7E00           00169         ADDRA   r0x1005
                      00170 ;;[ICODE] ../libsdcc/_divuint.c:50:     iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_a_1_1}[r0x1000 r0x1001 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ]
                      00171 ;       .line   50; "../libsdcc/_divuint.c"     a -= b;
0032   5800           00172         MOVAR   r0x1003
0033   4A00           00173         RSUBRA  r0x1001
0034   5800           00174         MOVAR   r0x1002
0035   E187           00175         JBSET   STATUS,0
0036   6000           00176         JZAR    r0x1002
0037   4A00           00177         RSUBRA  r0x1000
                      00178 ;;[ICODE] ../libsdcc/_divuint.c:50:  _iffalse_1($7) :
                      00179 ;;[ICODE] ../libsdcc/_divuint.c:52:     iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_b_1_1}[r0x1002 r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00180 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
0038                  00181 _00111_DS_
                      00182 ;       .line   52; "../libsdcc/_divuint.c"     b >>= 1;
0038   D187           00183         BCLR    STATUS,0
0039   4E00           00184         RRR     r0x1002
003A   4E00           00185         RRR     r0x1003
                      00186 ;;[ICODE] ../libsdcc/_divuint.c:53:     iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_mask_1_2}[r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00187 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=2, sign=0, same=1, offr=0
                      00188 ;       .line   53; "../libsdcc/_divuint.c"     mask >>= 1;
003B   D187           00189         BCLR    STATUS,0
003C   4E00           00190         RRR     r0x1007
003D   4E00           00191         RRR     r0x1006
                      00192 ;;[ICODE] ../libsdcc/_divuint.c:53:      goto _whilecontinue_1($8)
003E   A000           00193         GOTO    _00112_DS_
                      00194 ;;[ICODE] ../libsdcc/_divuint.c:53:  _whilebreak_1($10) :
                      00195 ;;[ICODE] ../libsdcc/_divuint.c:56:     ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-int fixed}{ sir@ __divuint_result_1_2}[r0x1004 r0x1005 ]
003F                  00196 _00114_DS_
                      00197 ;       .line   56; "../libsdcc/_divuint.c"     return result;
003F   5800           00198         MOVAR   r0x1004
0040   5600           00199         MOVRA   STK00
0041   5800           00200         MOVAR   r0x1005
                      00201 ;;[ICODE] ../libsdcc/_divuint.c:56:  _return($11) :
                      00202 ;;[ICODE] ../libsdcc/_divuint.c:56:     eproc __divuint [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-int function ( unsigned-int fixed, unsigned-int fixed) fixed}
0042                  00203 _00115_DS_
0042   000C           00204         RETURN  
                      00205 ; exit point of __divuint
                      00206 
                      00207 
                      00208 ;       code size estimation:
                      00209 ;          67+    0 =    67 instructions (  134 byte)
                      00210 
                      00211         end
gpasm-1.9.2 (Mar 15 2017)    _divuint.asm       2017-3-15  14:00:19          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B8
ADCR1                             000001B9
ADRH                              000001BC
ADRL                              000001BD
ANSEL                             000001BE
FSR                               00000184
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF                              00000180
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
IOP2                              00000198
LCDCR0                            000001C2
LCDCR1                            000001C3
LCDIOS0                           000001C4
LCDIOS1                           000001C5
LCDIOS2                           000001C6
LEDCR0                            000001C0
LEDCR1                            000001C1
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OEP2                              00000199
OSCM                              0000018C
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
PUP2                              0000019A
PWM0DE                            000001B0
PWM1DE                            000001B1
PWM2DE                            000001B0
PWMCR0                            000001B4
PWMCR1                            000001B5
STATUS                            00000187
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
T2CNT                             000001A9
T2CR                              000001A8
T2DATA                            000001AB
T2LOAD                            000001AA
T3CNT                             000001AD
T3CR                              000001AC
T3LOAD                            000001AE
_00107_DS_                        00000014
_00111_DS_                        00000038
_00112_DS_                        00000020
_00114_DS_                        0000003F
_00115_DS_                        00000042
_00129_DS_                        0000002A
_CONFIG0                          00008000
_CONFIG1                          00008001
__8K7323                          00000001
__divuint                         00000000
r0x1000                           00000001
r0x1001                           00000000
r0x1002                           00000003
r0x1003                           00000002
r0x1004                           00000004
r0x1005                           00000005
r0x1006                           00000006
r0x1007                           00000007
r0x1009                           00000008
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADRSEL                            ADCR1,7
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
BUZ2OE                            T2CR,5
C                                 PFLAG,0
CLKS                              OSCM,2
DC                                PFLAG,1
DISPS                             LCDCR0,7
DRVPS                             LEDCR1,7
FPWM1INV                          PWMCR0,5
FPWMEN                            PWMCR0,7
GIE                               MCR,7
HFEN                              OSCM,0
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
LCDBS                             LCDCR1,4
LCDCKS                            LCDCR1,2
LCDEN                             LCDCR0,5
LCDM                              LCDCR1,3
LCDSPEED                          LCDCR0,2
LEDCKS                            LEDCR1,6
LEDEN                             LEDCR0,7
LFEN                              OSCM,1
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P05D                              IOP0,5
P05OE                             OEP0,5
P05PU                             PUP0,5
P06ANS                            ANSEL,6
P06D                              IOP0,6
P06OE                             OEP0,6
P07D                              IOP0,7
P07OE                             OEP0,7
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,7
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14ANS                            ANSEL,0
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15ANS                            ANSEL,1
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16ANS                            ANSEL,2
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P17ANS                            ANSEL,3
P17D                              IOP1,7
P17OE                             OEP1,7
P17PU                             PUP1,7
P20D                              IOP2,0
P20OE                             OEP2,0
P20PU                             PUP2,0
P21D                              IOP2,1
P21OE                             OEP2,1
P21PU                             PUP2,1
P22D                              IOP2,2
P22OE                             OEP2,2
P22PU                             PUP2,2
P23ANS                            ANSEL,4
P23D                              IOP2,3
P23OE                             OEP2,3
P23PU                             PUP2,3
P24ANS                            ANSEL,5
P24D                              IOP2,4
P24OE                             OEP2,4
P24PU                             PUP2,4
P25D                              IOP2,5
P25OE                             OEP2,5
P25PU                             PUP2,5
P26D                              IOP2,6
P26OE                             OEP2,6
P26PU                             PUP2,6
P27D                              IOP2,7
P27OE                             OEP2,7
P27PU                             PUP2,7
PD                                MCR,4
PWM0INV                           PWMCR0,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
PWM2INV                           PWMCR0,6
PWM2OE                            T2CR,6
SEGIOS1                           LCDIOS2,0
SEGIOS10                          LCDIOS1,1
SEGIOS2                           LCDIOS2,1
SEGIOS3                           LCDIOS2,2
SEGIOS4                           LCDIOS2,3
SEGIOS6                           LCDIOS2,5
SEGIOS7                           LCDIOS2,6
SEGIOS8                           LCDIOS2,7
SEGIOS9                           LCDIOS1,0
STBH                              OSCM,4
STBL                              OSCM,5
T0IE                              INTE,0
T0IF                              INTF,0
T1IE                              INTE,1
T1IF                              INTF,1
T2IE                              INTE,5
T2IF                              INTF,5
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TC2EN                             T2CR,7
TC3EN                             T3CR,7
TO                                MCR,5
Z                                 PFLAG,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     1 reported,     0 suppressed

