INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.gen/sources_1/ip/output_buffer/sim/output_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.srcs/sources_1/new/conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.srcs/sources_1/new/image_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.srcs/sources_1/new/image_process_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_processing_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_prj/capstone2/imageprocessing/imageprocessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
