{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 20:12:47 2009 " "Info: Processing started: Sun Aug 30 20:12:47 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclops -c Cyclops " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclops -c Cyclops" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo_ctrl " "Info: Found entity 1: Tx_fifo_ctrl" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo_ctrl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/cdc_mcp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/cdc_mcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_mcp " "Info: Found entity 1: cdc_mcp" {  } { { "common/cdc_mcp.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_mcp.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/cdc_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/cdc_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_sync " "Info: Found entity 1: cdc_sync" {  } { { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "common/clk_div.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_div.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/clk_lrclk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_lrclk_gen " "Info: Found entity 1: clk_lrclk_gen" {  } { { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/I2S_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/I2S_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_rcv " "Info: Found entity 1: I2S_rcv" {  } { { "common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/I2S_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/I2S_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_xmit " "Info: Found entity 1: I2S_xmit" {  } { { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/NWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/NWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_rcv " "Info: Found entity 1: NWire_rcv" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/NWire_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/NWire_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_xmit " "Info: Found entity 1: NWire_xmit" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/OneWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/OneWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 onewire_rcv " "Info: Found entity 1: onewire_rcv" {  } { { "common/OneWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/OneWire_rcv.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/OneWire_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/OneWire_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onewire_xmit " "Info: Found entity 1: onewire_xmit" {  } { { "common/OneWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/OneWire_xmit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pulsegen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/pulsegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Info: Found entity 1: pulsegen" {  } { { "common/pulsegen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/pulsegen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RFIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFIFO " "Info: Found entity 1: RFIFO" {  } { { "RFIFO.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_fifo " "Info: Found entity 1: Rx_fifo" {  } { { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Rx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SP_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_fifo " "Info: Found entity 1: SP_fifo" {  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_rcv_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_rcv_ctrl " "Info: Found entity 1: sp_rcv_ctrl" {  } { { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_clock spi_clock SPI.v(85) " "Info (10281): Verilog HDL Declaration information at SPI.v(85): object \"SPI_clock\" differs only in case from object \"spi_clock\" in the same scope" {  } { { "SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info: Found entity 1: SPI" {  } { { "SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_usb " "Info: Found entity 1: sync_usb" {  } { { "sync_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sync_usb.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo " "Info: Found entity 1: Tx_fifo" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file async_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_usb " "Info: Found entity 1: async_usb" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADF4112_SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADF4112_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADF4112_SPI " "Info: Found entity 1: ADF4112_SPI" {  } { { "ADF4112_SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/ADF4112_SPI.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmult3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkmult3.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkmult3 " "Info: Found entity 1: clkmult3" {  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_det.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_det " "Info: Found entity 1: clock_det" {  } { { "clock_det.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clock_det.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cyclops.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Cyclops.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cyclops " "Info: Found entity 1: Cyclops" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 195 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Info: Found entity 1: flash" {  } { { "flash.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/flash.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_control " "Info: Found entity 1: gpio_control" {  } { { "gpio_control.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/gpio_control.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_oport.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_oport.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_oport " "Info: Found entity 1: gpio_oport" {  } { { "gpio_oport.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/gpio_oport.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file HPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPF_select " "Info: Found entity 1: HPF_select" {  } { { "HPF_select.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/HPF_select.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_LR_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2S_LR_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LR_Capture " "Info: Found entity 1: I2S_LR_Capture" {  } { { "I2S_LR_Capture.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/I2S_LR_Capture.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blinker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_blinker " "Info: Found entity 1: led_blinker" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_select " "Info: Found entity 1: LPF_select" {  } { { "LPF_select.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/LPF_select.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_dash Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_dash\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_dot Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_dot\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_PTT_in Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_PTT_in\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cyclops " "Info: Elaborating entity \"Cyclops\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C12_rst Cyclops.v(300) " "Warning (10036): Verilog HDL or VHDL warning at Cyclops.v(300): object \"C12_rst\" assigned a value but never read" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C12_clk Cyclops.v(301) " "Warning (10858): Verilog HDL warning at Cyclops.v(301): object C12_clk used but never assigned" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IF_mic_Data Cyclops.v(334) " "Warning (10858): Verilog HDL warning at Cyclops.v(334): object IF_mic_Data used but never assigned" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IF_tx_IQ_mic_rdy Cyclops.v(338) " "Warning (10240): Verilog HDL Always Construct warning at Cyclops.v(338): inferring latch(es) for variable \"IF_tx_IQ_mic_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 338 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[15\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[15\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[14\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[14\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[13\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[13\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[12\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[12\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[11\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[11\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[10\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[10\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[9\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[9\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[8\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[8\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[7\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[7\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[6\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[6\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[5\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[5\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[4\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[4\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[3\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[3\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[2\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[2\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[1\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[1\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[0\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[0\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_tx_IQ_mic_rdy Cyclops.v(340) " "Info (10041): Inferred latch for \"IF_tx_IQ_mic_rdy\" at Cyclops.v(340)" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkmult3 clkmult3:cm3 " "Info: Elaborating entity \"clkmult3\" for hierarchy \"clkmult3:cm3\"" {  } { { "Cyclops.v" "cm3" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkmult3:cm3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "altpll_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clkmult3:cm3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkmult3:cm3\|altpll:altpll_component " "Info: Instantiated megafunction \"clkmult3:cm3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Info: Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info: Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkmult3 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkmult3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:M_IQ " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:M_IQ\"" {  } { { "Cyclops.v" "M_IQ" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 356 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo_ctrl Tx_fifo_ctrl:TXFC " "Info: Elaborating entity \"Tx_fifo_ctrl\" for hierarchy \"Tx_fifo_ctrl:TXFC\"" {  } { { "Cyclops.v" "TXFC" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 393 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo Tx_fifo:TXF " "Info: Elaborating entity \"Tx_fifo\" for hierarchy \"Tx_fifo:TXF\"" {  } { { "Cyclops.v" "TXF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "scfifo_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"Tx_fifo:TXF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ft31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ft31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ft31 " "Info: Found entity 1: scfifo_ft31" {  } { { "db/scfifo_ft31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_ft31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ft31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated " "Info: Elaborating entity \"scfifo_ft31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Info: Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo " "Info: Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_ft31.tdf" "dpfifo" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_ft31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3e1 " "Info: Found entity 1: altsyncram_r3e1" {  } { { "db/altsyncram_r3e1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_r3e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3e1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram " "Info: Elaborating entity \"altsyncram_r3e1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkj1 " "Info: Found entity 1: altsyncram_mkj1" {  } { { "db/altsyncram_mkj1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_mkj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkj1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mkj1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1\"" {  } { { "db/altsyncram_r3e1.tdf" "altsyncram1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_r3e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Info: Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "two_comparison" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6b " "Info: Found entity 1: cntr_p6b" {  } { { "db/cntr_p6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_p6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_p6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2l31.tdf" "rd_ptr_msb" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_677 " "Info: Found entity 1: cntr_677" {  } { { "db/cntr_677.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_677.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_677 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter " "Info: Elaborating entity \"cntr_677\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q6b " "Info: Found entity 1: cntr_q6b" {  } { { "db/cntr_q6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_q6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr " "Info: Elaborating entity \"cntr_q6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFIFO RFIFO:RXF " "Info: Elaborating entity \"RFIFO\" for hierarchy \"RFIFO:RXF\"" {  } { { "Cyclops.v" "RXF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_fifo SP_fifo:SPF " "Info: Elaborating entity \"SP_fifo\" for hierarchy \"SP_fifo:SPF\"" {  } { { "Cyclops.v" "SPF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "scfifo_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"SP_fifo:SPF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t31 " "Info: Found entity 1: scfifo_1t31" {  } { { "db/scfifo_1t31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_1t31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated " "Info: Elaborating entity \"scfifo_1t31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kk31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_kk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kk31 " "Info: Found entity 1: a_dpfifo_kk31" {  } { { "db/a_dpfifo_kk31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kk31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo " "Info: Elaborating entity \"a_dpfifo_kk31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\"" {  } { { "db/scfifo_1t31.tdf" "dpfifo" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_1t31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Info: Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_v2e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram " "Info: Elaborating entity \"altsyncram_v2e1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_kk31.tdf" "FIFOram" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjj1 " "Info: Found entity 1: altsyncram_qjj1" {  } { { "db/altsyncram_qjj1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_qjj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjj1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_qjj1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1\"" {  } { { "db/altsyncram_v2e1.tdf" "altsyncram1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_v2e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Info: Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kk31.tdf" "almost_full_comparer" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison\"" {  } { { "db/a_dpfifo_kk31.tdf" "two_comparison" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Info: Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_g5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_g5b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kk31.tdf" "rd_ptr_msb" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_477.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_477 " "Info: Found entity 1: cntr_477" {  } { { "db/cntr_477.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_477.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_477 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter " "Info: Elaborating entity \"cntr_477\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter\"" {  } { { "db/a_dpfifo_kk31.tdf" "usedw_counter" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o6b " "Info: Found entity 1: cntr_o6b" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_o6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o6b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr " "Info: Elaborating entity \"cntr_o6b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr\"" {  } { { "db/a_dpfifo_kk31.tdf" "wr_ptr" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:SPD " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:SPD\"" {  } { { "Cyclops.v" "SPD" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_rcv_ctrl sp_rcv_ctrl:SPC " "Info: Elaborating entity \"sp_rcv_ctrl\" for hierarchy \"sp_rcv_ctrl:SPC\"" {  } { { "Cyclops.v" "SPC" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_usb async_usb:usb1 " "Info: Elaborating entity \"async_usb\" for hierarchy \"async_usb:usb1\"" {  } { { "Cyclops.v" "usb1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 498 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(138) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(138): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(141) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(141): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_sync:cdc_c23 " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_sync:cdc_c23\"" {  } { { "Cyclops.v" "cdc_c23" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 994 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsegen pulsegen:cdc_m " "Info: Elaborating entity \"pulsegen\" for hierarchy \"pulsegen:cdc_m\"" {  } { { "Cyclops.v" "cdc_m" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 995 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:M_LRAudio " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:M_LRAudio\"" {  } { { "Cyclops.v" "M_LRAudio" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1012 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:CCxmit " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:CCxmit\"" {  } { { "Cyclops.v" "CCxmit" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1069 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D1 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D1\"" {  } { { "Cyclops.v" "BLINK_D1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D4 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D4\"" {  } { { "Cyclops.v" "BLINK_D4" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADF4112_SPI ADF4112_SPI:ADF4112 " "Info: Elaborating entity \"ADF4112_SPI\" for hierarchy \"ADF4112_SPI:ADF4112\"" {  } { { "Cyclops.v" "ADF4112" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RFIFO:RXF\|mem~0 " "Warning: Inferred RAM node \"RFIFO:RXF\|mem~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RFIFO.v" "mem~0" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RFIFO:RXF\|mem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RFIFO:RXF\|mem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Info: Parameter WIDTHAD_B set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Info: Parameter NUMWORDS_B set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RFIFO.v" "mem~0" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"RFIFO:RXF\|altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"RFIFO:RXF\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2j1 " "Info: Found entity 1: altsyncram_h2j1" {  } { { "db/altsyncram_h2j1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_h2j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND VCC " "Warning (13410): Pin \"PKEND\" is stuck at VCC" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 37 " "Info: 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~13 " "Info: Register \"IF_PWM_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~14 " "Info: Register \"IF_PWM_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~15 " "Info: Register \"IF_PWM_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~11 " "Info: Register \"IF_SYNC_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~12 " "Info: Register \"IF_SYNC_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~13 " "Info: Register \"IF_SYNC_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~7 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~8 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~9 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~5 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~6 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~7 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~5 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~6 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~7 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~11 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~12 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~13 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~11 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~12 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~13 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~25 " "Info: Register \"async_usb:usb1\|FX_state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~26 " "Info: Register \"async_usb:usb1\|FX_state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~27 " "Info: Register \"async_usb:usb1\|FX_state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~28 " "Info: Register \"async_usb:usb1\|FX_state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~29 " "Info: Register \"async_usb:usb1\|FX_state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~30 " "Info: Register \"async_usb:usb1\|FX_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~11 " "Info: Register \"NWire_rcv:SPD\|TB_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~12 " "Info: Register \"NWire_rcv:SPD\|TB_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~13 " "Info: Register \"NWire_rcv:SPD\|TB_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~17 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~18 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~19 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~20 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~11 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~12 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~13 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg " "Info: Generated suppressed messages file C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT " "Warning (15610): No output dependent on input pin \"DOUT\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2878 " "Info: Implemented 2878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2786 " "Info: Implemented 2786 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 20:13:01 2009 " "Info: Processing ended: Sun Aug 30 20:13:01 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 20:13:02 2009 " "Info: Processing started: Sun Aug 30 20:13:02 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclops EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Cyclops\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkmult3:cm3\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"clkmult3:cm3\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkmult3:cm3\|altpll:altpll_component\|_clk0 3 1 0 0 " "Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for clkmult3:cm3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkmult3:cm3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node clkmult3:cm3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IF_clk (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node IF_clk (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_conf\[1\] " "Info: Destination node IF_conf\[1\]" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 729 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_conf[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock " "Info: Destination node clock" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { IF_clk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock  " "Info: Automatically promoted node clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock~2 " "Info: Destination node clock~2" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A5 " "Warning: Node \"A5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A6 " "Warning: Node \"A6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AK_reset " "Warning: Node \"AK_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "AK_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C12 " "Warning: Node \"C12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C13 " "Warning: Node \"C13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C14 " "Warning: Node \"C14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C19 " "Warning: Node \"C19\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C22 " "Warning: Node \"C22\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C4 " "Warning: Node \"C4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C48_clk " "Warning: Node \"C48_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C48_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C5 " "Warning: Node \"C5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C6 " "Warning: Node \"C6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C7 " "Warning: Node \"C7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C8 " "Warning: Node \"C8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "C9 " "Warning: Node \"C9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C9" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CDOUT " "Warning: Node \"CDOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CDOUT_P " "Warning: Node \"CDOUT_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDOUT_P" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE0 " "Warning: Node \"FX2_PE0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE2 " "Warning: Node \"FX2_PE2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FX2_PE3 " "Warning: Node \"FX2_PE3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_PE3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[0\] " "Warning: Node \"GPIO_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[1\] " "Warning: Node \"GPIO_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[2\] " "Warning: Node \"GPIO_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[3\] " "Warning: Node \"GPIO_IN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[4\] " "Warning: Node \"GPIO_IN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[5\] " "Warning: Node \"GPIO_IN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[6\] " "Warning: Node \"GPIO_IN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_IN\[7\] " "Warning: Node \"GPIO_IN\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_IN\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[0\] " "Warning: Node \"GPIO_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[10\] " "Warning: Node \"GPIO_OUT\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[11\] " "Warning: Node \"GPIO_OUT\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[12\] " "Warning: Node \"GPIO_OUT\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[13\] " "Warning: Node \"GPIO_OUT\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[14\] " "Warning: Node \"GPIO_OUT\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[15\] " "Warning: Node \"GPIO_OUT\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[1\] " "Warning: Node \"GPIO_OUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[2\] " "Warning: Node \"GPIO_OUT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[3\] " "Warning: Node \"GPIO_OUT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[4\] " "Warning: Node \"GPIO_OUT\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[5\] " "Warning: Node \"GPIO_OUT\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[6\] " "Warning: Node \"GPIO_OUT\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[7\] " "Warning: Node \"GPIO_OUT\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[8\] " "Warning: Node \"GPIO_OUT\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_OUT\[9\] " "Warning: Node \"GPIO_OUT\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_OUT\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_nIOE " "Warning: Node \"GPIO_nIOE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_nIOE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PTT_in " "Warning: Node \"PTT_in\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PTT_in" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_CS " "Warning: Node \"SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SCK " "Warning: Node \"SPI_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SI " "Warning: Node \"SPI_SI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SPI_SO " "Warning: Node \"SPI_SO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Warning: Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register NWire_rcv:M_IQ\|tb_width\[1\] register NWire_rcv:M_IQ\|pass\[3\] -654 ps " "Info: Slack time is -654 ps between source register \"NWire_rcv:M_IQ\|tb_width\[1\]\" and destination register \"NWire_rcv:M_IQ\|pass\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.680 ns + Largest register register " "Info: + Largest register to register requirement is 6.680 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.469 ns   Shortest register " "Info:   Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_rcv:M_IQ\|pass\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.469 ns   Longest register " "Info:   Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_rcv:M_IQ\|pass\[3\] 3 REG Unassigned 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.469 ns   Shortest register " "Info:   Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_rcv:M_IQ\|tb_width\[1\] 3 REG Unassigned 9 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.469 ns   Longest register " "Info:   Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB Unassigned 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = Unassigned; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.469 ns NWire_rcv:M_IQ\|tb_width\[1\] 3 REG Unassigned 9 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.97 % ) " "Info: Total cell delay = 0.666 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 73.03 % ) " "Info: Total interconnect delay = 1.803 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.334 ns - Longest register register " "Info: - Longest register to register delay is 7.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|tb_width\[1\] 1 REG Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.621 ns) 1.953 ns NWire_rcv:M_IQ\|Add1~1 2 COMB Unassigned 2 " "Info: 2: + IC(1.332 ns) + CELL(0.621 ns) = 1.953 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.459 ns NWire_rcv:M_IQ\|Add1~2 3 COMB Unassigned 4 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.459 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~2 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.621 ns) 4.408 ns NWire_rcv:M_IQ\|LessThan7~5 4 COMB Unassigned 1 " "Info: 4: + IC(1.328 ns) + CELL(0.621 ns) = 4.408 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { NWire_rcv:M_IQ|Add1~2 NWire_rcv:M_IQ|LessThan7~5 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.494 ns NWire_rcv:M_IQ\|LessThan7~7 5 COMB Unassigned 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.494 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~5 NWire_rcv:M_IQ|LessThan7~7 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.580 ns NWire_rcv:M_IQ\|LessThan7~9 6 COMB Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.580 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.666 ns NWire_rcv:M_IQ\|LessThan7~11 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.666 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.752 ns NWire_rcv:M_IQ\|LessThan7~13 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.752 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.838 ns NWire_rcv:M_IQ\|LessThan7~15 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.838 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.924 ns NWire_rcv:M_IQ\|LessThan7~17 10 COMB Unassigned 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.924 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.010 ns NWire_rcv:M_IQ\|LessThan7~19 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.010 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.096 ns NWire_rcv:M_IQ\|LessThan7~21 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.096 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.182 ns NWire_rcv:M_IQ\|LessThan7~23 13 COMB Unassigned 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.182 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.688 ns NWire_rcv:M_IQ\|LessThan7~24 14 COMB Unassigned 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.688 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.370 ns) 7.226 ns NWire_rcv:M_IQ\|pass~11 15 COMB Unassigned 1 " "Info: 15: + IC(1.168 ns) + CELL(0.370 ns) = 7.226 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|pass~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.334 ns NWire_rcv:M_IQ\|pass\[3\] 16 REG Unassigned 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.334 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.506 ns ( 47.80 % ) " "Info: Total cell delay = 3.506 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 52.20 % ) " "Info: Total interconnect delay = 3.828 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~2 NWire_rcv:M_IQ|LessThan7~5 NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~2 NWire_rcv:M_IQ|LessThan7~5 NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.334 ns register register " "Info: Estimated most critical path is register to register delay of 7.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|tb_width\[1\] 1 REG LAB_X15_Y4 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y4; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.621 ns) 1.953 ns NWire_rcv:M_IQ\|Add1~1 2 COMB LAB_X18_Y4 2 " "Info: 2: + IC(1.332 ns) + CELL(0.621 ns) = 1.953 ns; Loc. = LAB_X18_Y4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.459 ns NWire_rcv:M_IQ\|Add1~2 3 COMB LAB_X18_Y4 4 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 2.459 ns; Loc. = LAB_X18_Y4; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ\|Add1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~2 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.621 ns) 4.408 ns NWire_rcv:M_IQ\|LessThan7~5 4 COMB LAB_X19_Y5 1 " "Info: 4: + IC(1.328 ns) + CELL(0.621 ns) = 4.408 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { NWire_rcv:M_IQ|Add1~2 NWire_rcv:M_IQ|LessThan7~5 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.494 ns NWire_rcv:M_IQ\|LessThan7~7 5 COMB LAB_X19_Y5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 4.494 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~5 NWire_rcv:M_IQ|LessThan7~7 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.580 ns NWire_rcv:M_IQ\|LessThan7~9 6 COMB LAB_X19_Y5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.580 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.666 ns NWire_rcv:M_IQ\|LessThan7~11 7 COMB LAB_X19_Y5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.666 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.752 ns NWire_rcv:M_IQ\|LessThan7~13 8 COMB LAB_X19_Y5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.752 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.838 ns NWire_rcv:M_IQ\|LessThan7~15 9 COMB LAB_X19_Y5 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.838 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.924 ns NWire_rcv:M_IQ\|LessThan7~17 10 COMB LAB_X19_Y5 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.924 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.010 ns NWire_rcv:M_IQ\|LessThan7~19 11 COMB LAB_X19_Y5 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.010 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.096 ns NWire_rcv:M_IQ\|LessThan7~21 12 COMB LAB_X19_Y5 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.096 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.182 ns NWire_rcv:M_IQ\|LessThan7~23 13 COMB LAB_X19_Y5 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.182 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.688 ns NWire_rcv:M_IQ\|LessThan7~24 14 COMB LAB_X19_Y5 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.688 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.370 ns) 7.226 ns NWire_rcv:M_IQ\|pass~11 15 COMB LAB_X19_Y3 1 " "Info: 15: + IC(1.168 ns) + CELL(0.370 ns) = 7.226 ns; Loc. = LAB_X19_Y3; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|pass~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.334 ns NWire_rcv:M_IQ\|pass\[3\] 16 REG LAB_X19_Y3 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.334 ns; Loc. = LAB_X19_Y3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.506 ns ( 47.80 % ) " "Info: Total cell delay = 3.506 ns ( 47.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 52.20 % ) " "Info: Total interconnect delay = 3.828 ns ( 52.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.334 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~2 NWire_rcv:M_IQ|LessThan7~5 NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y10 X22_Y19 " "Info: Peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Warning: Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[0\] 0 " "Info: Pin \"FX2_FD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[1\] 0 " "Info: Pin \"FX2_FD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[2\] 0 " "Info: Pin \"FX2_FD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[3\] 0 " "Info: Pin \"FX2_FD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[4\] 0 " "Info: Pin \"FX2_FD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[5\] 0 " "Info: Pin \"FX2_FD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[6\] 0 " "Info: Pin \"FX2_FD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[7\] 0 " "Info: Pin \"FX2_FD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[8\] 0 " "Info: Pin \"FX2_FD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[9\] 0 " "Info: Pin \"FX2_FD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[10\] 0 " "Info: Pin \"FX2_FD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[11\] 0 " "Info: Pin \"FX2_FD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[12\] 0 " "Info: Pin \"FX2_FD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[13\] 0 " "Info: Pin \"FX2_FD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[14\] 0 " "Info: Pin \"FX2_FD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_FD\[15\] 0 " "Info: Pin \"FX2_FD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLWR 0 " "Info: Pin \"SLWR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLRD 0 " "Info: Pin \"SLRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOE 0 " "Info: Pin \"SLOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PKEND 0 " "Info: Pin \"PKEND\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[0\] 0 " "Info: Pin \"FIFO_ADR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIFO_ADR\[1\] 0 " "Info: Pin \"FIFO_ADR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C21 0 " "Info: Pin \"C21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C24 0 " "Info: Pin \"C24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED0 0 " "Info: Pin \"DEBUG_LED0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED1 0 " "Info: Pin \"DEBUG_LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED2 0 " "Info: Pin \"DEBUG_LED2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DEBUG_LED3 0 " "Info: Pin \"DEBUG_LED3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CC 0 " "Info: Pin \"CC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADF4112_SPI_clock 0 " "Info: Pin \"ADF4112_SPI_clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADF4112_SPI_data 0 " "Info: Pin \"ADF4112_SPI_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE1 0 " "Info: Pin \"LE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LE2 0 " "Info: Pin \"LE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FX2_PE1 0 " "Info: Pin \"FX2_PE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PKEND VCC " "Info: Pin PKEND has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { PKEND } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "PKEND" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 224 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PKEND } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "async_usb:usb1\|SLEN " "Info: Following pins have the same output enable: async_usb:usb1\|SLEN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[0\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[2\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[4\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[6\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[8\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[10\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[12\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[14\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[1\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[3\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[5\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[7\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[9\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[11\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[13\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional FX2_FD\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin FX2_FD\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { FX2_FD[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_FD\[15\]" } } } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 215 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_FD[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 57 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 20:13:23 2009 " "Info: Processing ended: Sun Aug 30 20:13:23 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 20:13:24 2009 " "Info: Processing started: Sun Aug 30 20:13:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Peak virtual memory: 168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 20:13:27 2009 " "Info: Processing ended: Sun Aug 30 20:13:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 20:13:28 2009 " "Info: Processing started: Sun Aug 30 20:13:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IF_tx_IQ_mic_rdy " "Warning: Node \"IF_tx_IQ_mic_rdy\" is a latch" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 331 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IF_conf\[1\] " "Info: Detected ripple clock \"IF_conf\[1\]\" as buffer" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 729 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:M_IQ\|tb_width\[1\] register NWire_rcv:M_IQ\|pass\[3\] -492 ps " "Info: Slack time is -492 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:M_IQ\|tb_width\[1\]\" and destination register \"NWire_rcv:M_IQ\|pass\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "134.48 MHz 7.436 ns " "Info: Fmax is 134.48 MHz (period= 7.436 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.654 ns + Largest register register " "Info: + Largest register to register requirement is 6.654 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns + Largest " "Info: + Largest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.490 ns NWire_rcv:M_IQ\|pass\[3\] 3 REG LCFF_X19_Y3_N1 1 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.490 ns; Loc. = LCFF_X19_Y3_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.75 % ) " "Info: Total cell delay = 0.666 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 73.25 % ) " "Info: Total interconnect delay = 1.824 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.908ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.516 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.666 ns) 2.516 ns NWire_rcv:M_IQ\|tb_width\[1\] 3 REG LCFF_X15_Y4_N11 9 " "Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.516 ns; Loc. = LCFF_X15_Y4_N11; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.47 % ) " "Info: Total cell delay = 0.666 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.850 ns ( 73.53 % ) " "Info: Total interconnect delay = 1.850 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.908ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.908ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.146 ns - Longest register register " "Info: - Longest register to register delay is 7.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|tb_width\[1\] 1 REG LCFF_X15_Y4_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N11; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.596 ns) 1.743 ns NWire_rcv:M_IQ\|Add1~1 2 COMB LCCOMB_X18_Y4_N4 2 " "Info: 2: + IC(1.147 ns) + CELL(0.596 ns) = 1.743 ns; Loc. = LCCOMB_X18_Y4_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.829 ns NWire_rcv:M_IQ\|Add1~3 3 COMB LCCOMB_X18_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.829 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.335 ns NWire_rcv:M_IQ\|Add1~4 4 COMB LCCOMB_X18_Y4_N8 4 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.335 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ\|Add1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~4 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.621 ns) 4.438 ns NWire_rcv:M_IQ\|LessThan7~7 5 COMB LCCOMB_X19_Y5_N8 1 " "Info: 5: + IC(1.482 ns) + CELL(0.621 ns) = 4.438 ns; Loc. = LCCOMB_X19_Y5_N8; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { NWire_rcv:M_IQ|Add1~4 NWire_rcv:M_IQ|LessThan7~7 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.524 ns NWire_rcv:M_IQ\|LessThan7~9 6 COMB LCCOMB_X19_Y5_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 4.524 ns; Loc. = LCCOMB_X19_Y5_N10; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.610 ns NWire_rcv:M_IQ\|LessThan7~11 7 COMB LCCOMB_X19_Y5_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 4.610 ns; Loc. = LCCOMB_X19_Y5_N12; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.800 ns NWire_rcv:M_IQ\|LessThan7~13 8 COMB LCCOMB_X19_Y5_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 4.800 ns; Loc. = LCCOMB_X19_Y5_N14; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.886 ns NWire_rcv:M_IQ\|LessThan7~15 9 COMB LCCOMB_X19_Y5_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.886 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.972 ns NWire_rcv:M_IQ\|LessThan7~17 10 COMB LCCOMB_X19_Y5_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.972 ns; Loc. = LCCOMB_X19_Y5_N18; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.058 ns NWire_rcv:M_IQ\|LessThan7~19 11 COMB LCCOMB_X19_Y5_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.058 ns; Loc. = LCCOMB_X19_Y5_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.144 ns NWire_rcv:M_IQ\|LessThan7~21 12 COMB LCCOMB_X19_Y5_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.144 ns; Loc. = LCCOMB_X19_Y5_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.230 ns NWire_rcv:M_IQ\|LessThan7~23 13 COMB LCCOMB_X19_Y5_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.230 ns; Loc. = LCCOMB_X19_Y5_N24; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.736 ns NWire_rcv:M_IQ\|LessThan7~24 14 COMB LCCOMB_X19_Y5_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.736 ns; Loc. = LCCOMB_X19_Y5_N26; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan7~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.202 ns) 7.038 ns NWire_rcv:M_IQ\|pass~11 15 COMB LCCOMB_X19_Y3_N0 1 " "Info: 15: + IC(1.100 ns) + CELL(0.202 ns) = 7.038 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|pass~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.146 ns NWire_rcv:M_IQ\|pass\[3\] 16 REG LCFF_X19_Y3_N1 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.146 ns; Loc. = LCFF_X19_Y3_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.417 ns ( 47.82 % ) " "Info: Total cell delay = 3.417 ns ( 47.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.729 ns ( 52.18 % ) " "Info: Total interconnect delay = 3.729 ns ( 52.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~4 NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { NWire_rcv:M_IQ|tb_width[1] {} NWire_rcv:M_IQ|Add1~1 {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~4 {} NWire_rcv:M_IQ|LessThan7~7 {} NWire_rcv:M_IQ|LessThan7~9 {} NWire_rcv:M_IQ|LessThan7~11 {} NWire_rcv:M_IQ|LessThan7~13 {} NWire_rcv:M_IQ|LessThan7~15 {} NWire_rcv:M_IQ|LessThan7~17 {} NWire_rcv:M_IQ|LessThan7~19 {} NWire_rcv:M_IQ|LessThan7~21 {} NWire_rcv:M_IQ|LessThan7~23 {} NWire_rcv:M_IQ|LessThan7~24 {} NWire_rcv:M_IQ|pass~11 {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 1.147ns 0.000ns 0.000ns 1.482ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 0.916ns 0.908ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.934ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~4 NWire_rcv:M_IQ|LessThan7~7 NWire_rcv:M_IQ|LessThan7~9 NWire_rcv:M_IQ|LessThan7~11 NWire_rcv:M_IQ|LessThan7~13 NWire_rcv:M_IQ|LessThan7~15 NWire_rcv:M_IQ|LessThan7~17 NWire_rcv:M_IQ|LessThan7~19 NWire_rcv:M_IQ|LessThan7~21 NWire_rcv:M_IQ|LessThan7~23 NWire_rcv:M_IQ|LessThan7~24 NWire_rcv:M_IQ|pass~11 NWire_rcv:M_IQ|pass[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.146 ns" { NWire_rcv:M_IQ|tb_width[1] {} NWire_rcv:M_IQ|Add1~1 {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~4 {} NWire_rcv:M_IQ|LessThan7~7 {} NWire_rcv:M_IQ|LessThan7~9 {} NWire_rcv:M_IQ|LessThan7~11 {} NWire_rcv:M_IQ|LessThan7~13 {} NWire_rcv:M_IQ|LessThan7~15 {} NWire_rcv:M_IQ|LessThan7~17 {} NWire_rcv:M_IQ|LessThan7~19 {} NWire_rcv:M_IQ|LessThan7~21 {} NWire_rcv:M_IQ|LessThan7~23 {} NWire_rcv:M_IQ|LessThan7~24 {} NWire_rcv:M_IQ|pass~11 {} NWire_rcv:M_IQ|pass[3] {} } { 0.000ns 1.147ns 0.000ns 0.000ns 1.482ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.506ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' 9 " "Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' along 9 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:SPD\|idata\[5\] register NWire_rcv:SPD\|DIFF_CLK.xd0\[5\] 9 ps " "Info: Slack time is 9 ps for clock \"IF_clk\" between source register \"NWire_rcv:SPD\|idata\[5\]\" and destination register \"NWire_rcv:SPD\|DIFF_CLK.xd0\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.491 ns + Largest register register " "Info: + Largest register to register requirement is 2.491 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.357 ns + Largest " "Info: + Largest clock skew is 0.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.833 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 2.833 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[5\] 3 REG LCFF_X12_Y12_N31 1 " "Info: 3: + IC(0.901 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.40 % ) " "Info: Total cell delay = 1.796 ns ( 63.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 36.60 % ) " "Info: Total interconnect delay = 1.037 ns ( 36.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 0.000ns 0.136ns 0.901ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 2.476 ns NWire_rcv:SPD\|idata\[5\] 3 REG LCFF_X28_Y11_N13 1 " "Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.476 ns; Loc. = LCFF_X28_Y11_N13; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.90 % ) " "Info: Total cell delay = 0.666 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.810 ns ( 73.10 % ) " "Info: Total interconnect delay = 1.810 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[5] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 0.000ns 0.136ns 0.901ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[5] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 0.000ns 0.136ns 0.901ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[5] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.482 ns - Longest register register " "Info: - Longest register to register delay is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|idata\[5\] 1 REG LCFF_X28_Y11_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N13; Fanout = 1; REG Node = 'NWire_rcv:SPD\|idata\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.206 ns) 2.374 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[5\]~feeder 2 COMB LCCOMB_X12_Y12_N30 1 " "Info: 2: + IC(2.168 ns) + CELL(0.206 ns) = 2.374 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[5\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { NWire_rcv:SPD|idata[5] NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.482 ns NWire_rcv:SPD\|DIFF_CLK.xd0\[5\] 3 REG LCFF_X12_Y12_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.482 ns; Loc. = LCFF_X12_Y12_N31; Fanout = 1; REG Node = 'NWire_rcv:SPD\|DIFF_CLK.xd0\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 12.65 % ) " "Info: Total cell delay = 0.314 ns ( 12.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 87.35 % ) " "Info: Total interconnect delay = 2.168 ns ( 87.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { NWire_rcv:SPD|idata[5] NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { NWire_rcv:SPD|idata[5] {} NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 2.168ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { IF_clk IF_clk~clkctrl NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 0.000ns 0.136ns 0.901ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|idata[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|idata[5] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { NWire_rcv:SPD|idata[5] NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder NWire_rcv:SPD|DIFF_CLK.xd0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { NWire_rcv:SPD|idata[5] {} NWire_rcv:SPD|DIFF_CLK.xd0[5]~feeder {} NWire_rcv:SPD|DIFF_CLK.xd0[5] {} } { 0.000ns 2.168ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:M_LRAudio\|id\[31\] register NWire_xmit:M_LRAudio\|id\[31\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:M_LRAudio\|id\[31\]\" and destination register \"NWire_xmit:M_LRAudio\|id\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|id\[31\] 1 REG LCFF_X15_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N21; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:M_LRAudio\|id~96 2 COMB LCCOMB_X15_Y8_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y8_N20; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|id~96'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y8_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y8_N21; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.489 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y8_N21 2 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X15_Y8_N21; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 487 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X15_Y8_N21 2 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X15_Y8_N21; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register PLL_freq\[7\] register Previous_PLL_freq\[7\] -1.31 ns " "Info: Minimum slack time is -1.31 ns for clock \"IF_clk\" between source register \"PLL_freq\[7\]\" and destination register \"Previous_PLL_freq\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns + Shortest register register " "Info: + Shortest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_freq\[7\] 1 REG LCFF_X14_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'PLL_freq\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_freq[7] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 866 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 0.646 ns Previous_PLL_freq\[7\]~feeder 2 COMB LCCOMB_X14_Y10_N6 1 " "Info: 2: + IC(0.440 ns) + CELL(0.206 ns) = 0.646 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'Previous_PLL_freq\[7\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { PLL_freq[7] Previous_PLL_freq[7]~feeder } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.754 ns Previous_PLL_freq\[7\] 3 REG LCFF_X14_Y10_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.754 ns; Loc. = LCFF_X14_Y10_N7; Fanout = 1; REG Node = 'Previous_PLL_freq\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Previous_PLL_freq[7]~feeder Previous_PLL_freq[7] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.64 % ) " "Info: Total cell delay = 0.314 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.440 ns ( 58.36 % ) " "Info: Total interconnect delay = 0.440 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { PLL_freq[7] Previous_PLL_freq[7]~feeder Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { PLL_freq[7] {} Previous_PLL_freq[7]~feeder {} Previous_PLL_freq[7] {} } { 0.000ns 0.440ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.064 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.064 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.062 ns + Smallest " "Info: + Smallest clock skew is 2.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 4.868 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 4.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.970 ns) 2.523 ns clock 2 REG LCFF_X1_Y9_N13 2 " "Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { IF_clk clock } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.328 ns clock~clkctrl 3 COMB CLKCTRL_G1 63 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.328 ns; Loc. = CLKCTRL_G1; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 4.868 ns Previous_PLL_freq\[7\] 4 REG LCFF_X14_Y10_N7 1 " "Info: 4: + IC(0.874 ns) + CELL(0.666 ns) = 4.868 ns; Loc. = LCFF_X14_Y10_N7; Fanout = 1; REG Node = 'Previous_PLL_freq\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clock~clkctrl Previous_PLL_freq[7] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1393 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 56.82 % ) " "Info: Total cell delay = 2.766 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 43.18 % ) " "Info: Total interconnect delay = 2.102 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[7] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.874ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 2.806 ns PLL_freq\[7\] 3 REG LCFF_X14_Y10_N1 3 " "Info: 3: + IC(0.874 ns) + CELL(0.666 ns) = 2.806 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 3; REG Node = 'PLL_freq\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { IF_clk~clkctrl PLL_freq[7] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 866 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.01 % ) " "Info: Total cell delay = 1.796 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.99 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[7] {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[7] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.874ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[7] {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 866 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1393 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[7] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.874ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[7] {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { PLL_freq[7] Previous_PLL_freq[7]~feeder Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { PLL_freq[7] {} Previous_PLL_freq[7]~feeder {} Previous_PLL_freq[7] {} } { 0.000ns 0.440ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.868 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.868 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[7] {} } { 0.000ns 0.000ns 0.423ns 0.805ns 0.874ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl PLL_freq[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[7] {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "IF_clk 32 " "Warning: Can't achieve minimum setup and hold requirement IF_clk along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "async_usb:usb1\|FX_state.FX_T1 FLAGC IF_clk 8.819 ns register " "Info: tsu for register \"async_usb:usb1\|FX_state.FX_T1\" (data pin = \"FLAGC\", clock pin = \"IF_clk\") is 8.819 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.695 ns + Longest pin register " "Info: + Longest pin to register delay is 11.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 219 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.723 ns) + CELL(0.370 ns) 8.098 ns async_usb:usb1\|to_pc_rdy~0 2 COMB LCCOMB_X9_Y9_N8 1 " "Info: 2: + IC(6.723 ns) + CELL(0.370 ns) = 8.098 ns; Loc. = LCCOMB_X9_Y9_N8; Fanout = 1; COMB Node = 'async_usb:usb1\|to_pc_rdy~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.093 ns" { FLAGC async_usb:usb1|to_pc_rdy~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.624 ns) 9.831 ns async_usb:usb1\|to_pc_rdy~2 3 COMB LCCOMB_X9_Y11_N2 2 " "Info: 3: + IC(1.109 ns) + CELL(0.624 ns) = 9.831 ns; Loc. = LCCOMB_X9_Y11_N2; Fanout = 2; COMB Node = 'async_usb:usb1\|to_pc_rdy~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { async_usb:usb1|to_pc_rdy~0 async_usb:usb1|to_pc_rdy~2 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 11.587 ns async_usb:usb1\|Selector2~0 4 COMB LCCOMB_X9_Y13_N28 1 " "Info: 4: + IC(1.105 ns) + CELL(0.651 ns) = 11.587 ns; Loc. = LCCOMB_X9_Y13_N28; Fanout = 1; COMB Node = 'async_usb:usb1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { async_usb:usb1|to_pc_rdy~2 async_usb:usb1|Selector2~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.695 ns async_usb:usb1\|FX_state.FX_T1 5 REG LCFF_X9_Y13_N29 5 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.695 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 5; REG Node = 'async_usb:usb1\|FX_state.FX_T1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { async_usb:usb1|Selector2~0 async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 23.58 % ) " "Info: Total cell delay = 2.758 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.937 ns ( 76.42 % ) " "Info: Total interconnect delay = 8.937 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.695 ns" { FLAGC async_usb:usb1|to_pc_rdy~0 async_usb:usb1|to_pc_rdy~2 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.695 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~0 {} async_usb:usb1|to_pc_rdy~2 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state.FX_T1 {} } { 0.000ns 0.000ns 6.723ns 1.109ns 1.105ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.836 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 2.836 ns async_usb:usb1\|FX_state.FX_T1 3 REG LCFF_X9_Y13_N29 5 " "Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X9_Y13_N29; Fanout = 5; REG Node = 'async_usb:usb1\|FX_state.FX_T1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { IF_clk~clkctrl async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.33 % ) " "Info: Total cell delay = 1.796 ns ( 63.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.040 ns ( 36.67 % ) " "Info: Total interconnect delay = 1.040 ns ( 36.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state.FX_T1 {} } { 0.000ns 0.000ns 0.136ns 0.904ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.695 ns" { FLAGC async_usb:usb1|to_pc_rdy~0 async_usb:usb1|to_pc_rdy~2 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.695 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~0 {} async_usb:usb1|to_pc_rdy~2 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state.FX_T1 {} } { 0.000ns 0.000ns 6.723ns 1.109ns 1.105ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.624ns 0.651ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state.FX_T1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state.FX_T1 {} } { 0.000ns 0.000ns 0.136ns 0.904ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[3\] 16.801 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[3\]\" is 16.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.822 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 2.822 ns led_blinker:BLINK_D1\|led_timer\[3\] 3 REG LCFF_X24_Y8_N13 3 " "Info: 3: + IC(0.890 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X24_Y8_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[3] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.64 % ) " "Info: Total cell delay = 1.796 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.36 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[3] {} } { 0.000ns 0.000ns 0.136ns 0.890ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.675 ns + Longest register pin " "Info: + Longest register to pin delay is 13.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[3\] 1 REG LCFF_X24_Y8_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N13; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[3] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.529 ns) 1.273 ns led_blinker:BLINK_D1\|Equal0~0 2 COMB LCCOMB_X24_Y8_N4 2 " "Info: 2: + IC(0.744 ns) + CELL(0.529 ns) = 1.273 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { led_blinker:BLINK_D1|led_timer[3] led_blinker:BLINK_D1|Equal0~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.370 ns) 3.076 ns led_blinker:BLINK_D1\|Equal0~2 3 COMB LCCOMB_X23_Y7_N12 2 " "Info: 3: + IC(1.433 ns) + CELL(0.370 ns) = 3.076 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.650 ns) 4.772 ns led_blinker:BLINK_D1\|LessThan2~3 4 COMB LCCOMB_X26_Y7_N16 1 " "Info: 4: + IC(1.046 ns) + CELL(0.650 ns) = 4.772 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~3 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.366 ns) 5.515 ns led_blinker:BLINK_D1\|LessThan2~7 5 COMB LCCOMB_X26_Y7_N30 1 " "Info: 5: + IC(0.377 ns) + CELL(0.366 ns) = 5.515 ns; Loc. = LCCOMB_X26_Y7_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { led_blinker:BLINK_D1|LessThan2~3 led_blinker:BLINK_D1|LessThan2~7 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.206 ns) 6.339 ns led_blinker:BLINK_D1\|led_off~16 6 COMB LCCOMB_X25_Y7_N2 1 " "Info: 6: + IC(0.618 ns) + CELL(0.206 ns) = 6.339 ns; Loc. = LCCOMB_X25_Y7_N2; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { led_blinker:BLINK_D1|LessThan2~7 led_blinker:BLINK_D1|led_off~16 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(3.126 ns) 13.675 ns DEBUG_LED0 7 PIN PIN_4 0 " "Info: 7: + IC(4.210 ns) + CELL(3.126 ns) = 13.675 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.336 ns" { led_blinker:BLINK_D1|led_off~16 DEBUG_LED0 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.247 ns ( 38.37 % ) " "Info: Total cell delay = 5.247 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.428 ns ( 61.63 % ) " "Info: Total interconnect delay = 8.428 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.675 ns" { led_blinker:BLINK_D1|led_timer[3] led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~3 led_blinker:BLINK_D1|LessThan2~7 led_blinker:BLINK_D1|led_off~16 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.675 ns" { led_blinker:BLINK_D1|led_timer[3] {} led_blinker:BLINK_D1|Equal0~0 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~3 {} led_blinker:BLINK_D1|LessThan2~7 {} led_blinker:BLINK_D1|led_off~16 {} DEBUG_LED0 {} } { 0.000ns 0.744ns 1.433ns 1.046ns 0.377ns 0.618ns 4.210ns } { 0.000ns 0.529ns 0.370ns 0.650ns 0.366ns 0.206ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[3] {} } { 0.000ns 0.000ns 0.136ns 0.890ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.675 ns" { led_blinker:BLINK_D1|led_timer[3] led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~3 led_blinker:BLINK_D1|LessThan2~7 led_blinker:BLINK_D1|led_off~16 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.675 ns" { led_blinker:BLINK_D1|led_timer[3] {} led_blinker:BLINK_D1|Equal0~0 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~3 {} led_blinker:BLINK_D1|LessThan2~7 {} led_blinker:BLINK_D1|led_off~16 {} DEBUG_LED0 {} } { 0.000ns 0.744ns 1.433ns 1.046ns 0.377ns 0.618ns 4.210ns } { 0.000ns 0.529ns 0.370ns 0.650ns 0.366ns 0.206ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.337 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 242 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(3.076 ns) 11.337 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.09 % ) " "Info: Total cell delay = 4.091 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 63.91 % ) " "Info: Total interconnect delay = 7.246 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.337 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.337 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sp_rcv_ctrl:SPC\|sp_state FLAGB IF_clk -4.646 ns register " "Info: th for register \"sp_rcv_ctrl:SPC\|sp_state\" (data pin = \"FLAGB\", clock pin = \"IF_clk\") is -4.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.858 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 1899 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 212 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.858 ns sp_rcv_ctrl:SPC\|sp_state 3 REG LCFF_X10_Y16_N27 3 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.858 ns; Loc. = LCFF_X10_Y16_N27; Fanout = 3; REG Node = 'sp_rcv_ctrl:SPC\|sp_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { IF_clk~clkctrl sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.84 % ) " "Info: Total cell delay = 1.796 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.062 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { IF_clk IF_clk~clkctrl sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} sp_rcv_ctrl:SPC|sp_state {} } { 0.000ns 0.000ns 0.136ns 0.926ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.810 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 218 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.105 ns) + CELL(0.623 ns) 7.702 ns sp_rcv_ctrl:SPC\|sp_state_next~0 2 COMB LCCOMB_X10_Y16_N26 1 " "Info: 2: + IC(6.105 ns) + CELL(0.623 ns) = 7.702 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 1; COMB Node = 'sp_rcv_ctrl:SPC\|sp_state_next~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.728 ns" { FLAGB sp_rcv_ctrl:SPC|sp_state_next~0 } "NODE_NAME" } } { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.810 ns sp_rcv_ctrl:SPC\|sp_state 3 REG LCFF_X10_Y16_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.810 ns; Loc. = LCFF_X10_Y16_N27; Fanout = 3; REG Node = 'sp_rcv_ctrl:SPC\|sp_state'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sp_rcv_ctrl:SPC|sp_state_next~0 sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 21.83 % ) " "Info: Total cell delay = 1.705 ns ( 21.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.105 ns ( 78.17 % ) " "Info: Total interconnect delay = 6.105 ns ( 78.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { FLAGB sp_rcv_ctrl:SPC|sp_state_next~0 sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { FLAGB {} FLAGB~combout {} sp_rcv_ctrl:SPC|sp_state_next~0 {} sp_rcv_ctrl:SPC|sp_state {} } { 0.000ns 0.000ns 6.105ns 0.000ns } { 0.000ns 0.974ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { IF_clk IF_clk~clkctrl sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} sp_rcv_ctrl:SPC|sp_state {} } { 0.000ns 0.000ns 0.136ns 0.926ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.810 ns" { FLAGB sp_rcv_ctrl:SPC|sp_state_next~0 sp_rcv_ctrl:SPC|sp_state } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.810 ns" { FLAGB {} FLAGB~combout {} sp_rcv_ctrl:SPC|sp_state_next~0 {} sp_rcv_ctrl:SPC|sp_state {} } { 0.000ns 0.000ns 6.105ns 0.000ns } { 0.000ns 0.974ns 0.623ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 20:13:30 2009 " "Info: Processing ended: Sun Aug 30 20:13:30 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Info: Quartus II Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
