<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MdePkg/Include/Register/Intel/Msr/Pentium4Msr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_pentium4_msr_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Pentium4Msr.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_HARD_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d__1___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_MCG_MISC_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_IA32_MISC_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_l_a_t_f_o_r_m___b_r_v___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PLATFORM_BRV_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PEBS_ENABLE_REGISTER</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad0422c76bd48ca302e72417d8838aa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad0422c76bd48ca302e72417d8838aa4f">IS_PENTIUM_4_PROCESSOR</a>(DisplayFamily, DisplayModel)</td></tr>
<tr class="separator:ad0422c76bd48ca302e72417d8838aa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa282a81f9c0287a34df3b05a56f944ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa282a81f9c0287a34df3b05a56f944ac">MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr class="separator:aa282a81f9c0287a34df3b05a56f944ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34487b664bb2a38ac83d9119f8bc1e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a34487b664bb2a38ac83d9119f8bc1e2e">MSR_PENTIUM_4_EBC_HARD_POWERON</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr class="separator:a34487b664bb2a38ac83d9119f8bc1e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b69b04008d158c31b14b6184d534639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5b69b04008d158c31b14b6184d534639">MSR_PENTIUM_4_EBC_SOFT_POWERON</a>&#160;&#160;&#160;0x0000002B</td></tr>
<tr class="separator:a5b69b04008d158c31b14b6184d534639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae722a5d16bed71d0423b3f99e141acb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae722a5d16bed71d0423b3f99e141acb8">MSR_PENTIUM_4_EBC_FREQUENCY_ID</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr class="separator:ae722a5d16bed71d0423b3f99e141acb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f257587c0c71839f71a7dbc8ad4a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a54f257587c0c71839f71a7dbc8ad4a5c">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr class="separator:a54f257587c0c71839f71a7dbc8ad4a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdedea287dd4708687fd8cbf7728481d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#acdedea287dd4708687fd8cbf7728481d">MSR_PENTIUM_4_MCG_RAX</a>&#160;&#160;&#160;0x00000180</td></tr>
<tr class="separator:acdedea287dd4708687fd8cbf7728481d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aae8aa7e971c27ca90481ed702cba1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6aae8aa7e971c27ca90481ed702cba1d">MSR_PENTIUM_4_MCG_RBX</a>&#160;&#160;&#160;0x00000181</td></tr>
<tr class="separator:a6aae8aa7e971c27ca90481ed702cba1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3f59190f27758631b6306e8b2d6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aff3f59190f27758631b6306e8b2d6cf3">MSR_PENTIUM_4_MCG_RCX</a>&#160;&#160;&#160;0x00000182</td></tr>
<tr class="separator:aff3f59190f27758631b6306e8b2d6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89054fc1c645ffd982274df5a61680ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a89054fc1c645ffd982274df5a61680ce">MSR_PENTIUM_4_MCG_RDX</a>&#160;&#160;&#160;0x00000183</td></tr>
<tr class="separator:a89054fc1c645ffd982274df5a61680ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a75e0ec0cb114154b0a9d95947b6fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8a75e0ec0cb114154b0a9d95947b6fc0">MSR_PENTIUM_4_MCG_RSI</a>&#160;&#160;&#160;0x00000184</td></tr>
<tr class="separator:a8a75e0ec0cb114154b0a9d95947b6fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3a2bdaef982fb784de573ef7bc1be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8d3a2bdaef982fb784de573ef7bc1be3">MSR_PENTIUM_4_MCG_RDI</a>&#160;&#160;&#160;0x00000185</td></tr>
<tr class="separator:a8d3a2bdaef982fb784de573ef7bc1be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619fe1a85f1f60555a2815201c4a472f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a619fe1a85f1f60555a2815201c4a472f">MSR_PENTIUM_4_MCG_RBP</a>&#160;&#160;&#160;0x00000186</td></tr>
<tr class="separator:a619fe1a85f1f60555a2815201c4a472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e723770534c8a49669fb1639bcaef87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a7e723770534c8a49669fb1639bcaef87">MSR_PENTIUM_4_MCG_RSP</a>&#160;&#160;&#160;0x00000187</td></tr>
<tr class="separator:a7e723770534c8a49669fb1639bcaef87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9842fb7c20723e45c98ab7462331a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8e9842fb7c20723e45c98ab7462331a5">MSR_PENTIUM_4_MCG_RFLAGS</a>&#160;&#160;&#160;0x00000188</td></tr>
<tr class="separator:a8e9842fb7c20723e45c98ab7462331a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab63f23b8d5d4c426f79d1d5cc3fac332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ab63f23b8d5d4c426f79d1d5cc3fac332">MSR_PENTIUM_4_MCG_RIP</a>&#160;&#160;&#160;0x00000189</td></tr>
<tr class="separator:ab63f23b8d5d4c426f79d1d5cc3fac332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0944f533cd0caec363419d492f13c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af0944f533cd0caec363419d492f13c3c">MSR_PENTIUM_4_MCG_MISC</a>&#160;&#160;&#160;0x0000018A</td></tr>
<tr class="separator:af0944f533cd0caec363419d492f13c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d3484b25513bca171748bc354788c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a42d3484b25513bca171748bc354788c1">MSR_PENTIUM_4_MCG_R8</a>&#160;&#160;&#160;0x00000190</td></tr>
<tr class="separator:a42d3484b25513bca171748bc354788c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f622c755b8c2dc85d9e917a31e59d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ac3f622c755b8c2dc85d9e917a31e59d3">MSR_PENTIUM_4_MCG_R9</a>&#160;&#160;&#160;0x00000191</td></tr>
<tr class="separator:ac3f622c755b8c2dc85d9e917a31e59d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cfa3b7cd9c285d73d0601a5262f946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad2cfa3b7cd9c285d73d0601a5262f946">MSR_PENTIUM_4_MCG_R10</a>&#160;&#160;&#160;0x00000192</td></tr>
<tr class="separator:ad2cfa3b7cd9c285d73d0601a5262f946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a36404374b84b7af6893a1408979fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5a36404374b84b7af6893a1408979fe2">MSR_PENTIUM_4_MCG_R11</a>&#160;&#160;&#160;0x00000193</td></tr>
<tr class="separator:a5a36404374b84b7af6893a1408979fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417098b78dfbc9fb7b9c7387c40212cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a417098b78dfbc9fb7b9c7387c40212cb">MSR_PENTIUM_4_MCG_R12</a>&#160;&#160;&#160;0x00000194</td></tr>
<tr class="separator:a417098b78dfbc9fb7b9c7387c40212cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed374d1404e9b97aa84f672aec729fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a1ed374d1404e9b97aa84f672aec729fc">MSR_PENTIUM_4_MCG_R13</a>&#160;&#160;&#160;0x00000195</td></tr>
<tr class="separator:a1ed374d1404e9b97aa84f672aec729fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a221bb0fe017fe544f9ec412e0441069f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a221bb0fe017fe544f9ec412e0441069f">MSR_PENTIUM_4_MCG_R14</a>&#160;&#160;&#160;0x00000196</td></tr>
<tr class="separator:a221bb0fe017fe544f9ec412e0441069f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1bbff96734f0f239bacd02951f478d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abd1bbff96734f0f239bacd02951f478d">MSR_PENTIUM_4_MCG_R15</a>&#160;&#160;&#160;0x00000197</td></tr>
<tr class="separator:abd1bbff96734f0f239bacd02951f478d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0b3fb1cc98c09e06dbc6babd8a3516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#adc0b3fb1cc98c09e06dbc6babd8a3516">MSR_PENTIUM_4_THERM2_CTL</a>&#160;&#160;&#160;0x0000019D</td></tr>
<tr class="separator:adc0b3fb1cc98c09e06dbc6babd8a3516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1072955361ade219fbe690a151be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abe1072955361ade219fbe690a151be84">MSR_PENTIUM_4_IA32_MISC_ENABLE</a>&#160;&#160;&#160;0x000001A0</td></tr>
<tr class="separator:abe1072955361ade219fbe690a151be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca8ef7310ac8ca2f9947ec23a261265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a7ca8ef7310ac8ca2f9947ec23a261265">MSR_PENTIUM_4_PLATFORM_BRV</a>&#160;&#160;&#160;0x000001A1</td></tr>
<tr class="separator:a7ca8ef7310ac8ca2f9947ec23a261265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2351d805885238449abe35979c8ca75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa2351d805885238449abe35979c8ca75">MSR_PENTIUM_4_LER_FROM_LIP</a>&#160;&#160;&#160;0x000001D7</td></tr>
<tr class="separator:aa2351d805885238449abe35979c8ca75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8367d4ef203f654495c874b406b6b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#acc8367d4ef203f654495c874b406b6b5">MSR_PENTIUM_4_LER_TO_LIP</a>&#160;&#160;&#160;0x000001D8</td></tr>
<tr class="separator:acc8367d4ef203f654495c874b406b6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44be88bcfb57f6f192c2e697384da9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad44be88bcfb57f6f192c2e697384da9b">MSR_PENTIUM_4_DEBUGCTLA</a>&#160;&#160;&#160;0x000001D9</td></tr>
<tr class="separator:ad44be88bcfb57f6f192c2e697384da9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34228fda97bcac8509da342f06209741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a34228fda97bcac8509da342f06209741">MSR_PENTIUM_4_LASTBRANCH_TOS</a>&#160;&#160;&#160;0x000001DA</td></tr>
<tr class="separator:a34228fda97bcac8509da342f06209741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66dd74de1888b723fdba20e99bfcf292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a66dd74de1888b723fdba20e99bfcf292">MSR_PENTIUM_4_BSU_ESCR0</a>&#160;&#160;&#160;0x000003A0</td></tr>
<tr class="separator:a66dd74de1888b723fdba20e99bfcf292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc155d4f7737d8d13fe6eaf44db91ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6dc155d4f7737d8d13fe6eaf44db91ec">MSR_PENTIUM_4_BSU_ESCR1</a>&#160;&#160;&#160;0x000003A1</td></tr>
<tr class="separator:a6dc155d4f7737d8d13fe6eaf44db91ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d6ece98f8a16e7cc4202c1cfd96008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a84d6ece98f8a16e7cc4202c1cfd96008">MSR_PENTIUM_4_FSB_ESCR0</a>&#160;&#160;&#160;0x000003A2</td></tr>
<tr class="separator:a84d6ece98f8a16e7cc4202c1cfd96008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaeba1c3013cff077f5fc885ddf44481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aeaeba1c3013cff077f5fc885ddf44481">MSR_PENTIUM_4_FSB_ESCR1</a>&#160;&#160;&#160;0x000003A3</td></tr>
<tr class="separator:aeaeba1c3013cff077f5fc885ddf44481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23606fdb7d18fc061d7e48c2d4afe4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a23606fdb7d18fc061d7e48c2d4afe4a9">MSR_PENTIUM_4_FIRM_ESCR0</a>&#160;&#160;&#160;0x000003A4</td></tr>
<tr class="separator:a23606fdb7d18fc061d7e48c2d4afe4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4198f1cefbd09e82de6e87b548e62ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae4198f1cefbd09e82de6e87b548e62ca">MSR_PENTIUM_4_FIRM_ESCR1</a>&#160;&#160;&#160;0x000003A5</td></tr>
<tr class="separator:ae4198f1cefbd09e82de6e87b548e62ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cba2c8125714426e99ef21a98d6dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a78cba2c8125714426e99ef21a98d6dca">MSR_PENTIUM_4_FLAME_ESCR0</a>&#160;&#160;&#160;0x000003A6</td></tr>
<tr class="separator:a78cba2c8125714426e99ef21a98d6dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e235a82ae2ccd3ac59a16c9d2602ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a13e235a82ae2ccd3ac59a16c9d2602ca">MSR_PENTIUM_4_FLAME_ESCR1</a>&#160;&#160;&#160;0x000003A7</td></tr>
<tr class="separator:a13e235a82ae2ccd3ac59a16c9d2602ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c6170d8e9086cabada4c653d0aa803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af3c6170d8e9086cabada4c653d0aa803">MSR_PENTIUM_4_DAC_ESCR0</a>&#160;&#160;&#160;0x000003A8</td></tr>
<tr class="separator:af3c6170d8e9086cabada4c653d0aa803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb0817d299d1de075b76bc3471bf324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a4cb0817d299d1de075b76bc3471bf324">MSR_PENTIUM_4_DAC_ESCR1</a>&#160;&#160;&#160;0x000003A9</td></tr>
<tr class="separator:a4cb0817d299d1de075b76bc3471bf324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9b000611f7c65e630deff7b5446717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abf9b000611f7c65e630deff7b5446717">MSR_PENTIUM_4_MOB_ESCR0</a>&#160;&#160;&#160;0x000003AA</td></tr>
<tr class="separator:abf9b000611f7c65e630deff7b5446717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf475fa6e8314422ab365bde3139a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#afaf475fa6e8314422ab365bde3139a49">MSR_PENTIUM_4_MOB_ESCR1</a>&#160;&#160;&#160;0x000003AB</td></tr>
<tr class="separator:afaf475fa6e8314422ab365bde3139a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd6db099a372c1021755fe8e3f995ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aefd6db099a372c1021755fe8e3f995ef">MSR_PENTIUM_4_PMH_ESCR0</a>&#160;&#160;&#160;0x000003AC</td></tr>
<tr class="separator:aefd6db099a372c1021755fe8e3f995ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788007383d5a6cfc03448f2e1c44af8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a788007383d5a6cfc03448f2e1c44af8e">MSR_PENTIUM_4_PMH_ESCR1</a>&#160;&#160;&#160;0x000003AD</td></tr>
<tr class="separator:a788007383d5a6cfc03448f2e1c44af8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4182689682acfe40180438fadd49950e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a4182689682acfe40180438fadd49950e">MSR_PENTIUM_4_SAAT_ESCR0</a>&#160;&#160;&#160;0x000003AE</td></tr>
<tr class="separator:a4182689682acfe40180438fadd49950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04fc1a81e9c3cf08003d64a691a23ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad04fc1a81e9c3cf08003d64a691a23ab">MSR_PENTIUM_4_SAAT_ESCR1</a>&#160;&#160;&#160;0x000003AF</td></tr>
<tr class="separator:ad04fc1a81e9c3cf08003d64a691a23ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc6041abd3b966eb0d40d1653e27c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6dc6041abd3b966eb0d40d1653e27c92">MSR_PENTIUM_4_U2L_ESCR0</a>&#160;&#160;&#160;0x000003B0</td></tr>
<tr class="separator:a6dc6041abd3b966eb0d40d1653e27c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5491094e9edfd06bde8ee90e70da0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5491094e9edfd06bde8ee90e70da0f70">MSR_PENTIUM_4_U2L_ESCR1</a>&#160;&#160;&#160;0x000003B1</td></tr>
<tr class="separator:a5491094e9edfd06bde8ee90e70da0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31649b3d6257f520422b5d379cd1aa15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a31649b3d6257f520422b5d379cd1aa15">MSR_PENTIUM_4_BPU_ESCR0</a>&#160;&#160;&#160;0x000003B2</td></tr>
<tr class="separator:a31649b3d6257f520422b5d379cd1aa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f126d40c2f173b056505cc7f667b437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a9f126d40c2f173b056505cc7f667b437">MSR_PENTIUM_4_BPU_ESCR1</a>&#160;&#160;&#160;0x000003B3</td></tr>
<tr class="separator:a9f126d40c2f173b056505cc7f667b437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc292045e7caadade71d6cc40e88c045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abc292045e7caadade71d6cc40e88c045">MSR_PENTIUM_4_IS_ESCR0</a>&#160;&#160;&#160;0x000003B4</td></tr>
<tr class="separator:abc292045e7caadade71d6cc40e88c045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511dd483e6a55b5635fc352a3420a11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a511dd483e6a55b5635fc352a3420a11b">MSR_PENTIUM_4_IS_ESCR1</a>&#160;&#160;&#160;0x000003B5</td></tr>
<tr class="separator:a511dd483e6a55b5635fc352a3420a11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfbca4ab7834df40eda3a525bc1c6d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aadfbca4ab7834df40eda3a525bc1c6d9">MSR_PENTIUM_4_ITLB_ESCR0</a>&#160;&#160;&#160;0x000003B6</td></tr>
<tr class="separator:aadfbca4ab7834df40eda3a525bc1c6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58dc91c19d73473c05007c435138e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af58dc91c19d73473c05007c435138e00">MSR_PENTIUM_4_ITLB_ESCR1</a>&#160;&#160;&#160;0x000003B7</td></tr>
<tr class="separator:af58dc91c19d73473c05007c435138e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61864b89cb995563619095f2926e3678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a61864b89cb995563619095f2926e3678">MSR_PENTIUM_4_CRU_ESCR0</a>&#160;&#160;&#160;0x000003B8</td></tr>
<tr class="separator:a61864b89cb995563619095f2926e3678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e193eae3d5f8e6e4b7181f76681d347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5e193eae3d5f8e6e4b7181f76681d347">MSR_PENTIUM_4_CRU_ESCR1</a>&#160;&#160;&#160;0x000003B9</td></tr>
<tr class="separator:a5e193eae3d5f8e6e4b7181f76681d347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9622c344aee119fdb6a2667262611f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a9622c344aee119fdb6a2667262611f2c">MSR_PENTIUM_4_IQ_ESCR0</a>&#160;&#160;&#160;0x000003BA</td></tr>
<tr class="separator:a9622c344aee119fdb6a2667262611f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7068e85f1db6754f2eed26d19374c993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a7068e85f1db6754f2eed26d19374c993">MSR_PENTIUM_4_IQ_ESCR1</a>&#160;&#160;&#160;0x000003BB</td></tr>
<tr class="separator:a7068e85f1db6754f2eed26d19374c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77939b75369ca84c6383fa49a95dffda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a77939b75369ca84c6383fa49a95dffda">MSR_PENTIUM_4_RAT_ESCR0</a>&#160;&#160;&#160;0x000003BC</td></tr>
<tr class="separator:a77939b75369ca84c6383fa49a95dffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40486af79c8b398ddb6a10f310b3987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa40486af79c8b398ddb6a10f310b3987">MSR_PENTIUM_4_RAT_ESCR1</a>&#160;&#160;&#160;0x000003BD</td></tr>
<tr class="separator:aa40486af79c8b398ddb6a10f310b3987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a31e748f24e26ddea357f7886bb0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a26a31e748f24e26ddea357f7886bb0a4">MSR_PENTIUM_4_SSU_ESCR0</a>&#160;&#160;&#160;0x000003BE</td></tr>
<tr class="separator:a26a31e748f24e26ddea357f7886bb0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b19dcf49e074b0b4d35b064bd78d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a71b19dcf49e074b0b4d35b064bd78d08">MSR_PENTIUM_4_MS_ESCR0</a>&#160;&#160;&#160;0x000003C0</td></tr>
<tr class="separator:a71b19dcf49e074b0b4d35b064bd78d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9850486af2544f15bcdd715b37bd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a0a9850486af2544f15bcdd715b37bd25">MSR_PENTIUM_4_MS_ESCR1</a>&#160;&#160;&#160;0x000003C1</td></tr>
<tr class="separator:a0a9850486af2544f15bcdd715b37bd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc56ccae07efb1514341903348d00e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#afcc56ccae07efb1514341903348d00e8">MSR_PENTIUM_4_TBPU_ESCR0</a>&#160;&#160;&#160;0x000003C2</td></tr>
<tr class="separator:afcc56ccae07efb1514341903348d00e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100bdc84e5fc4a7895c323494a57ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a100bdc84e5fc4a7895c323494a57ec0d">MSR_PENTIUM_4_TBPU_ESCR1</a>&#160;&#160;&#160;0x000003C3</td></tr>
<tr class="separator:a100bdc84e5fc4a7895c323494a57ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69a265aa7bc32cd5c93f6d46ecba899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa69a265aa7bc32cd5c93f6d46ecba899">MSR_PENTIUM_4_TC_ESCR0</a>&#160;&#160;&#160;0x000003C4</td></tr>
<tr class="separator:aa69a265aa7bc32cd5c93f6d46ecba899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885f1dbc9fdba67719965b310783311c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a885f1dbc9fdba67719965b310783311c">MSR_PENTIUM_4_TC_ESCR1</a>&#160;&#160;&#160;0x000003C5</td></tr>
<tr class="separator:a885f1dbc9fdba67719965b310783311c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8297e95ae12918ffd20099ff724146d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae8297e95ae12918ffd20099ff724146d">MSR_PENTIUM_4_IX_ESCR0</a>&#160;&#160;&#160;0x000003C8</td></tr>
<tr class="separator:ae8297e95ae12918ffd20099ff724146d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62e714df5b7c55abaaab588bf9324ac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a62e714df5b7c55abaaab588bf9324ac5">MSR_PENTIUM_4_IX_ESCR1</a>&#160;&#160;&#160;0x000003C9</td></tr>
<tr class="separator:a62e714df5b7c55abaaab588bf9324ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6b3dffabeaed284f43cf12296a9eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abf6b3dffabeaed284f43cf12296a9eed">MSR_PENTIUM_4_TC_PRECISE_EVENT</a>&#160;&#160;&#160;0x000003F0</td></tr>
<tr class="separator:abf6b3dffabeaed284f43cf12296a9eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d1a5afe062815f950e0fee072854a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ab9d1a5afe062815f950e0fee072854a0">MSR_PENTIUM_4_PEBS_ENABLE</a>&#160;&#160;&#160;0x000003F1</td></tr>
<tr class="separator:ab9d1a5afe062815f950e0fee072854a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e8b75c47e082e9596a4b8e7e58ee4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae4e8b75c47e082e9596a4b8e7e58ee4b">MSR_PENTIUM_4_PEBS_MATRIX_VERT</a>&#160;&#160;&#160;0x000003F2</td></tr>
<tr class="separator:ae4e8b75c47e082e9596a4b8e7e58ee4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08c114b74a10f3c97a38b20efd7b468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa08c114b74a10f3c97a38b20efd7b468">MSR_PENTIUM_4_IFSB_BUSQ0</a>&#160;&#160;&#160;0x000107CC</td></tr>
<tr class="separator:aa08c114b74a10f3c97a38b20efd7b468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4612b8743edfdba734d273035a8d202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae4612b8743edfdba734d273035a8d202">MSR_PENTIUM_4_IFSB_BUSQ1</a>&#160;&#160;&#160;0x000107CD</td></tr>
<tr class="separator:ae4612b8743edfdba734d273035a8d202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeb10c5f58d8e57692104076dcd645a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#adeb10c5f58d8e57692104076dcd645a7">MSR_PENTIUM_4_IFSB_SNPQ0</a>&#160;&#160;&#160;0x000107CE</td></tr>
<tr class="separator:adeb10c5f58d8e57692104076dcd645a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3420c1835980149d8708b339be7fbf65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3420c1835980149d8708b339be7fbf65">MSR_PENTIUM_4_IFSB_SNPQ1</a>&#160;&#160;&#160;0x000107CF</td></tr>
<tr class="separator:a3420c1835980149d8708b339be7fbf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f25fe56fb99b25f4b6a2852789c3ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a0f25fe56fb99b25f4b6a2852789c3ff8">MSR_PENTIUM_4_EFSB_DRDY0</a>&#160;&#160;&#160;0x000107D0</td></tr>
<tr class="separator:a0f25fe56fb99b25f4b6a2852789c3ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0ef93bbc485139ebcbc1b876158bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6c0ef93bbc485139ebcbc1b876158bc3">MSR_PENTIUM_4_EFSB_DRDY1</a>&#160;&#160;&#160;0x000107D1</td></tr>
<tr class="separator:a6c0ef93bbc485139ebcbc1b876158bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac994ce55263748ec9d2f34c0521a6069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ac994ce55263748ec9d2f34c0521a6069">MSR_PENTIUM_4_IFSB_CTL6</a>&#160;&#160;&#160;0x000107D2</td></tr>
<tr class="separator:ac994ce55263748ec9d2f34c0521a6069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d4bf6d9b265bd63b5df92760013f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a86d4bf6d9b265bd63b5df92760013f7e">MSR_PENTIUM_4_IFSB_CNTR7</a>&#160;&#160;&#160;0x000107D3</td></tr>
<tr class="separator:a86d4bf6d9b265bd63b5df92760013f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ebaacfb046ec57feda070abfa26c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae0ebaacfb046ec57feda070abfa26c70">MSR_PENTIUM_4_EMON_L3_CTR_CTL0</a>&#160;&#160;&#160;0x000107CC</td></tr>
<tr class="separator:ae0ebaacfb046ec57feda070abfa26c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcb43d0c4812d6c5874bf9657b7985b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aedcb43d0c4812d6c5874bf9657b7985b">MSR_PENTIUM_4_EMON_L3_CTR_CTL1</a>&#160;&#160;&#160;0x000107CD</td></tr>
<tr class="separator:aedcb43d0c4812d6c5874bf9657b7985b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0037238ad294ecb4ec436adb3bb19dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a0037238ad294ecb4ec436adb3bb19dcc">MSR_PENTIUM_4_EMON_L3_CTR_CTL2</a>&#160;&#160;&#160;0x000107CE</td></tr>
<tr class="separator:a0037238ad294ecb4ec436adb3bb19dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af92d5a68bd14b9c8376e53b46f5f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5af92d5a68bd14b9c8376e53b46f5f38">MSR_PENTIUM_4_EMON_L3_CTR_CTL3</a>&#160;&#160;&#160;0x000107CF</td></tr>
<tr class="separator:a5af92d5a68bd14b9c8376e53b46f5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8192723a0ccaf8765164a2b3770aa8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8192723a0ccaf8765164a2b3770aa8e6">MSR_PENTIUM_4_EMON_L3_CTR_CTL4</a>&#160;&#160;&#160;0x000107D0</td></tr>
<tr class="separator:a8192723a0ccaf8765164a2b3770aa8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d126a38f3fa8aabd69e1ec57844b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a97d126a38f3fa8aabd69e1ec57844b6b">MSR_PENTIUM_4_EMON_L3_CTR_CTL5</a>&#160;&#160;&#160;0x000107D1</td></tr>
<tr class="separator:a97d126a38f3fa8aabd69e1ec57844b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad785f0651a4162d534253ee513dd2230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad785f0651a4162d534253ee513dd2230">MSR_PENTIUM_4_EMON_L3_CTR_CTL6</a>&#160;&#160;&#160;0x000107D2</td></tr>
<tr class="separator:ad785f0651a4162d534253ee513dd2230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadbf1522992e07bccbe36ddfc31da03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#acadbf1522992e07bccbe36ddfc31da03">MSR_PENTIUM_4_EMON_L3_CTR_CTL7</a>&#160;&#160;&#160;0x000107D3</td></tr>
<tr class="separator:acadbf1522992e07bccbe36ddfc31da03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac67f602e3b708a29e8a50c6f73f40d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>&#160;&#160;&#160;0x000001DB</td></tr>
<tr class="separator:ac67f602e3b708a29e8a50c6f73f40d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2538ae45aecc31b5bcbc7e7417302f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a2538ae45aecc31b5bcbc7e7417302f25">MSR_PENTIUM_4_LASTBRANCH_1</a>&#160;&#160;&#160;0x000001DC</td></tr>
<tr class="separator:a2538ae45aecc31b5bcbc7e7417302f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40cd5f6f3bec9897ebb88963c5f40ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa40cd5f6f3bec9897ebb88963c5f40ef">MSR_PENTIUM_4_LASTBRANCH_2</a>&#160;&#160;&#160;0x000001DD</td></tr>
<tr class="separator:aa40cd5f6f3bec9897ebb88963c5f40ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1438a881c586bff0ea2f364cb74fe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae1438a881c586bff0ea2f364cb74fe02">MSR_PENTIUM_4_LASTBRANCH_3</a>&#160;&#160;&#160;0x000001DE</td></tr>
<tr class="separator:ae1438a881c586bff0ea2f364cb74fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5d627e9cd7b99bb5c469627e90babec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr class="separator:a5d627e9cd7b99bb5c469627e90babec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7400b2e97935797e4bcabdccf37ee719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a7400b2e97935797e4bcabdccf37ee719">MSR_PENTIUM_4_BPU_COUNTER1</a>&#160;&#160;&#160;0x00000301</td></tr>
<tr class="separator:a7400b2e97935797e4bcabdccf37ee719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1377e2e02a9fdaa6fab6e924f2f371d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a1377e2e02a9fdaa6fab6e924f2f371d2">MSR_PENTIUM_4_BPU_COUNTER2</a>&#160;&#160;&#160;0x00000302</td></tr>
<tr class="separator:a1377e2e02a9fdaa6fab6e924f2f371d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9608ed6584ee2c1320fd9fa96dbdb3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a9608ed6584ee2c1320fd9fa96dbdb3e1">MSR_PENTIUM_4_BPU_COUNTER3</a>&#160;&#160;&#160;0x00000303</td></tr>
<tr class="separator:a9608ed6584ee2c1320fd9fa96dbdb3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0774ee062df4107401ffa494d1653ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>&#160;&#160;&#160;0x00000304</td></tr>
<tr class="separator:a0774ee062df4107401ffa494d1653ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5328589eae74b2a89d0ab74785440a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5328589eae74b2a89d0ab74785440a82">MSR_PENTIUM_4_MS_COUNTER1</a>&#160;&#160;&#160;0x00000305</td></tr>
<tr class="separator:a5328589eae74b2a89d0ab74785440a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ba33b623cbd13c3818ad0519917ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af8ba33b623cbd13c3818ad0519917ee0">MSR_PENTIUM_4_MS_COUNTER2</a>&#160;&#160;&#160;0x00000306</td></tr>
<tr class="separator:af8ba33b623cbd13c3818ad0519917ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a629af81c2da20b0305e6650e0526a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af1a629af81c2da20b0305e6650e0526a">MSR_PENTIUM_4_MS_COUNTER3</a>&#160;&#160;&#160;0x00000307</td></tr>
<tr class="separator:af1a629af81c2da20b0305e6650e0526a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a95fe77414bf4e7e0fb5f533e7555fec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>&#160;&#160;&#160;0x00000308</td></tr>
<tr class="separator:a95fe77414bf4e7e0fb5f533e7555fec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd6bda5000eca15cac607524425d2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aecd6bda5000eca15cac607524425d2bb">MSR_PENTIUM_4_FLAME_COUNTER1</a>&#160;&#160;&#160;0x00000309</td></tr>
<tr class="separator:aecd6bda5000eca15cac607524425d2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981d15f8d5a3ac90ca0ed0ef235f82e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a981d15f8d5a3ac90ca0ed0ef235f82e6">MSR_PENTIUM_4_FLAME_COUNTER2</a>&#160;&#160;&#160;0x0000030A</td></tr>
<tr class="separator:a981d15f8d5a3ac90ca0ed0ef235f82e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1819dcd97947b9f18a452f8db04a48f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a1819dcd97947b9f18a452f8db04a48f4">MSR_PENTIUM_4_FLAME_COUNTER3</a>&#160;&#160;&#160;0x0000030B</td></tr>
<tr class="separator:a1819dcd97947b9f18a452f8db04a48f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae19848267f69dec21af66ad3a8a3ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>&#160;&#160;&#160;0x0000030C</td></tr>
<tr class="separator:ae19848267f69dec21af66ad3a8a3ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd66b84f2450a42722b18d8773b26ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#acd66b84f2450a42722b18d8773b26ae3">MSR_PENTIUM_4_IQ_COUNTER1</a>&#160;&#160;&#160;0x0000030D</td></tr>
<tr class="separator:acd66b84f2450a42722b18d8773b26ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac37d0dac0a174107547521da412ef0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aac37d0dac0a174107547521da412ef0a">MSR_PENTIUM_4_IQ_COUNTER2</a>&#160;&#160;&#160;0x0000030E</td></tr>
<tr class="separator:aac37d0dac0a174107547521da412ef0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dca187e1108fce9fa9c4b21325b0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a79dca187e1108fce9fa9c4b21325b0c9">MSR_PENTIUM_4_IQ_COUNTER3</a>&#160;&#160;&#160;0x0000030F</td></tr>
<tr class="separator:a79dca187e1108fce9fa9c4b21325b0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c6b020fb4e385e96f9245d4f59c5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a29c6b020fb4e385e96f9245d4f59c5cf">MSR_PENTIUM_4_IQ_COUNTER4</a>&#160;&#160;&#160;0x00000310</td></tr>
<tr class="separator:a29c6b020fb4e385e96f9245d4f59c5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa778c1dafb5e71e6ed984020becc0595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa778c1dafb5e71e6ed984020becc0595">MSR_PENTIUM_4_IQ_COUNTER5</a>&#160;&#160;&#160;0x00000311</td></tr>
<tr class="separator:aa778c1dafb5e71e6ed984020becc0595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a3ee3d9f162e5c11b78dfb04bfe9cefdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>&#160;&#160;&#160;0x00000360</td></tr>
<tr class="separator:a3ee3d9f162e5c11b78dfb04bfe9cefdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa365faf935dc03f40a7087fc026ae495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa365faf935dc03f40a7087fc026ae495">MSR_PENTIUM_4_BPU_CCCR1</a>&#160;&#160;&#160;0x00000361</td></tr>
<tr class="separator:aa365faf935dc03f40a7087fc026ae495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2da66fd7b8cc05959f2d44c414f5c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ad2da66fd7b8cc05959f2d44c414f5c5c">MSR_PENTIUM_4_BPU_CCCR2</a>&#160;&#160;&#160;0x00000362</td></tr>
<tr class="separator:ad2da66fd7b8cc05959f2d44c414f5c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3d77bcf7485a1c2fae4e81072a673a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae3d77bcf7485a1c2fae4e81072a673a3">MSR_PENTIUM_4_BPU_CCCR3</a>&#160;&#160;&#160;0x00000363</td></tr>
<tr class="separator:ae3d77bcf7485a1c2fae4e81072a673a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a6ff28e6311d571fae8f7d282c320d999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>&#160;&#160;&#160;0x00000364</td></tr>
<tr class="separator:a6ff28e6311d571fae8f7d282c320d999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8883c550f470d33bd9e1e4c6bccc618e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8883c550f470d33bd9e1e4c6bccc618e">MSR_PENTIUM_4_MS_CCCR1</a>&#160;&#160;&#160;0x00000365</td></tr>
<tr class="separator:a8883c550f470d33bd9e1e4c6bccc618e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4d789c6b553ffcb0d9100b1460d627e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af4d789c6b553ffcb0d9100b1460d627e">MSR_PENTIUM_4_MS_CCCR2</a>&#160;&#160;&#160;0x00000366</td></tr>
<tr class="separator:af4d789c6b553ffcb0d9100b1460d627e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa600924556e37db08a79b65a0cbb16c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa600924556e37db08a79b65a0cbb16c5">MSR_PENTIUM_4_MS_CCCR3</a>&#160;&#160;&#160;0x00000367</td></tr>
<tr class="separator:aa600924556e37db08a79b65a0cbb16c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a49fbc30835702f2b9188308c94badec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>&#160;&#160;&#160;0x00000368</td></tr>
<tr class="separator:a49fbc30835702f2b9188308c94badec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63845f7dd4587c189dd9a56840a04fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a63845f7dd4587c189dd9a56840a04fb7">MSR_PENTIUM_4_FLAME_CCCR1</a>&#160;&#160;&#160;0x00000369</td></tr>
<tr class="separator:a63845f7dd4587c189dd9a56840a04fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93a475820e4843cffece25632bf6c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ac93a475820e4843cffece25632bf6c87">MSR_PENTIUM_4_FLAME_CCCR2</a>&#160;&#160;&#160;0x0000036A</td></tr>
<tr class="separator:ac93a475820e4843cffece25632bf6c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1d531a91b6ba74d2fc6100f9a346c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#adb1d531a91b6ba74d2fc6100f9a346c8">MSR_PENTIUM_4_FLAME_CCCR3</a>&#160;&#160;&#160;0x0000036B</td></tr>
<tr class="separator:adb1d531a91b6ba74d2fc6100f9a346c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab9fd7366dcb647fa10ca67f732ce5ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>&#160;&#160;&#160;0x0000036C</td></tr>
<tr class="separator:ab9fd7366dcb647fa10ca67f732ce5ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1daa9a5b8f23885cb538bb90189c34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a1c1daa9a5b8f23885cb538bb90189c34">MSR_PENTIUM_4_IQ_CCCR1</a>&#160;&#160;&#160;0x0000036D</td></tr>
<tr class="separator:a1c1daa9a5b8f23885cb538bb90189c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968c94a48372e616ae8ad6efd787a077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a968c94a48372e616ae8ad6efd787a077">MSR_PENTIUM_4_IQ_CCCR2</a>&#160;&#160;&#160;0x0000036E</td></tr>
<tr class="separator:a968c94a48372e616ae8ad6efd787a077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36acfa77950ad3127598fa6f7cbe4683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a36acfa77950ad3127598fa6f7cbe4683">MSR_PENTIUM_4_IQ_CCCR3</a>&#160;&#160;&#160;0x0000036F</td></tr>
<tr class="separator:a36acfa77950ad3127598fa6f7cbe4683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3010abf588af5888b86f4bca0edae4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3010abf588af5888b86f4bca0edae4ce">MSR_PENTIUM_4_IQ_CCCR4</a>&#160;&#160;&#160;0x00000370</td></tr>
<tr class="separator:a3010abf588af5888b86f4bca0edae4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf8a42f90a147d0e60f1aaece5c8ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a4cf8a42f90a147d0e60f1aaece5c8ed0">MSR_PENTIUM_4_IQ_CCCR5</a>&#160;&#160;&#160;0x00000371</td></tr>
<tr class="separator:a4cf8a42f90a147d0e60f1aaece5c8ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae276550799e5a65cb67bca0b818d9dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>&#160;&#160;&#160;0x000003CA</td></tr>
<tr class="separator:ae276550799e5a65cb67bca0b818d9dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809cb6a5c1d20a03ec2092d3343a8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a809cb6a5c1d20a03ec2092d3343a8889">MSR_PENTIUM_4_ALF_ESCR1</a>&#160;&#160;&#160;0x000003CB</td></tr>
<tr class="separator:a809cb6a5c1d20a03ec2092d3343a8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98616c5897ce7315939ebf2311f8f7be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a98616c5897ce7315939ebf2311f8f7be">MSR_PENTIUM_4_CRU_ESCR2</a>&#160;&#160;&#160;0x000003CC</td></tr>
<tr class="separator:a98616c5897ce7315939ebf2311f8f7be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9ec371b8a07bf78b3993c7a327a3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#add9ec371b8a07bf78b3993c7a327a3d5">MSR_PENTIUM_4_CRU_ESCR3</a>&#160;&#160;&#160;0x000003CD</td></tr>
<tr class="separator:add9ec371b8a07bf78b3993c7a327a3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fe4d9bca9256b872da7de5f68e52d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3fe4d9bca9256b872da7de5f68e52d32">MSR_PENTIUM_4_CRU_ESCR4</a>&#160;&#160;&#160;0x000003E0</td></tr>
<tr class="separator:a3fe4d9bca9256b872da7de5f68e52d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c219bc913a40aea66c824d1f563d2cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a5c219bc913a40aea66c824d1f563d2cd">MSR_PENTIUM_4_CRU_ESCR5</a>&#160;&#160;&#160;0x000003E1</td></tr>
<tr class="separator:a5c219bc913a40aea66c824d1f563d2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a12a8991fe9b17c89243bb57aa5330fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>&#160;&#160;&#160;0x00000680</td></tr>
<tr class="separator:a12a8991fe9b17c89243bb57aa5330fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4922599180e4c34141196d7e53aafc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ab4922599180e4c34141196d7e53aafc0">MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP</a>&#160;&#160;&#160;0x00000681</td></tr>
<tr class="separator:ab4922599180e4c34141196d7e53aafc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e682b6c2d55d23ed319448fcd37ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a36e682b6c2d55d23ed319448fcd37ac3">MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP</a>&#160;&#160;&#160;0x00000682</td></tr>
<tr class="separator:a36e682b6c2d55d23ed319448fcd37ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6532b12af4ef20f6b09d659d3a9db9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ab6532b12af4ef20f6b09d659d3a9db9d">MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP</a>&#160;&#160;&#160;0x00000683</td></tr>
<tr class="separator:ab6532b12af4ef20f6b09d659d3a9db9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada25478984cea2148aaaf454780816e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ada25478984cea2148aaaf454780816e5">MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP</a>&#160;&#160;&#160;0x00000684</td></tr>
<tr class="separator:ada25478984cea2148aaaf454780816e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12248e8e164751cbe6347e9e427fc153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a12248e8e164751cbe6347e9e427fc153">MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP</a>&#160;&#160;&#160;0x00000685</td></tr>
<tr class="separator:a12248e8e164751cbe6347e9e427fc153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03d7075cbf59030ddbc4fa7840ac024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af03d7075cbf59030ddbc4fa7840ac024">MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP</a>&#160;&#160;&#160;0x00000686</td></tr>
<tr class="separator:af03d7075cbf59030ddbc4fa7840ac024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8ba685769170c22c9acda37d5c312f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aef8ba685769170c22c9acda37d5c312f">MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP</a>&#160;&#160;&#160;0x00000687</td></tr>
<tr class="separator:aef8ba685769170c22c9acda37d5c312f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb347e73d0d9603703ba6b21e6dddd77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#acb347e73d0d9603703ba6b21e6dddd77">MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP</a>&#160;&#160;&#160;0x00000688</td></tr>
<tr class="separator:acb347e73d0d9603703ba6b21e6dddd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d0e4d7a719c09b956bb86b95fdaf23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#aa7d0e4d7a719c09b956bb86b95fdaf23">MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP</a>&#160;&#160;&#160;0x00000689</td></tr>
<tr class="separator:aa7d0e4d7a719c09b956bb86b95fdaf23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5f55313524e70c0f48439e3d9336a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6f5f55313524e70c0f48439e3d9336a8">MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP</a>&#160;&#160;&#160;0x0000068A</td></tr>
<tr class="separator:a6f5f55313524e70c0f48439e3d9336a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe739bc061d1533d84de45659f7728ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#afe739bc061d1533d84de45659f7728ab">MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP</a>&#160;&#160;&#160;0x0000068B</td></tr>
<tr class="separator:afe739bc061d1533d84de45659f7728ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac128bc220a0e98c286fbd4fe3ddb573e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ac128bc220a0e98c286fbd4fe3ddb573e">MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP</a>&#160;&#160;&#160;0x0000068C</td></tr>
<tr class="separator:ac128bc220a0e98c286fbd4fe3ddb573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc4b3042a0bd868d45ccaa7ff5b11cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a6bc4b3042a0bd868d45ccaa7ff5b11cd">MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP</a>&#160;&#160;&#160;0x0000068D</td></tr>
<tr class="separator:a6bc4b3042a0bd868d45ccaa7ff5b11cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b98758dd073a01b05db58be7e8e3f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a67b98758dd073a01b05db58be7e8e3f3">MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP</a>&#160;&#160;&#160;0x0000068E</td></tr>
<tr class="separator:a67b98758dd073a01b05db58be7e8e3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c30db4f1f209ce4fffc6998c647afc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3c30db4f1f209ce4fffc6998c647afc4">MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP</a>&#160;&#160;&#160;0x0000068F</td></tr>
<tr class="separator:a3c30db4f1f209ce4fffc6998c647afc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a8daa05c082c71aeb441ee2e9cf17604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>&#160;&#160;&#160;0x000006C0</td></tr>
<tr class="separator:a8daa05c082c71aeb441ee2e9cf17604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba734fba5edf4a23da32fbb3e6c5ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a3ba734fba5edf4a23da32fbb3e6c5ab8">MSR_PENTIUM_4_LASTBRANCH_1_TO_IP</a>&#160;&#160;&#160;0x000006C1</td></tr>
<tr class="separator:a3ba734fba5edf4a23da32fbb3e6c5ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a068e2643372380cefd46bc0b4c8ba62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a068e2643372380cefd46bc0b4c8ba62b">MSR_PENTIUM_4_LASTBRANCH_2_TO_IP</a>&#160;&#160;&#160;0x000006C2</td></tr>
<tr class="separator:a068e2643372380cefd46bc0b4c8ba62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af931b12ea4bf28b1112eaf429662b64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af931b12ea4bf28b1112eaf429662b64a">MSR_PENTIUM_4_LASTBRANCH_3_TO_IP</a>&#160;&#160;&#160;0x000006C3</td></tr>
<tr class="separator:af931b12ea4bf28b1112eaf429662b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008a585d88b52d40756f118f757f1e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a008a585d88b52d40756f118f757f1e35">MSR_PENTIUM_4_LASTBRANCH_4_TO_IP</a>&#160;&#160;&#160;0x000006C4</td></tr>
<tr class="separator:a008a585d88b52d40756f118f757f1e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fee1ca1e0db5b84313380ec04783125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a9fee1ca1e0db5b84313380ec04783125">MSR_PENTIUM_4_LASTBRANCH_5_TO_IP</a>&#160;&#160;&#160;0x000006C5</td></tr>
<tr class="separator:a9fee1ca1e0db5b84313380ec04783125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d1a2df1103b3a10f22794fe64e8d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a48d1a2df1103b3a10f22794fe64e8d60">MSR_PENTIUM_4_LASTBRANCH_6_TO_IP</a>&#160;&#160;&#160;0x000006C6</td></tr>
<tr class="separator:a48d1a2df1103b3a10f22794fe64e8d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af249401657d2c3fd7c2f24ba3d4feae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#af249401657d2c3fd7c2f24ba3d4feae5">MSR_PENTIUM_4_LASTBRANCH_7_TO_IP</a>&#160;&#160;&#160;0x000006C7</td></tr>
<tr class="separator:af249401657d2c3fd7c2f24ba3d4feae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3eefc55b114eb78651ba84c7fa74372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#ae3eefc55b114eb78651ba84c7fa74372">MSR_PENTIUM_4_LASTBRANCH_8_TO_IP</a>&#160;&#160;&#160;0x000006C8</td></tr>
<tr class="separator:ae3eefc55b114eb78651ba84c7fa74372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26212b1a71f0dff39092d52c5d129588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a26212b1a71f0dff39092d52c5d129588">MSR_PENTIUM_4_LASTBRANCH_9_TO_IP</a>&#160;&#160;&#160;0x000006C9</td></tr>
<tr class="separator:a26212b1a71f0dff39092d52c5d129588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2978735cdab0add10e42bc044c07f0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a2978735cdab0add10e42bc044c07f0e4">MSR_PENTIUM_4_LASTBRANCH_10_TO_IP</a>&#160;&#160;&#160;0x000006CA</td></tr>
<tr class="separator:a2978735cdab0add10e42bc044c07f0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4fe877f4c8a0aba70f8e2ed9cf7045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a8b4fe877f4c8a0aba70f8e2ed9cf7045">MSR_PENTIUM_4_LASTBRANCH_11_TO_IP</a>&#160;&#160;&#160;0x000006CB</td></tr>
<tr class="separator:a8b4fe877f4c8a0aba70f8e2ed9cf7045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a491fc829244b9e5cb19f89ee7c8ff996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a491fc829244b9e5cb19f89ee7c8ff996">MSR_PENTIUM_4_LASTBRANCH_12_TO_IP</a>&#160;&#160;&#160;0x000006CC</td></tr>
<tr class="separator:a491fc829244b9e5cb19f89ee7c8ff996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af65a88071386c82a3088e79bc188b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#a1af65a88071386c82a3088e79bc188b5">MSR_PENTIUM_4_LASTBRANCH_13_TO_IP</a>&#160;&#160;&#160;0x000006CD</td></tr>
<tr class="separator:a1af65a88071386c82a3088e79bc188b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6b7a459412d1d973d19202773cd9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#add6b7a459412d1d973d19202773cd9d1">MSR_PENTIUM_4_LASTBRANCH_14_TO_IP</a>&#160;&#160;&#160;0x000006CE</td></tr>
<tr class="separator:add6b7a459412d1d973d19202773cd9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf84da95651fd0b5dba96b33f72a1166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_pentium4_msr_8h.html#abf84da95651fd0b5dba96b33f72a1166">MSR_PENTIUM_4_LASTBRANCH_15_TO_IP</a>&#160;&#160;&#160;0x000006CF</td></tr>
<tr class="separator:abf84da95651fd0b5dba96b33f72a1166"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR Definitions for Pentium(R) 4 Processors.</p>
<p>Provides defines for Machine Specific Registers(MSR) indexes. Data structures are provided for MSRs that contain one or more bit fields. If the MSR value returned is a single 32-bit or 64-bit value, then a data structure is not provided for that MSR.</p>
<p>Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.<br/>
 SPDX-License-Identifier: BSD-2-Clause-Patent</p>
<dl class="section user"><dt>Specification Reference:</dt><dd>Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 4, May 2018, Volume 4: Model-Specific-Registers (MSR) </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad0422c76bd48ca302e72417d8838aa4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IS_PENTIUM_4_PROCESSOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayFamily, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DisplayModel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(DisplayFamily == 0x0F \</div>
<div class="line">   )</div>
</div><!-- fragment --><p>Is Pentium(R) 4 Processors?</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DisplayFamily</td><td>Display Family ID </td></tr>
    <tr><td class="paramname">DisplayModel</td><td>Display Model ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">TRUE</td><td>Yes, it is. </td></tr>
    <tr><td class="paramname">FALSE</td><td>No, it isn't. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ae276550799e5a65cb67bca0b818d9dd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_ALF_ESCR0&#160;&#160;&#160;0x000003CA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a809cb6a5c1d20a03ec2092d3343a8889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_ALF_ESCR1&#160;&#160;&#160;0x000003CB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ee3d9f162e5c11b78dfb04bfe9cefdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_CCCR0&#160;&#160;&#160;0x00000360</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_CCCR0 is defined as MSR_BPU_CCCR0 in SDM. MSR_PENTIUM_4_BPU_CCCR1 is defined as MSR_BPU_CCCR1 in SDM. MSR_PENTIUM_4_BPU_CCCR2 is defined as MSR_BPU_CCCR2 in SDM. MSR_PENTIUM_4_BPU_CCCR3 is defined as MSR_BPU_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa365faf935dc03f40a7087fc026ae495"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_CCCR1&#160;&#160;&#160;0x00000361</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_CCCR0 is defined as MSR_BPU_CCCR0 in SDM. MSR_PENTIUM_4_BPU_CCCR1 is defined as MSR_BPU_CCCR1 in SDM. MSR_PENTIUM_4_BPU_CCCR2 is defined as MSR_BPU_CCCR2 in SDM. MSR_PENTIUM_4_BPU_CCCR3 is defined as MSR_BPU_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2da66fd7b8cc05959f2d44c414f5c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_CCCR2&#160;&#160;&#160;0x00000362</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_CCCR0 is defined as MSR_BPU_CCCR0 in SDM. MSR_PENTIUM_4_BPU_CCCR1 is defined as MSR_BPU_CCCR1 in SDM. MSR_PENTIUM_4_BPU_CCCR2 is defined as MSR_BPU_CCCR2 in SDM. MSR_PENTIUM_4_BPU_CCCR3 is defined as MSR_BPU_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae3d77bcf7485a1c2fae4e81072a673a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_CCCR3&#160;&#160;&#160;0x00000363</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3ee3d9f162e5c11b78dfb04bfe9cefdf">MSR_PENTIUM_4_BPU_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_CCCR0 is defined as MSR_BPU_CCCR0 in SDM. MSR_PENTIUM_4_BPU_CCCR1 is defined as MSR_BPU_CCCR1 in SDM. MSR_PENTIUM_4_BPU_CCCR2 is defined as MSR_BPU_CCCR2 in SDM. MSR_PENTIUM_4_BPU_CCCR3 is defined as MSR_BPU_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5d627e9cd7b99bb5c469627e90babec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_COUNTER0&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_COUNTER0 is defined as MSR_BPU_COUNTER0 in SDM. MSR_PENTIUM_4_BPU_COUNTER1 is defined as MSR_BPU_COUNTER1 in SDM. MSR_PENTIUM_4_BPU_COUNTER2 is defined as MSR_BPU_COUNTER2 in SDM. MSR_PENTIUM_4_BPU_COUNTER3 is defined as MSR_BPU_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7400b2e97935797e4bcabdccf37ee719"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_COUNTER1&#160;&#160;&#160;0x00000301</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_COUNTER0 is defined as MSR_BPU_COUNTER0 in SDM. MSR_PENTIUM_4_BPU_COUNTER1 is defined as MSR_BPU_COUNTER1 in SDM. MSR_PENTIUM_4_BPU_COUNTER2 is defined as MSR_BPU_COUNTER2 in SDM. MSR_PENTIUM_4_BPU_COUNTER3 is defined as MSR_BPU_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1377e2e02a9fdaa6fab6e924f2f371d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_COUNTER2&#160;&#160;&#160;0x00000302</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_COUNTER0 is defined as MSR_BPU_COUNTER0 in SDM. MSR_PENTIUM_4_BPU_COUNTER1 is defined as MSR_BPU_COUNTER1 in SDM. MSR_PENTIUM_4_BPU_COUNTER2 is defined as MSR_BPU_COUNTER2 in SDM. MSR_PENTIUM_4_BPU_COUNTER3 is defined as MSR_BPU_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9608ed6584ee2c1320fd9fa96dbdb3e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_COUNTER3&#160;&#160;&#160;0x00000303</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5d627e9cd7b99bb5c469627e90babec2">MSR_PENTIUM_4_BPU_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_COUNTER0 is defined as MSR_BPU_COUNTER0 in SDM. MSR_PENTIUM_4_BPU_COUNTER1 is defined as MSR_BPU_COUNTER1 in SDM. MSR_PENTIUM_4_BPU_COUNTER2 is defined as MSR_BPU_COUNTER2 in SDM. MSR_PENTIUM_4_BPU_COUNTER3 is defined as MSR_BPU_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a31649b3d6257f520422b5d379cd1aa15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_ESCR0&#160;&#160;&#160;0x000003B2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_ESCR0 (0x000003B2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a31649b3d6257f520422b5d379cd1aa15">MSR_PENTIUM_4_BPU_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a31649b3d6257f520422b5d379cd1aa15">MSR_PENTIUM_4_BPU_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_ESCR0 is defined as MSR_BPU_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9f126d40c2f173b056505cc7f667b437"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BPU_ESCR1&#160;&#160;&#160;0x000003B3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BPU_ESCR1 (0x000003B3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a9f126d40c2f173b056505cc7f667b437">MSR_PENTIUM_4_BPU_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a9f126d40c2f173b056505cc7f667b437">MSR_PENTIUM_4_BPU_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BPU_ESCR1 is defined as MSR_BPU_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a66dd74de1888b723fdba20e99bfcf292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BSU_ESCR0&#160;&#160;&#160;0x000003A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BSU_ESCR0 (0x000003A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a66dd74de1888b723fdba20e99bfcf292">MSR_PENTIUM_4_BSU_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a66dd74de1888b723fdba20e99bfcf292">MSR_PENTIUM_4_BSU_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BSU_ESCR0 is defined as MSR_BSU_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6dc155d4f7737d8d13fe6eaf44db91ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_BSU_ESCR1&#160;&#160;&#160;0x000003A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_BSU_ESCR1 (0x000003A1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6dc155d4f7737d8d13fe6eaf44db91ec">MSR_PENTIUM_4_BSU_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6dc155d4f7737d8d13fe6eaf44db91ec">MSR_PENTIUM_4_BSU_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_BSU_ESCR1 is defined as MSR_BSU_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a61864b89cb995563619095f2926e3678"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR0&#160;&#160;&#160;0x000003B8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_CRU_ESCR0 (0x000003B8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a61864b89cb995563619095f2926e3678">MSR_PENTIUM_4_CRU_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a61864b89cb995563619095f2926e3678">MSR_PENTIUM_4_CRU_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_CRU_ESCR0 is defined as MSR_CRU_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5e193eae3d5f8e6e4b7181f76681d347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR1&#160;&#160;&#160;0x000003B9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_CRU_ESCR1 (0x000003B9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5e193eae3d5f8e6e4b7181f76681d347">MSR_PENTIUM_4_CRU_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5e193eae3d5f8e6e4b7181f76681d347">MSR_PENTIUM_4_CRU_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_CRU_ESCR1 is defined as MSR_CRU_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a98616c5897ce7315939ebf2311f8f7be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR2&#160;&#160;&#160;0x000003CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="add9ec371b8a07bf78b3993c7a327a3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR3&#160;&#160;&#160;0x000003CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3fe4d9bca9256b872da7de5f68e52d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR4&#160;&#160;&#160;0x000003E0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5c219bc913a40aea66c824d1f563d2cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_CRU_ESCR5&#160;&#160;&#160;0x000003E1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ALF_ESCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae276550799e5a65cb67bca0b818d9dd5">MSR_PENTIUM_4_ALF_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ALF_ESCR0 is defined as MSR_ALF_ESCR0 in SDM. MSR_PENTIUM_4_ALF_ESCR1 is defined as MSR_ALF_ESCR1 in SDM. MSR_PENTIUM_4_CRU_ESCR2 is defined as MSR_CRU_ESCR2 in SDM. MSR_PENTIUM_4_CRU_ESCR3 is defined as MSR_CRU_ESCR3 in SDM. MSR_PENTIUM_4_CRU_ESCR4 is defined as MSR_CRU_ESCR4 in SDM. MSR_PENTIUM_4_CRU_ESCR5 is defined as MSR_CRU_ESCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af3c6170d8e9086cabada4c653d0aa803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_DAC_ESCR0&#160;&#160;&#160;0x000003A8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_DAC_ESCR0 (0x000003A8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af3c6170d8e9086cabada4c653d0aa803">MSR_PENTIUM_4_DAC_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af3c6170d8e9086cabada4c653d0aa803">MSR_PENTIUM_4_DAC_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_DAC_ESCR0 is defined as MSR_DAC_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4cb0817d299d1de075b76bc3471bf324"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_DAC_ESCR1&#160;&#160;&#160;0x000003A9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_DAC_ESCR1 (0x000003A9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a4cb0817d299d1de075b76bc3471bf324">MSR_PENTIUM_4_DAC_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a4cb0817d299d1de075b76bc3471bf324">MSR_PENTIUM_4_DAC_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_DAC_ESCR1 is defined as MSR_DAC_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad44be88bcfb57f6f192c2e697384da9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_DEBUGCTLA&#160;&#160;&#160;0x000001D9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.13.1, "MSR_DEBUGCTLA MSR.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_DEBUGCTLA (0x000001D9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad44be88bcfb57f6f192c2e697384da9b">MSR_PENTIUM_4_DEBUGCTLA</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad44be88bcfb57f6f192c2e697384da9b">MSR_PENTIUM_4_DEBUGCTLA</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_DEBUGCTLA is defined as MSR_DEBUGCTLA in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae722a5d16bed71d0423b3f99e141acb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EBC_FREQUENCY_ID&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>2,3, 4, 6. Shared. Processor Frequency Configuration The bit field layout of this MSR varies according to the MODEL value in the CPUID version information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL encoding equal or greater than 2. (R) The field Indicates the current processor frequency configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EBC_FREQUENCY_ID (0x0000002C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d___r_e_g_i_s_t_e_r.html#a78c40a8a9c3df223f3054ead7792d6ad">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae722a5d16bed71d0423b3f99e141acb8">MSR_PENTIUM_4_EBC_FREQUENCY_ID</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EBC_FREQUENCY_ID is defined as MSR_EBC_FREQUENCY_ID in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a54f257587c0c71839f71a7dbc8ad4a5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EBC_FREQUENCY_ID_1&#160;&#160;&#160;0x0000002C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1. Shared. Processor Frequency Configuration (R) The bit field layout of this MSR varies according to the MODEL value of the CPUID version information. This bit field layout applies to Pentium 4 and Xeon Processors with MODEL encoding less than 2. Indicates current processor frequency configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EBC_FREQUENCY_ID_1 (0x0000002C) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d__1___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d__1___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d__1___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___f_r_e_q_u_e_n_c_y___i_d__1___r_e_g_i_s_t_e_r.html#a59e8a802666789482adee01af3b40904">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a54f257587c0c71839f71a7dbc8ad4a5c">MSR_PENTIUM_4_EBC_FREQUENCY_ID_1</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EBC_FREQUENCY_ID_1 is defined as MSR_EBC_FREQUENCY_ID_1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34487b664bb2a38ac83d9119f8bc1e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EBC_HARD_POWERON&#160;&#160;&#160;0x0000002A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. Processor Hard Power-On Configuration (R/W) Enables and disables processor features; (R) indicates current processor configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EBC_HARD_POWERON (0x0000002A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_HARD_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_HARD_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_HARD_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a92c122d4e0410a4e4455d15eff850d70">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a34487b664bb2a38ac83d9119f8bc1e2e">MSR_PENTIUM_4_EBC_HARD_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a34487b664bb2a38ac83d9119f8bc1e2e">MSR_PENTIUM_4_EBC_HARD_POWERON</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___h_a_r_d___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a92c122d4e0410a4e4455d15eff850d70">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EBC_HARD_POWERON is defined as MSR_EBC_HARD_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5b69b04008d158c31b14b6184d534639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EBC_SOFT_POWERON&#160;&#160;&#160;0x0000002B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. Processor Soft Power-On Configuration (R/W) Enables and disables processor features.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EBC_SOFT_POWERON (0x0000002B) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_EBC_SOFT_POWERON_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#abadf24511b415898c6a64a232b37e993">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5b69b04008d158c31b14b6184d534639">MSR_PENTIUM_4_EBC_SOFT_POWERON</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5b69b04008d158c31b14b6184d534639">MSR_PENTIUM_4_EBC_SOFT_POWERON</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___e_b_c___s_o_f_t___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#abadf24511b415898c6a64a232b37e993">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EBC_SOFT_POWERON is defined as MSR_EBC_SOFT_POWERON in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0f25fe56fb99b25f4b6a2852789c3ff8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EFSB_DRDY0&#160;&#160;&#160;0x000107D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. EFSB DRDY Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64bit Intel Xeon Processor MP with Up to
8-MByte L3 Cache.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EFSB_DRDY0 (0x000107D0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0f25fe56fb99b25f4b6a2852789c3ff8">MSR_PENTIUM_4_EFSB_DRDY0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0f25fe56fb99b25f4b6a2852789c3ff8">MSR_PENTIUM_4_EFSB_DRDY0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EFSB_DRDY0 is defined as MSR_EFSB_DRDY0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6c0ef93bbc485139ebcbc1b876158bc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EFSB_DRDY1&#160;&#160;&#160;0x000107D1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. EFSB DRDY Event Control and Counter Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EFSB_DRDY1 (0x000107D1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6c0ef93bbc485139ebcbc1b876158bc3">MSR_PENTIUM_4_EFSB_DRDY1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6c0ef93bbc485139ebcbc1b876158bc3">MSR_PENTIUM_4_EFSB_DRDY1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EFSB_DRDY1 is defined as MSR_EFSB_DRDY1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae0ebaacfb046ec57feda070abfa26c70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL0&#160;&#160;&#160;0x000107CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. GBUSQ Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to
8MByte L3 Cache.".</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL0 (0x000107CC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae0ebaacfb046ec57feda070abfa26c70">MSR_PENTIUM_4_EMON_L3_CTR_CTL0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae0ebaacfb046ec57feda070abfa26c70">MSR_PENTIUM_4_EMON_L3_CTR_CTL0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL0 is defined as MSR_EMON_L3_CTR_CTL0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aedcb43d0c4812d6c5874bf9657b7985b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL1&#160;&#160;&#160;0x000107CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. GBUSQ Event Control and Counter Register (R/W).</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL1 (0x000107CD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aedcb43d0c4812d6c5874bf9657b7985b">MSR_PENTIUM_4_EMON_L3_CTR_CTL1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aedcb43d0c4812d6c5874bf9657b7985b">MSR_PENTIUM_4_EMON_L3_CTR_CTL1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL1 is defined as MSR_EMON_L3_CTR_CTL1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0037238ad294ecb4ec436adb3bb19dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL2&#160;&#160;&#160;0x000107CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. GSNPQ Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to
8MByte L3 Cache.".</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL2 (0x000107CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0037238ad294ecb4ec436adb3bb19dcc">MSR_PENTIUM_4_EMON_L3_CTR_CTL2</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0037238ad294ecb4ec436adb3bb19dcc">MSR_PENTIUM_4_EMON_L3_CTR_CTL2</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL2 is defined as MSR_EMON_L3_CTR_CTL2 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5af92d5a68bd14b9c8376e53b46f5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL3&#160;&#160;&#160;0x000107CF</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. GSNPQ Event Control and Counter Register (R/W).</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL3 (0x000107CF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5af92d5a68bd14b9c8376e53b46f5f38">MSR_PENTIUM_4_EMON_L3_CTR_CTL3</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5af92d5a68bd14b9c8376e53b46f5f38">MSR_PENTIUM_4_EMON_L3_CTR_CTL3</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL3 is defined as MSR_EMON_L3_CTR_CTL3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8192723a0ccaf8765164a2b3770aa8e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL4&#160;&#160;&#160;0x000107D0</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. FSB Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8MByte
L3 Cache.".</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL4 (0x000107D0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8192723a0ccaf8765164a2b3770aa8e6">MSR_PENTIUM_4_EMON_L3_CTR_CTL4</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8192723a0ccaf8765164a2b3770aa8e6">MSR_PENTIUM_4_EMON_L3_CTR_CTL4</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL4 is defined as MSR_EMON_L3_CTR_CTL4 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a97d126a38f3fa8aabd69e1ec57844b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL5&#160;&#160;&#160;0x000107D1</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. FSB Event Control and Counter Register (R/W).</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL5 (0x000107D1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a97d126a38f3fa8aabd69e1ec57844b6b">MSR_PENTIUM_4_EMON_L3_CTR_CTL5</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a97d126a38f3fa8aabd69e1ec57844b6b">MSR_PENTIUM_4_EMON_L3_CTR_CTL5</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL5 is defined as MSR_EMON_L3_CTR_CTL5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad785f0651a4162d534253ee513dd2230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL6&#160;&#160;&#160;0x000107D2</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. FSB Event Control and Counter Register (R/W).</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL6 (0x000107D2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad785f0651a4162d534253ee513dd2230">MSR_PENTIUM_4_EMON_L3_CTR_CTL6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad785f0651a4162d534253ee513dd2230">MSR_PENTIUM_4_EMON_L3_CTR_CTL6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL6 is defined as MSR_EMON_L3_CTR_CTL6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acadbf1522992e07bccbe36ddfc31da03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_EMON_L3_CTR_CTL7&#160;&#160;&#160;0x000107D3</td>
        </tr>
      </table>
</div><div class="memdoc">
<ol type="1">
<li>Shared. FSB Event Control and Counter Register (R/W).</li>
</ol>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_EMON_L3_CTR_CTL7 (0x000107D3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#acadbf1522992e07bccbe36ddfc31da03">MSR_PENTIUM_4_EMON_L3_CTR_CTL7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#acadbf1522992e07bccbe36ddfc31da03">MSR_PENTIUM_4_EMON_L3_CTR_CTL7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_EMON_L3_CTR_CTL7 is defined as MSR_EMON_L3_CTR_CTL7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a23606fdb7d18fc061d7e48c2d4afe4a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FIRM_ESCR0&#160;&#160;&#160;0x000003A4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FIRM_ESCR0 (0x000003A4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a23606fdb7d18fc061d7e48c2d4afe4a9">MSR_PENTIUM_4_FIRM_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a23606fdb7d18fc061d7e48c2d4afe4a9">MSR_PENTIUM_4_FIRM_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FIRM_ESCR0 is defined as MSR_FIRM_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4198f1cefbd09e82de6e87b548e62ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FIRM_ESCR1&#160;&#160;&#160;0x000003A5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FIRM_ESCR1 (0x000003A5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4198f1cefbd09e82de6e87b548e62ca">MSR_PENTIUM_4_FIRM_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4198f1cefbd09e82de6e87b548e62ca">MSR_PENTIUM_4_FIRM_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FIRM_ESCR1 is defined as MSR_FIRM_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a49fbc30835702f2b9188308c94badec9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_CCCR0&#160;&#160;&#160;0x00000368</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_CCCR0 is defined as MSR_FLAME_CCCR0 in SDM. MSR_PENTIUM_4_FLAME_CCCR1 is defined as MSR_FLAME_CCCR1 in SDM. MSR_PENTIUM_4_FLAME_CCCR2 is defined as MSR_FLAME_CCCR2 in SDM. MSR_PENTIUM_4_FLAME_CCCR3 is defined as MSR_FLAME_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a63845f7dd4587c189dd9a56840a04fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_CCCR1&#160;&#160;&#160;0x00000369</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_CCCR0 is defined as MSR_FLAME_CCCR0 in SDM. MSR_PENTIUM_4_FLAME_CCCR1 is defined as MSR_FLAME_CCCR1 in SDM. MSR_PENTIUM_4_FLAME_CCCR2 is defined as MSR_FLAME_CCCR2 in SDM. MSR_PENTIUM_4_FLAME_CCCR3 is defined as MSR_FLAME_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac93a475820e4843cffece25632bf6c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_CCCR2&#160;&#160;&#160;0x0000036A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_CCCR0 is defined as MSR_FLAME_CCCR0 in SDM. MSR_PENTIUM_4_FLAME_CCCR1 is defined as MSR_FLAME_CCCR1 in SDM. MSR_PENTIUM_4_FLAME_CCCR2 is defined as MSR_FLAME_CCCR2 in SDM. MSR_PENTIUM_4_FLAME_CCCR3 is defined as MSR_FLAME_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adb1d531a91b6ba74d2fc6100f9a346c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_CCCR3&#160;&#160;&#160;0x0000036B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a49fbc30835702f2b9188308c94badec9">MSR_PENTIUM_4_FLAME_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_CCCR0 is defined as MSR_FLAME_CCCR0 in SDM. MSR_PENTIUM_4_FLAME_CCCR1 is defined as MSR_FLAME_CCCR1 in SDM. MSR_PENTIUM_4_FLAME_CCCR2 is defined as MSR_FLAME_CCCR2 in SDM. MSR_PENTIUM_4_FLAME_CCCR3 is defined as MSR_FLAME_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a95fe77414bf4e7e0fb5f533e7555fec7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_COUNTER0&#160;&#160;&#160;0x00000308</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_COUNTERn (0x00000308) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_COUNTER0 is defined as MSR_FLAME_COUNTER0 in SDM. MSR_PENTIUM_4_FLAME_COUNTER1 is defined as MSR_FLAME_COUNTER1 in SDM. MSR_PENTIUM_4_FLAME_COUNTER2 is defined as MSR_FLAME_COUNTER2 in SDM. MSR_PENTIUM_4_FLAME_COUNTER3 is defined as MSR_FLAME_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aecd6bda5000eca15cac607524425d2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_COUNTER1&#160;&#160;&#160;0x00000309</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_COUNTERn (0x00000308) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_COUNTER0 is defined as MSR_FLAME_COUNTER0 in SDM. MSR_PENTIUM_4_FLAME_COUNTER1 is defined as MSR_FLAME_COUNTER1 in SDM. MSR_PENTIUM_4_FLAME_COUNTER2 is defined as MSR_FLAME_COUNTER2 in SDM. MSR_PENTIUM_4_FLAME_COUNTER3 is defined as MSR_FLAME_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a981d15f8d5a3ac90ca0ed0ef235f82e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_COUNTER2&#160;&#160;&#160;0x0000030A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_COUNTERn (0x00000308) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_COUNTER0 is defined as MSR_FLAME_COUNTER0 in SDM. MSR_PENTIUM_4_FLAME_COUNTER1 is defined as MSR_FLAME_COUNTER1 in SDM. MSR_PENTIUM_4_FLAME_COUNTER2 is defined as MSR_FLAME_COUNTER2 in SDM. MSR_PENTIUM_4_FLAME_COUNTER3 is defined as MSR_FLAME_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1819dcd97947b9f18a452f8db04a48f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_COUNTER3&#160;&#160;&#160;0x0000030B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_COUNTERn (0x00000308) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a95fe77414bf4e7e0fb5f533e7555fec7">MSR_PENTIUM_4_FLAME_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_COUNTER0 is defined as MSR_FLAME_COUNTER0 in SDM. MSR_PENTIUM_4_FLAME_COUNTER1 is defined as MSR_FLAME_COUNTER1 in SDM. MSR_PENTIUM_4_FLAME_COUNTER2 is defined as MSR_FLAME_COUNTER2 in SDM. MSR_PENTIUM_4_FLAME_COUNTER3 is defined as MSR_FLAME_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a78cba2c8125714426e99ef21a98d6dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_ESCR0&#160;&#160;&#160;0x000003A6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_ESCR0 (0x000003A6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a78cba2c8125714426e99ef21a98d6dca">MSR_PENTIUM_4_FLAME_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a78cba2c8125714426e99ef21a98d6dca">MSR_PENTIUM_4_FLAME_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_ESCR0 is defined as MSR_FLAME_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a13e235a82ae2ccd3ac59a16c9d2602ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FLAME_ESCR1&#160;&#160;&#160;0x000003A7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FLAME_ESCR1 (0x000003A7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a13e235a82ae2ccd3ac59a16c9d2602ca">MSR_PENTIUM_4_FLAME_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a13e235a82ae2ccd3ac59a16c9d2602ca">MSR_PENTIUM_4_FLAME_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FLAME_ESCR1 is defined as MSR_FLAME_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a84d6ece98f8a16e7cc4202c1cfd96008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FSB_ESCR0&#160;&#160;&#160;0x000003A2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FSB_ESCR0 (0x000003A2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a84d6ece98f8a16e7cc4202c1cfd96008">MSR_PENTIUM_4_FSB_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a84d6ece98f8a16e7cc4202c1cfd96008">MSR_PENTIUM_4_FSB_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FSB_ESCR0 is defined as MSR_FSB_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aeaeba1c3013cff077f5fc885ddf44481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_FSB_ESCR1&#160;&#160;&#160;0x000003A3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_FSB_ESCR1 (0x000003A3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aeaeba1c3013cff077f5fc885ddf44481">MSR_PENTIUM_4_FSB_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aeaeba1c3013cff077f5fc885ddf44481">MSR_PENTIUM_4_FSB_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_FSB_ESCR1 is defined as MSR_FSB_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abe1072955361ade219fbe690a151be84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IA32_MISC_ENABLE&#160;&#160;&#160;0x000001A0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. Enable Miscellaneous Processor Features (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IA32_MISC_ENABLE (0x000001A0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_IA32_MISC_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_IA32_MISC_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_IA32_MISC_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a09d3bd64acc226179cd7a6fdb06f6d5a">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abe1072955361ade219fbe690a151be84">MSR_PENTIUM_4_IA32_MISC_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abe1072955361ade219fbe690a151be84">MSR_PENTIUM_4_IA32_MISC_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a09d3bd64acc226179cd7a6fdb06f6d5a">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IA32_MISC_ENABLE is defined as IA32_MISC_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa282a81f9c0287a34df3b05a56f944ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE&#160;&#160;&#160;0x00000006</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Shared. See Section 8.10.5, "Monitor/Mwait Address Range
Determination.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE (0x00000006) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa282a81f9c0287a34df3b05a56f944ac">MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa282a81f9c0287a34df3b05a56f944ac">MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IA32_MONITOR_FILTER_LINE_SIZE is defined as IA32_MONITOR_FILTER_LINE_SIZE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa08c114b74a10f3c97a38b20efd7b468"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_BUSQ0&#160;&#160;&#160;0x000107CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB BUSQ Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64bit Intel Xeon Processor MP with Up to
8-MByte L3 Cache.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_BUSQ0 (0x000107CC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa08c114b74a10f3c97a38b20efd7b468">MSR_PENTIUM_4_IFSB_BUSQ0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa08c114b74a10f3c97a38b20efd7b468">MSR_PENTIUM_4_IFSB_BUSQ0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_BUSQ0 is defined as MSR_IFSB_BUSQ0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4612b8743edfdba734d273035a8d202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_BUSQ1&#160;&#160;&#160;0x000107CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB BUSQ Event Control and Counter Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_BUSQ1 (0x000107CD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4612b8743edfdba734d273035a8d202">MSR_PENTIUM_4_IFSB_BUSQ1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4612b8743edfdba734d273035a8d202">MSR_PENTIUM_4_IFSB_BUSQ1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_BUSQ1 is defined as MSR_IFSB_BUSQ1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a86d4bf6d9b265bd63b5df92760013f7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_CNTR7&#160;&#160;&#160;0x000107D3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB Latency Event Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64bit Intel Xeon Processor MP with Up to 8-MByte
L3 Cache.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_CNTR7 (0x000107D3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a86d4bf6d9b265bd63b5df92760013f7e">MSR_PENTIUM_4_IFSB_CNTR7</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a86d4bf6d9b265bd63b5df92760013f7e">MSR_PENTIUM_4_IFSB_CNTR7</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_CNTR7 is defined as MSR_IFSB_CNTR7 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac994ce55263748ec9d2f34c0521a6069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_CTL6&#160;&#160;&#160;0x000107D2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB Latency Event Control Register (R/W) See Section 18.6.6, "Performance Monitoring on 64bit Intel Xeon Processor MP with Up to 8-MByte
L3 Cache.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_CTL6 (0x000107D2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac994ce55263748ec9d2f34c0521a6069">MSR_PENTIUM_4_IFSB_CTL6</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac994ce55263748ec9d2f34c0521a6069">MSR_PENTIUM_4_IFSB_CTL6</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_CTL6 is defined as MSR_IFSB_CTL6 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adeb10c5f58d8e57692104076dcd645a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_SNPQ0&#160;&#160;&#160;0x000107CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB SNPQ Event Control and Counter Register (R/W) See Section 18.6.6, "Performance Monitoring on 64bit Intel Xeon Processor MP with Up to
8-MByte L3 Cache.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_SNPQ0 (0x000107CE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#adeb10c5f58d8e57692104076dcd645a7">MSR_PENTIUM_4_IFSB_SNPQ0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#adeb10c5f58d8e57692104076dcd645a7">MSR_PENTIUM_4_IFSB_SNPQ0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_SNPQ0 is defined as MSR_IFSB_SNPQ0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3420c1835980149d8708b339be7fbf65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IFSB_SNPQ1&#160;&#160;&#160;0x000107CF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4. Shared. IFSB SNPQ Event Control and Counter Register (R/W).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IFSB_SNPQ1 (0x000107CF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3420c1835980149d8708b339be7fbf65">MSR_PENTIUM_4_IFSB_SNPQ1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a3420c1835980149d8708b339be7fbf65">MSR_PENTIUM_4_IFSB_SNPQ1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IFSB_SNPQ1 is defined as MSR_IFSB_SNPQ1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab9fd7366dcb647fa10ca67f732ce5ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR0&#160;&#160;&#160;0x0000036C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1c1daa9a5b8f23885cb538bb90189c34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR1&#160;&#160;&#160;0x0000036D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a968c94a48372e616ae8ad6efd787a077"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR2&#160;&#160;&#160;0x0000036E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36acfa77950ad3127598fa6f7cbe4683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR3&#160;&#160;&#160;0x0000036F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3010abf588af5888b86f4bca0edae4ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR4&#160;&#160;&#160;0x00000370</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4cf8a42f90a147d0e60f1aaece5c8ed0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_CCCR5&#160;&#160;&#160;0x00000371</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9fd7366dcb647fa10ca67f732ce5ac4">MSR_PENTIUM_4_IQ_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_CCCR0 is defined as MSR_IQ_CCCR0 in SDM. MSR_PENTIUM_4_IQ_CCCR1 is defined as MSR_IQ_CCCR1 in SDM. MSR_PENTIUM_4_IQ_CCCR2 is defined as MSR_IQ_CCCR2 in SDM. MSR_PENTIUM_4_IQ_CCCR3 is defined as MSR_IQ_CCCR3 in SDM. MSR_PENTIUM_4_IQ_CCCR4 is defined as MSR_IQ_CCCR4 in SDM. MSR_PENTIUM_4_IQ_CCCR5 is defined as MSR_IQ_CCCR5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae19848267f69dec21af66ad3a8a3ac8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER0&#160;&#160;&#160;0x0000030C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acd66b84f2450a42722b18d8773b26ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER1&#160;&#160;&#160;0x0000030D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aac37d0dac0a174107547521da412ef0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER2&#160;&#160;&#160;0x0000030E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a79dca187e1108fce9fa9c4b21325b0c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER3&#160;&#160;&#160;0x0000030F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a29c6b020fb4e385e96f9245d4f59c5cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER4&#160;&#160;&#160;0x00000310</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa778c1dafb5e71e6ed984020becc0595"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_COUNTER5&#160;&#160;&#160;0x00000311</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae19848267f69dec21af66ad3a8a3ac8d">MSR_PENTIUM_4_IQ_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_COUNTER0 is defined as MSR_IQ_COUNTER0 in SDM. MSR_PENTIUM_4_IQ_COUNTER1 is defined as MSR_IQ_COUNTER1 in SDM. MSR_PENTIUM_4_IQ_COUNTER2 is defined as MSR_IQ_COUNTER2 in SDM. MSR_PENTIUM_4_IQ_COUNTER3 is defined as MSR_IQ_COUNTER3 in SDM. MSR_PENTIUM_4_IQ_COUNTER4 is defined as MSR_IQ_COUNTER4 in SDM. MSR_PENTIUM_4_IQ_COUNTER5 is defined as MSR_IQ_COUNTER5 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9622c344aee119fdb6a2667262611f2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_ESCR0&#160;&#160;&#160;0x000003BA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Shared. See Section 18.6.3.1, "ESCR MSRs." This MSR is not available on later processors. It is only available on processor family 0FH, models 01H-02H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_ESCR0 (0x000003BA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a9622c344aee119fdb6a2667262611f2c">MSR_PENTIUM_4_IQ_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a9622c344aee119fdb6a2667262611f2c">MSR_PENTIUM_4_IQ_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_ESCR0 is defined as MSR_IQ_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7068e85f1db6754f2eed26d19374c993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IQ_ESCR1&#160;&#160;&#160;0x000003BB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Shared. See Section 18.6.3.1, "ESCR MSRs." This MSR is not available on later processors. It is only available on processor family 0FH, models 01H-02H.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IQ_ESCR1 (0x000003BB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a7068e85f1db6754f2eed26d19374c993">MSR_PENTIUM_4_IQ_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a7068e85f1db6754f2eed26d19374c993">MSR_PENTIUM_4_IQ_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IQ_ESCR1 is defined as MSR_IQ_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abc292045e7caadade71d6cc40e88c045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IS_ESCR0&#160;&#160;&#160;0x000003B4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IS_ESCR0 (0x000003B4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abc292045e7caadade71d6cc40e88c045">MSR_PENTIUM_4_IS_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abc292045e7caadade71d6cc40e88c045">MSR_PENTIUM_4_IS_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IS_ESCR0 is defined as MSR_IS_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a511dd483e6a55b5635fc352a3420a11b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IS_ESCR1&#160;&#160;&#160;0x000003B5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IS_ESCR1 (0x000003B5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a511dd483e6a55b5635fc352a3420a11b">MSR_PENTIUM_4_IS_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a511dd483e6a55b5635fc352a3420a11b">MSR_PENTIUM_4_IS_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IS_ESCR1 is defined as MSR_IS_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aadfbca4ab7834df40eda3a525bc1c6d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_ITLB_ESCR0&#160;&#160;&#160;0x000003B6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ITLB_ESCR0 (0x000003B6) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aadfbca4ab7834df40eda3a525bc1c6d9">MSR_PENTIUM_4_ITLB_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aadfbca4ab7834df40eda3a525bc1c6d9">MSR_PENTIUM_4_ITLB_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ITLB_ESCR0 is defined as MSR_ITLB_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af58dc91c19d73473c05007c435138e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_ITLB_ESCR1&#160;&#160;&#160;0x000003B7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_ITLB_ESCR1 (0x000003B7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af58dc91c19d73473c05007c435138e00">MSR_PENTIUM_4_ITLB_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af58dc91c19d73473c05007c435138e00">MSR_PENTIUM_4_ITLB_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_ITLB_ESCR1 is defined as MSR_ITLB_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae8297e95ae12918ffd20099ff724146d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IX_ESCR0&#160;&#160;&#160;0x000003C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IX_ESCR0 (0x000003C8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae8297e95ae12918ffd20099ff724146d">MSR_PENTIUM_4_IX_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae8297e95ae12918ffd20099ff724146d">MSR_PENTIUM_4_IX_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IX_ESCR0 is defined as MSR_IX_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a62e714df5b7c55abaaab588bf9324ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_IX_ESCR1&#160;&#160;&#160;0x000003C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_IX_ESCR1 (0x000003C9) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a62e714df5b7c55abaaab588bf9324ac5">MSR_PENTIUM_4_IX_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a62e714df5b7c55abaaab588bf9324ac5">MSR_PENTIUM_4_IX_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_IX_ESCR1 is defined as MSR_IX_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac67f602e3b708a29e8a50c6f73f40d54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_0&#160;&#160;&#160;0x000001DB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Unique. Last Branch Record n (R/W) One of four last branch record registers on the last branch record stack. It contains pointers to the source and destination instruction for one of the last four branches, exceptions, or interrupts that the processor took. MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 at 1DBH-1DEH are available only on family 0FH, models 0H-02H. They have been replaced by the MSRs at 680H68FH and 6C0H-6CFH. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_4_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_4_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_4_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a12a8991fe9b17c89243bb57aa5330fc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP&#160;&#160;&#160;0x00000680</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8daa05c082c71aeb441ee2e9cf17604f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_0_TO_IP&#160;&#160;&#160;0x000006C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2538ae45aecc31b5bcbc7e7417302f25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_1&#160;&#160;&#160;0x000001DC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Unique. Last Branch Record n (R/W) One of four last branch record registers on the last branch record stack. It contains pointers to the source and destination instruction for one of the last four branches, exceptions, or interrupts that the processor took. MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 at 1DBH-1DEH are available only on family 0FH, models 0H-02H. They have been replaced by the MSRs at 680H68FH and 6C0H-6CFH. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_4_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_4_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_4_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6f5f55313524e70c0f48439e3d9336a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP&#160;&#160;&#160;0x0000068A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a2978735cdab0add10e42bc044c07f0e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_10_TO_IP&#160;&#160;&#160;0x000006CA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afe739bc061d1533d84de45659f7728ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP&#160;&#160;&#160;0x0000068B</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8b4fe877f4c8a0aba70f8e2ed9cf7045"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_11_TO_IP&#160;&#160;&#160;0x000006CB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac128bc220a0e98c286fbd4fe3ddb573e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP&#160;&#160;&#160;0x0000068C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a491fc829244b9e5cb19f89ee7c8ff996"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_12_TO_IP&#160;&#160;&#160;0x000006CC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6bc4b3042a0bd868d45ccaa7ff5b11cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP&#160;&#160;&#160;0x0000068D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1af65a88071386c82a3088e79bc188b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_13_TO_IP&#160;&#160;&#160;0x000006CD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a67b98758dd073a01b05db58be7e8e3f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP&#160;&#160;&#160;0x0000068E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="add6b7a459412d1d973d19202773cd9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_14_TO_IP&#160;&#160;&#160;0x000006CE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3c30db4f1f209ce4fffc6998c647afc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP&#160;&#160;&#160;0x0000068F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf84da95651fd0b5dba96b33f72a1166"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_15_TO_IP&#160;&#160;&#160;0x000006CF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab4922599180e4c34141196d7e53aafc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP&#160;&#160;&#160;0x00000681</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a3ba734fba5edf4a23da32fbb3e6c5ab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_1_TO_IP&#160;&#160;&#160;0x000006C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa40cd5f6f3bec9897ebb88963c5f40ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_2&#160;&#160;&#160;0x000001DD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Unique. Last Branch Record n (R/W) One of four last branch record registers on the last branch record stack. It contains pointers to the source and destination instruction for one of the last four branches, exceptions, or interrupts that the processor took. MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 at 1DBH-1DEH are available only on family 0FH, models 0H-02H. They have been replaced by the MSRs at 680H68FH and 6C0H-6CFH. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_4_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_4_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_4_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a36e682b6c2d55d23ed319448fcd37ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP&#160;&#160;&#160;0x00000682</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a068e2643372380cefd46bc0b4c8ba62b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_2_TO_IP&#160;&#160;&#160;0x000006C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae1438a881c586bff0ea2f364cb74fe02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_3&#160;&#160;&#160;0x000001DE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2. Unique. Last Branch Record n (R/W) One of four last branch record registers on the last branch record stack. It contains pointers to the source and destination instruction for one of the last four branches, exceptions, or interrupts that the processor took. MSR_LASTBRANCH_0 through MSR_LASTBRANCH_3 at 1DBH-1DEH are available only on family 0FH, models 0H-02H. They have been replaced by the MSRs at 680H68FH and 6C0H-6CFH. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac67f602e3b708a29e8a50c6f73f40d54">MSR_PENTIUM_4_LASTBRANCH_0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0 is defined as MSR_LASTBRANCH_0 in SDM. MSR_PENTIUM_4_LASTBRANCH_1 is defined as MSR_LASTBRANCH_1 in SDM. MSR_PENTIUM_4_LASTBRANCH_2 is defined as MSR_LASTBRANCH_2 in SDM. MSR_PENTIUM_4_LASTBRANCH_3 is defined as MSR_LASTBRANCH_3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab6532b12af4ef20f6b09d659d3a9db9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP&#160;&#160;&#160;0x00000683</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af931b12ea4bf28b1112eaf429662b64a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_3_TO_IP&#160;&#160;&#160;0x000006C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ada25478984cea2148aaaf454780816e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP&#160;&#160;&#160;0x00000684</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a008a585d88b52d40756f118f757f1e35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_4_TO_IP&#160;&#160;&#160;0x000006C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a12248e8e164751cbe6347e9e427fc153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP&#160;&#160;&#160;0x00000685</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a9fee1ca1e0db5b84313380ec04783125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_5_TO_IP&#160;&#160;&#160;0x000006C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af03d7075cbf59030ddbc4fa7840ac024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP&#160;&#160;&#160;0x00000686</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a48d1a2df1103b3a10f22794fe64e8d60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_6_TO_IP&#160;&#160;&#160;0x000006C6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aef8ba685769170c22c9acda37d5c312f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP&#160;&#160;&#160;0x00000687</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af249401657d2c3fd7c2f24ba3d4feae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_7_TO_IP&#160;&#160;&#160;0x000006C7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acb347e73d0d9603703ba6b21e6dddd77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP&#160;&#160;&#160;0x00000688</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae3eefc55b114eb78651ba84c7fa74372"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_8_TO_IP&#160;&#160;&#160;0x000006C8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa7d0e4d7a719c09b956bb86b95fdaf23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP&#160;&#160;&#160;0x00000689</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (680H-68FH). This part of the stack contains pointers to the source instruction for one of the last 16 branches, exceptions, or interrupts taken by the processor. The MSRs at 680H-68FH, 6C0H-6CfH are not available in processor releases before family 0FH, model 03H. These MSRs replace MSRs previously located at 1DBH-1DEH.which performed the same function for early releases. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording for
Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_FROM_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a12a8991fe9b17c89243bb57aa5330fc3">MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_FROM_IP is defined as MSR_LASTBRANCH_0_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_FROM_IP is defined as MSR_LASTBRANCH_1_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_FROM_IP is defined as MSR_LASTBRANCH_2_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_FROM_IP is defined as MSR_LASTBRANCH_3_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_FROM_IP is defined as MSR_LASTBRANCH_4_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_FROM_IP is defined as MSR_LASTBRANCH_5_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_FROM_IP is defined as MSR_LASTBRANCH_6_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_FROM_IP is defined as MSR_LASTBRANCH_7_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_FROM_IP is defined as MSR_LASTBRANCH_8_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_FROM_IP is defined as MSR_LASTBRANCH_9_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_FROM_IP is defined as MSR_LASTBRANCH_10_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_FROM_IP is defined as MSR_LASTBRANCH_11_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_FROM_IP is defined as MSR_LASTBRANCH_12_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_FROM_IP is defined as MSR_LASTBRANCH_13_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_FROM_IP is defined as MSR_LASTBRANCH_14_FROM_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_FROM_IP is defined as MSR_LASTBRANCH_15_FROM_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26212b1a71f0dff39092d52c5d129588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_9_TO_IP&#160;&#160;&#160;0x000006C9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Unique. Last Branch Record n (R/W) One of 16 pairs of last branch record registers on the last branch record stack (6C0H-6CFH). This part of the stack contains pointers to the destination instruction for one of the last 16 branches, exceptions, or interrupts that the processor took. See Section 17.12, "Last Branch, Call Stack, Interrupt, and Exception Recording
for Processors based on Skylake Microarchitecture.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_n_TO_IP </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8daa05c082c71aeb441ee2e9cf17604f">MSR_PENTIUM_4_LASTBRANCH_0_TO_IP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_0_TO_IP is defined as MSR_LASTBRANCH_0_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_1_TO_IP is defined as MSR_LASTBRANCH_1_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_2_TO_IP is defined as MSR_LASTBRANCH_2_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_3_TO_IP is defined as MSR_LASTBRANCH_3_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_4_TO_IP is defined as MSR_LASTBRANCH_4_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_5_TO_IP is defined as MSR_LASTBRANCH_5_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_6_TO_IP is defined as MSR_LASTBRANCH_6_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_7_TO_IP is defined as MSR_LASTBRANCH_7_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_8_TO_IP is defined as MSR_LASTBRANCH_8_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_9_TO_IP is defined as MSR_LASTBRANCH_9_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_10_TO_IP is defined as MSR_LASTBRANCH_10_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_11_TO_IP is defined as MSR_LASTBRANCH_11_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_12_TO_IP is defined as MSR_LASTBRANCH_12_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_13_TO_IP is defined as MSR_LASTBRANCH_13_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_14_TO_IP is defined as MSR_LASTBRANCH_14_TO_IP in SDM. MSR_PENTIUM_4_LASTBRANCH_15_TO_IP is defined as MSR_LASTBRANCH_15_TO_IP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a34228fda97bcac8509da342f06209741"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LASTBRANCH_TOS&#160;&#160;&#160;0x000001DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Last Branch Record Stack TOS (R/W) Contains an index (0-3 or 0-15) that points to the top of the last branch record stack (that is, that points the index of the MSR containing the most recent branch record). See Section 17.13.2, "LBR Stack for Processors Based on Intel
NetBurst(R) Microarchitecture"; and addresses 1DBH-1DEH and 680H-68FH.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LASTBRANCH_TOS (0x000001DA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a34228fda97bcac8509da342f06209741">MSR_PENTIUM_4_LASTBRANCH_TOS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a34228fda97bcac8509da342f06209741">MSR_PENTIUM_4_LASTBRANCH_TOS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LASTBRANCH_TOS is defined as MSR_LASTBRANCH_TOS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa2351d805885238449abe35979c8ca75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LER_FROM_LIP&#160;&#160;&#160;0x000001D7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Last Exception Record From Linear IP (R) Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.13.3, "Last Exception Records.". Unique. From Linear IP Linear address of the last branch instruction (If IA-32e mode is active). From Linear IP Linear address of the last branch instruction. Reserved.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LER_FROM_LIP (0x000001D7) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa2351d805885238449abe35979c8ca75">MSR_PENTIUM_4_LER_FROM_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LER_FROM_LIP is defined as MSR_LER_FROM_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acc8367d4ef203f654495c874b406b6b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_LER_TO_LIP&#160;&#160;&#160;0x000001D8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Last Exception Record To Linear IP (R) This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. See Section 17.13.3, "Last Exception
Records.". Unique. From Linear IP Linear address of the target of the last branch instruction (If IA-32e mode is active). From Linear IP Linear address of the target of the last branch instruction. Reserved.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_LER_TO_LIP (0x000001D8) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#acc8367d4ef203f654495c874b406b6b5">MSR_PENTIUM_4_LER_TO_LIP</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_LER_TO_LIP is defined as MSR_LER_TO_LIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af0944f533cd0caec363419d492f13c3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_MISC&#160;&#160;&#160;0x0000018A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check Miscellaneous See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_MISC (0x0000018A) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_MCG_MISC_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_MCG_MISC_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_MCG_MISC_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html#a613bc4515f44810bff6bcec199515ff0">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af0944f533cd0caec363419d492f13c3c">MSR_PENTIUM_4_MCG_MISC</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#af0944f533cd0caec363419d492f13c3c">MSR_PENTIUM_4_MCG_MISC</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___m_c_g___m_i_s_c___r_e_g_i_s_t_e_r.html#a613bc4515f44810bff6bcec199515ff0">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_MISC is defined as MSR_MCG_MISC in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad2cfa3b7cd9c285d73d0601a5262f946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R10&#160;&#160;&#160;0x00000192</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R10 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R10 (0x00000192) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad2cfa3b7cd9c285d73d0601a5262f946">MSR_PENTIUM_4_MCG_R10</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad2cfa3b7cd9c285d73d0601a5262f946">MSR_PENTIUM_4_MCG_R10</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R10 is defined as MSR_MCG_R10 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5a36404374b84b7af6893a1408979fe2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R11&#160;&#160;&#160;0x00000193</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R11 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R11 (0x00000193) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5a36404374b84b7af6893a1408979fe2">MSR_PENTIUM_4_MCG_R11</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5a36404374b84b7af6893a1408979fe2">MSR_PENTIUM_4_MCG_R11</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R11 is defined as MSR_MCG_R11 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a417098b78dfbc9fb7b9c7387c40212cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R12&#160;&#160;&#160;0x00000194</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R12 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R12 (0x00000194) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a417098b78dfbc9fb7b9c7387c40212cb">MSR_PENTIUM_4_MCG_R12</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a417098b78dfbc9fb7b9c7387c40212cb">MSR_PENTIUM_4_MCG_R12</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R12 is defined as MSR_MCG_R12 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a1ed374d1404e9b97aa84f672aec729fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R13&#160;&#160;&#160;0x00000195</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R13 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R13 (0x00000195) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a1ed374d1404e9b97aa84f672aec729fc">MSR_PENTIUM_4_MCG_R13</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a1ed374d1404e9b97aa84f672aec729fc">MSR_PENTIUM_4_MCG_R13</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R13 is defined as MSR_MCG_R13 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a221bb0fe017fe544f9ec412e0441069f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R14&#160;&#160;&#160;0x00000196</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R14 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R14 (0x00000196) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a221bb0fe017fe544f9ec412e0441069f">MSR_PENTIUM_4_MCG_R14</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a221bb0fe017fe544f9ec412e0441069f">MSR_PENTIUM_4_MCG_R14</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R14 is defined as MSR_MCG_R14 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abd1bbff96734f0f239bacd02951f478d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R15&#160;&#160;&#160;0x00000197</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R15 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R15 (0x00000197) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abd1bbff96734f0f239bacd02951f478d">MSR_PENTIUM_4_MCG_R15</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abd1bbff96734f0f239bacd02951f478d">MSR_PENTIUM_4_MCG_R15</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R15 is defined as MSR_MCG_R15 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a42d3484b25513bca171748bc354788c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R8&#160;&#160;&#160;0x00000190</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R8 See Section 15.3.2.6, "IA32_MCG
Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R8 (0x00000190) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a42d3484b25513bca171748bc354788c1">MSR_PENTIUM_4_MCG_R8</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a42d3484b25513bca171748bc354788c1">MSR_PENTIUM_4_MCG_R8</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R8 is defined as MSR_MCG_R8 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ac3f622c755b8c2dc85d9e917a31e59d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_R9&#160;&#160;&#160;0x00000191</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check R9D/R9 See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_R9 (0x00000191) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac3f622c755b8c2dc85d9e917a31e59d3">MSR_PENTIUM_4_MCG_R9</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ac3f622c755b8c2dc85d9e917a31e59d3">MSR_PENTIUM_4_MCG_R9</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_R9 is defined as MSR_MCG_R9 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="acdedea287dd4708687fd8cbf7728481d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RAX&#160;&#160;&#160;0x00000180</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EAX/RAX Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RAX (0x00000180) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#acdedea287dd4708687fd8cbf7728481d">MSR_PENTIUM_4_MCG_RAX</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#acdedea287dd4708687fd8cbf7728481d">MSR_PENTIUM_4_MCG_RAX</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RAX is defined as MSR_MCG_RAX in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a619fe1a85f1f60555a2815201c4a472f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RBP&#160;&#160;&#160;0x00000186</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EBP/RBP Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RBP (0x00000186) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a619fe1a85f1f60555a2815201c4a472f">MSR_PENTIUM_4_MCG_RBP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a619fe1a85f1f60555a2815201c4a472f">MSR_PENTIUM_4_MCG_RBP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RBP is defined as MSR_MCG_RBP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6aae8aa7e971c27ca90481ed702cba1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RBX&#160;&#160;&#160;0x00000181</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EBX/RBX Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RBX (0x00000181) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6aae8aa7e971c27ca90481ed702cba1d">MSR_PENTIUM_4_MCG_RBX</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6aae8aa7e971c27ca90481ed702cba1d">MSR_PENTIUM_4_MCG_RBX</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RBX is defined as MSR_MCG_RBX in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aff3f59190f27758631b6306e8b2d6cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RCX&#160;&#160;&#160;0x00000182</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check ECX/RCX Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RCX (0x00000182) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aff3f59190f27758631b6306e8b2d6cf3">MSR_PENTIUM_4_MCG_RCX</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aff3f59190f27758631b6306e8b2d6cf3">MSR_PENTIUM_4_MCG_RCX</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RCX is defined as MSR_MCG_RCX in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8d3a2bdaef982fb784de573ef7bc1be3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RDI&#160;&#160;&#160;0x00000185</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EDI/RDI Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RDI (0x00000185) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8d3a2bdaef982fb784de573ef7bc1be3">MSR_PENTIUM_4_MCG_RDI</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8d3a2bdaef982fb784de573ef7bc1be3">MSR_PENTIUM_4_MCG_RDI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RDI is defined as MSR_MCG_RDI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a89054fc1c645ffd982274df5a61680ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RDX&#160;&#160;&#160;0x00000183</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EDX/RDX Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RDX (0x00000183) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a89054fc1c645ffd982274df5a61680ce">MSR_PENTIUM_4_MCG_RDX</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a89054fc1c645ffd982274df5a61680ce">MSR_PENTIUM_4_MCG_RDX</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RDX is defined as MSR_MCG_RDX in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8e9842fb7c20723e45c98ab7462331a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RFLAGS&#160;&#160;&#160;0x00000188</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RFLAGS (0x00000188) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8e9842fb7c20723e45c98ab7462331a5">MSR_PENTIUM_4_MCG_RFLAGS</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8e9842fb7c20723e45c98ab7462331a5">MSR_PENTIUM_4_MCG_RFLAGS</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RFLAGS is defined as MSR_MCG_RFLAGS in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab63f23b8d5d4c426f79d1d5cc3fac332"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RIP&#160;&#160;&#160;0x00000189</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check EIP/RIP Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RIP (0x00000189) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab63f23b8d5d4c426f79d1d5cc3fac332">MSR_PENTIUM_4_MCG_RIP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab63f23b8d5d4c426f79d1d5cc3fac332">MSR_PENTIUM_4_MCG_RIP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RIP is defined as MSR_MCG_RIP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8a75e0ec0cb114154b0a9d95947b6fc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RSI&#160;&#160;&#160;0x00000184</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check ESI/RSI Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RSI (0x00000184) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8a75e0ec0cb114154b0a9d95947b6fc0">MSR_PENTIUM_4_MCG_RSI</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a8a75e0ec0cb114154b0a9d95947b6fc0">MSR_PENTIUM_4_MCG_RSI</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RSI is defined as MSR_MCG_RSI in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7e723770534c8a49669fb1639bcaef87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MCG_RSP&#160;&#160;&#160;0x00000187</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Unique. Machine Check ESP/RSP Save State See Section 15.3.2.6, "IA32_MCG Extended Machine Check State MSRs.". Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MCG_RSP (0x00000187) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a7e723770534c8a49669fb1639bcaef87">MSR_PENTIUM_4_MCG_RSP</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a7e723770534c8a49669fb1639bcaef87">MSR_PENTIUM_4_MCG_RSP</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MCG_RSP is defined as MSR_MCG_RSP in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf9b000611f7c65e630deff7b5446717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MOB_ESCR0&#160;&#160;&#160;0x000003AA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MOB_ESCR0 (0x000003AA) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abf9b000611f7c65e630deff7b5446717">MSR_PENTIUM_4_MOB_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abf9b000611f7c65e630deff7b5446717">MSR_PENTIUM_4_MOB_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MOB_ESCR0 is defined as MSR_MOB_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afaf475fa6e8314422ab365bde3139a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MOB_ESCR1&#160;&#160;&#160;0x000003AB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MOB_ESCR1 (0x000003AB) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#afaf475fa6e8314422ab365bde3139a49">MSR_PENTIUM_4_MOB_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#afaf475fa6e8314422ab365bde3139a49">MSR_PENTIUM_4_MOB_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MOB_ESCR1 is defined as MSR_MOB_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6ff28e6311d571fae8f7d282c320d999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_CCCR0&#160;&#160;&#160;0x00000364</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_CCCR0 is defined as MSR_MS_CCCR0 in SDM. MSR_PENTIUM_4_MS_CCCR1 is defined as MSR_MS_CCCR1 in SDM. MSR_PENTIUM_4_MS_CCCR2 is defined as MSR_MS_CCCR2 in SDM. MSR_PENTIUM_4_MS_CCCR3 is defined as MSR_MS_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a8883c550f470d33bd9e1e4c6bccc618e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_CCCR1&#160;&#160;&#160;0x00000365</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_CCCR0 is defined as MSR_MS_CCCR0 in SDM. MSR_PENTIUM_4_MS_CCCR1 is defined as MSR_MS_CCCR1 in SDM. MSR_PENTIUM_4_MS_CCCR2 is defined as MSR_MS_CCCR2 in SDM. MSR_PENTIUM_4_MS_CCCR3 is defined as MSR_MS_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af4d789c6b553ffcb0d9100b1460d627e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_CCCR2&#160;&#160;&#160;0x00000366</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_CCCR0 is defined as MSR_MS_CCCR0 in SDM. MSR_PENTIUM_4_MS_CCCR1 is defined as MSR_MS_CCCR1 in SDM. MSR_PENTIUM_4_MS_CCCR2 is defined as MSR_MS_CCCR2 in SDM. MSR_PENTIUM_4_MS_CCCR3 is defined as MSR_MS_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa600924556e37db08a79b65a0cbb16c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_CCCR3&#160;&#160;&#160;0x00000367</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.3, "CCCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_CCCRn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6ff28e6311d571fae8f7d282c320d999">MSR_PENTIUM_4_MS_CCCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_CCCR0 is defined as MSR_MS_CCCR0 in SDM. MSR_PENTIUM_4_MS_CCCR1 is defined as MSR_MS_CCCR1 in SDM. MSR_PENTIUM_4_MS_CCCR2 is defined as MSR_MS_CCCR2 in SDM. MSR_PENTIUM_4_MS_CCCR3 is defined as MSR_MS_CCCR3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0774ee062df4107401ffa494d1653ebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_COUNTER0&#160;&#160;&#160;0x00000304</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_COUNTER0 is defined as MSR_MS_COUNTER0 in SDM. MSR_PENTIUM_4_MS_COUNTER1 is defined as MSR_MS_COUNTER1 in SDM. MSR_PENTIUM_4_MS_COUNTER2 is defined as MSR_MS_COUNTER2 in SDM. MSR_PENTIUM_4_MS_COUNTER3 is defined as MSR_MS_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5328589eae74b2a89d0ab74785440a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_COUNTER1&#160;&#160;&#160;0x00000305</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_COUNTER0 is defined as MSR_MS_COUNTER0 in SDM. MSR_PENTIUM_4_MS_COUNTER1 is defined as MSR_MS_COUNTER1 in SDM. MSR_PENTIUM_4_MS_COUNTER2 is defined as MSR_MS_COUNTER2 in SDM. MSR_PENTIUM_4_MS_COUNTER3 is defined as MSR_MS_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af8ba33b623cbd13c3818ad0519917ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_COUNTER2&#160;&#160;&#160;0x00000306</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_COUNTER0 is defined as MSR_MS_COUNTER0 in SDM. MSR_PENTIUM_4_MS_COUNTER1 is defined as MSR_MS_COUNTER1 in SDM. MSR_PENTIUM_4_MS_COUNTER2 is defined as MSR_MS_COUNTER2 in SDM. MSR_PENTIUM_4_MS_COUNTER3 is defined as MSR_MS_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="af1a629af81c2da20b0305e6650e0526a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_COUNTER3&#160;&#160;&#160;0x00000307</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.2, "Performance Counters.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_COUNTERn </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0774ee062df4107401ffa494d1653ebd">MSR_PENTIUM_4_MS_COUNTER0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_COUNTER0 is defined as MSR_MS_COUNTER0 in SDM. MSR_PENTIUM_4_MS_COUNTER1 is defined as MSR_MS_COUNTER1 in SDM. MSR_PENTIUM_4_MS_COUNTER2 is defined as MSR_MS_COUNTER2 in SDM. MSR_PENTIUM_4_MS_COUNTER3 is defined as MSR_MS_COUNTER3 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a71b19dcf49e074b0b4d35b064bd78d08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_ESCR0&#160;&#160;&#160;0x000003C0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_ESCR0 (0x000003C0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a71b19dcf49e074b0b4d35b064bd78d08">MSR_PENTIUM_4_MS_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a71b19dcf49e074b0b4d35b064bd78d08">MSR_PENTIUM_4_MS_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_ESCR0 is defined as MSR_MS_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a0a9850486af2544f15bcdd715b37bd25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_MS_ESCR1&#160;&#160;&#160;0x000003C1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_MS_ESCR1 (0x000003C1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0a9850486af2544f15bcdd715b37bd25">MSR_PENTIUM_4_MS_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a0a9850486af2544f15bcdd715b37bd25">MSR_PENTIUM_4_MS_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_MS_ESCR1 is defined as MSR_MS_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ab9d1a5afe062815f950e0fee072854a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_PEBS_ENABLE&#160;&#160;&#160;0x000003F1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. Processor Event Based Sampling (PEBS) (R/W) Controls the enabling of processor event sampling and replay tagging.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_PEBS_ENABLE (0x000003F1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PEBS_ENABLE_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PEBS_ENABLE_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PEBS_ENABLE_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#acae3e78cb0bc7201fecd246409ce81f6">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9d1a5afe062815f950e0fee072854a0">MSR_PENTIUM_4_PEBS_ENABLE</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ab9d1a5afe062815f950e0fee072854a0">MSR_PENTIUM_4_PEBS_ENABLE</a>, Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___p_e_b_s___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#acae3e78cb0bc7201fecd246409ce81f6">Uint64</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_PEBS_ENABLE is defined as MSR_PEBS_ENABLE in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ae4e8b75c47e082e9596a4b8e7e58ee4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_PEBS_MATRIX_VERT&#160;&#160;&#160;0x000003F2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Table 19-36.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_PEBS_MATRIX_VERT (0x000003F2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4e8b75c47e082e9596a4b8e7e58ee4b">MSR_PENTIUM_4_PEBS_MATRIX_VERT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ae4e8b75c47e082e9596a4b8e7e58ee4b">MSR_PENTIUM_4_PEBS_MATRIX_VERT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_PEBS_MATRIX_VERT is defined as MSR_PEBS_MATRIX_VERT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a7ca8ef7310ac8ca2f9947ec23a261265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_PLATFORM_BRV&#160;&#160;&#160;0x000001A1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>3, 4, 6. Shared. Platform Feature Requirements (R).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_PLATFORM_BRV (0x000001A1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_l_a_t_f_o_r_m___b_r_v___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PLATFORM_BRV_REGISTER</a>. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value. Described by the type <a class="el" href="union_m_s_r___p_e_n_t_i_u_m__4___p_l_a_t_f_o_r_m___b_r_v___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PLATFORM_BRV_REGISTER</a>.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___p_l_a_t_f_o_r_m___b_r_v___r_e_g_i_s_t_e_r.html">MSR_PENTIUM_4_PLATFORM_BRV_REGISTER</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr.<a class="code" href="union_m_s_r___p_e_n_t_i_u_m__4___p_l_a_t_f_o_r_m___b_r_v___r_e_g_i_s_t_e_r.html#aa7072cd666ba836930e451b056af88cd">Uint64</a> = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a7ca8ef7310ac8ca2f9947ec23a261265">MSR_PENTIUM_4_PLATFORM_BRV</a>);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_PLATFORM_BRV is defined as MSR_PLATFORM_BRV in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aefd6db099a372c1021755fe8e3f995ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_PMH_ESCR0&#160;&#160;&#160;0x000003AC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_PMH_ESCR0 (0x000003AC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aefd6db099a372c1021755fe8e3f995ef">MSR_PENTIUM_4_PMH_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aefd6db099a372c1021755fe8e3f995ef">MSR_PENTIUM_4_PMH_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_PMH_ESCR0 is defined as MSR_PMH_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a788007383d5a6cfc03448f2e1c44af8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_PMH_ESCR1&#160;&#160;&#160;0x000003AD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_PMH_ESCR1 (0x000003AD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a788007383d5a6cfc03448f2e1c44af8e">MSR_PENTIUM_4_PMH_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a788007383d5a6cfc03448f2e1c44af8e">MSR_PENTIUM_4_PMH_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_PMH_ESCR1 is defined as MSR_PMH_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a77939b75369ca84c6383fa49a95dffda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_RAT_ESCR0&#160;&#160;&#160;0x000003BC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_RAT_ESCR0 (0x000003BC) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a77939b75369ca84c6383fa49a95dffda">MSR_PENTIUM_4_RAT_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a77939b75369ca84c6383fa49a95dffda">MSR_PENTIUM_4_RAT_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_RAT_ESCR0 is defined as MSR_RAT_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa40486af79c8b398ddb6a10f310b3987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_RAT_ESCR1&#160;&#160;&#160;0x000003BD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_RAT_ESCR1 (0x000003BD) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa40486af79c8b398ddb6a10f310b3987">MSR_PENTIUM_4_RAT_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa40486af79c8b398ddb6a10f310b3987">MSR_PENTIUM_4_RAT_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_RAT_ESCR1 is defined as MSR_RAT_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a4182689682acfe40180438fadd49950e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_SAAT_ESCR0&#160;&#160;&#160;0x000003AE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_SAAT_ESCR0 (0x000003AE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a4182689682acfe40180438fadd49950e">MSR_PENTIUM_4_SAAT_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a4182689682acfe40180438fadd49950e">MSR_PENTIUM_4_SAAT_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_SAAT_ESCR0 is defined as MSR_SAAT_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="ad04fc1a81e9c3cf08003d64a691a23ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_SAAT_ESCR1&#160;&#160;&#160;0x000003AF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_SAAT_ESCR1 (0x000003AF) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad04fc1a81e9c3cf08003d64a691a23ab">MSR_PENTIUM_4_SAAT_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#ad04fc1a81e9c3cf08003d64a691a23ab">MSR_PENTIUM_4_SAAT_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_SAAT_ESCR1 is defined as MSR_SAAT_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a26a31e748f24e26ddea357f7886bb0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_SSU_ESCR0&#160;&#160;&#160;0x000003BE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_SSU_ESCR0 (0x000003BE) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a26a31e748f24e26ddea357f7886bb0a4">MSR_PENTIUM_4_SSU_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a26a31e748f24e26ddea357f7886bb0a4">MSR_PENTIUM_4_SSU_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_SSU_ESCR0 is defined as MSR_SSU_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="afcc56ccae07efb1514341903348d00e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_TBPU_ESCR0&#160;&#160;&#160;0x000003C2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_TBPU_ESCR0 (0x000003C2) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#afcc56ccae07efb1514341903348d00e8">MSR_PENTIUM_4_TBPU_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#afcc56ccae07efb1514341903348d00e8">MSR_PENTIUM_4_TBPU_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_TBPU_ESCR0 is defined as MSR_TBPU_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a100bdc84e5fc4a7895c323494a57ec0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_TBPU_ESCR1&#160;&#160;&#160;0x000003C3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_TBPU_ESCR1 (0x000003C3) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a100bdc84e5fc4a7895c323494a57ec0d">MSR_PENTIUM_4_TBPU_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a100bdc84e5fc4a7895c323494a57ec0d">MSR_PENTIUM_4_TBPU_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_TBPU_ESCR1 is defined as MSR_TBPU_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="aa69a265aa7bc32cd5c93f6d46ecba899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_TC_ESCR0&#160;&#160;&#160;0x000003C4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_TC_ESCR0 (0x000003C4) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa69a265aa7bc32cd5c93f6d46ecba899">MSR_PENTIUM_4_TC_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#aa69a265aa7bc32cd5c93f6d46ecba899">MSR_PENTIUM_4_TC_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_TC_ESCR0 is defined as MSR_TC_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a885f1dbc9fdba67719965b310783311c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_TC_ESCR1&#160;&#160;&#160;0x000003C5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_TC_ESCR1 (0x000003C5) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a885f1dbc9fdba67719965b310783311c">MSR_PENTIUM_4_TC_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a885f1dbc9fdba67719965b310783311c">MSR_PENTIUM_4_TC_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_TC_ESCR1 is defined as MSR_TC_ESCR1 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="abf6b3dffabeaed284f43cf12296a9eed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_TC_PRECISE_EVENT&#160;&#160;&#160;0x000003F0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_TC_PRECISE_EVENT (0x000003F0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abf6b3dffabeaed284f43cf12296a9eed">MSR_PENTIUM_4_TC_PRECISE_EVENT</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#abf6b3dffabeaed284f43cf12296a9eed">MSR_PENTIUM_4_TC_PRECISE_EVENT</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_TC_PRECISE_EVENT is defined as MSR_TC_PRECISE_EVENT in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="adc0b3fb1cc98c09e06dbc6babd8a3516"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_THERM2_CTL&#160;&#160;&#160;0x0000019D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Thermal Monitor 2 Control. 3,. Shared. For Family F, Model 3 processors: When read, specifies the value of the target TM2 transition last written. When set, it sets the next target value for TM2 transition. 4, 6. Shared. For Family F, Model 4 and Model 6 processors: When read, specifies the value of the target TM2 transition last written. Writes may cause #GP exceptions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_THERM2_CTL (0x0000019D) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#adc0b3fb1cc98c09e06dbc6babd8a3516">MSR_PENTIUM_4_THERM2_CTL</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#adc0b3fb1cc98c09e06dbc6babd8a3516">MSR_PENTIUM_4_THERM2_CTL</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_THERM2_CTL is defined as MSR_THERM2_CTL in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a6dc6041abd3b966eb0d40d1653e27c92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_U2L_ESCR0&#160;&#160;&#160;0x000003B0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_U2L_ESCR0 (0x000003B0) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6dc6041abd3b966eb0d40d1653e27c92">MSR_PENTIUM_4_U2L_ESCR0</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a6dc6041abd3b966eb0d40d1653e27c92">MSR_PENTIUM_4_U2L_ESCR0</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_U2L_ESCR0 is defined as MSR_U2L_ESCR0 in SDM. </dd></dl>

</div>
</div>
<a class="anchor" id="a5491094e9edfd06bde8ee90e70da0f70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSR_PENTIUM_4_U2L_ESCR1&#160;&#160;&#160;0x000003B1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0, 1, 2, 3, 4, 6. Shared. See Section 18.6.3.1, "ESCR MSRs.".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ECX</td><td>MSR_PENTIUM_4_U2L_ESCR1 (0x000003B1) </td></tr>
    <tr><td class="paramname">EAX</td><td>Lower 32-bits of MSR value. </td></tr>
    <tr><td class="paramname">EDX</td><td>Upper 32-bits of MSR value.</td></tr>
  </table>
  </dd>
</dl>
<p><b>Example usage</b> </p>
<div class="fragment"><div class="line"><a class="code" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>  Msr;</div>
<div class="line"></div>
<div class="line">Msr = <a class="code" href="_base_lib_8h.html#a6fda81d206f434adacf43082fa6ae2bb">AsmReadMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5491094e9edfd06bde8ee90e70da0f70">MSR_PENTIUM_4_U2L_ESCR1</a>);</div>
<div class="line"><a class="code" href="_base_lib_8h.html#ad5311b528e7b98cf2aa93bb7fab4bf5a">AsmWriteMsr64</a> (<a class="code" href="_pentium4_msr_8h.html#a5491094e9edfd06bde8ee90e70da0f70">MSR_PENTIUM_4_U2L_ESCR1</a>, Msr);</div>
</div><!-- fragment --> <dl class="section note"><dt>Note</dt><dd>MSR_PENTIUM_4_U2L_ESCR1 is defined as MSR_U2L_ESCR1 in SDM. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c048fdeadf06364e9318d2cbb3390051.html">MdePkg</a></li><li class="navelem"><a class="el" href="dir_525332e2e2b2ed96fb8f8316b580bf1e.html">Include</a></li><li class="navelem"><a class="el" href="dir_4926bea4d687c1b7ad5cb654162a97f8.html">Register</a></li><li class="navelem"><a class="el" href="dir_604a5b88e314d275dbc7aa59af9d0dd7.html">Intel</a></li><li class="navelem"><a class="el" href="dir_f6ac9f15c3cc694be683fac191e80c35.html">Msr</a></li><li class="navelem"><a class="el" href="_pentium4_msr_8h.html">Pentium4Msr.h</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:12:49 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
