{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575030507262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575030507266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 12:28:27 2019 " "Processing started: Fri Nov 29 12:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575030507266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575030507266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575030507266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575030508127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file display/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Splitter " "Found entity 1: Splitter" {  } { { "Display/Splitter.v" "" { Text "M:/ELEC473/IRDA/Display/Splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file display/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Display/Decode.v" "" { Text "M:/ELEC473/IRDA/Display/Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitterspecific/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitterspecific/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Found entity 1: ShiftReg" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitterspecific/parity.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitterspecific/parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parity " "Found entity 1: Parity" {  } { { "TransmitterSpecific/Parity.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/Parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitterspecific/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitterspecific/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "TransmitterSpecific/Controller.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recieverspecific/parityreceiver.v 1 1 " "Found 1 design units, including 1 entities, in source file recieverspecific/parityreceiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ParityReciever " "Found entity 1: ParityReciever" {  } { { "RecieverSpecific/ParityReceiver.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/ParityReceiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recieverspecific/deshiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file recieverspecific/deshiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeShiftReg " "Found entity 1: DeShiftReg" {  } { { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recieverspecific/controllerreciever.v 1 1 " "Found 1 design units, including 1 entities, in source file recieverspecific/controllerreciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerReciever " "Found entity 1: ControllerReciever" {  } { { "RecieverSpecific/ControllerReciever.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/ControllerReciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.bdf" "" { Schematic "M:/ELEC473/IRDA/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitCounter " "Found entity 1: BitCounter" {  } { { "BitCounter.v" "" { Text "M:/ELEC473/IRDA/BitCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file baudcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudCounter " "Found entity 1: BaudCounter" {  } { { "BaudCounter.v" "" { Text "M:/ELEC473/IRDA/BaudCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitterspecific/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitterspecific/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "TransmitterSpecific/debouncer.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irdatxd.v 1 1 " "Found 1 design units, including 1 entities, in source file irdatxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 irdaTxD " "Found entity 1: irdaTxD" {  } { { "irdaTxD.v" "" { Text "M:/ELEC473/IRDA/irdaTxD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575030508611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575030508611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575030508743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irdaTxD irdaTxD:inst16 " "Elaborating entity \"irdaTxD\" for hierarchy \"irdaTxD:inst16\"" {  } { { "UART.bdf" "inst16" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 120 1592 1776 264 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "UART.bdf" "inst" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 56 728 904 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitCounter BitCounter:inst4 " "Elaborating entity \"BitCounter\" for hierarchy \"BitCounter:inst4\"" {  } { { "UART.bdf" "inst4" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 120 408 576 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudCounter BaudCounter:inst5 " "Elaborating entity \"BaudCounter\" for hierarchy \"BaudCounter:inst5\"" {  } { { "UART.bdf" "inst5" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 40 248 400 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst11 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst11\"" {  } { { "UART.bdf" "inst11" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { -112 248 400 0 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508897 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pstate debouncer.v(28) " "Verilog HDL Always Construct warning at debouncer.v(28): variable \"pstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/debouncer.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/debouncer.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508906 "|UART|debouncer:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pstate debouncer.v(30) " "Verilog HDL Always Construct warning at debouncer.v(30): variable \"pstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/debouncer.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/debouncer.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508906 "|UART|debouncer:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudCounter BaudCounter:inst15 " "Elaborating entity \"BaudCounter\" for hierarchy \"BaudCounter:inst15\"" {  } { { "UART.bdf" "inst15" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 176 1328 1480 256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg ShiftReg:inst2 " "Elaborating entity \"ShiftReg\" for hierarchy \"ShiftReg:inst2\"" {  } { { "UART.bdf" "inst2" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 0 1168 1328 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508933 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val ShiftReg.v(26) " "Verilog HDL Always Construct warning at ShiftReg.v(26): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508937 "|UART|ShiftReg:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val ShiftReg.v(27) " "Verilog HDL Always Construct warning at ShiftReg.v(27): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508937 "|UART|ShiftReg:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data ShiftReg.v(30) " "Verilog HDL Always Construct warning at ShiftReg.v(30): variable \"Data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508937 "|UART|ShiftReg:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val ShiftReg.v(33) " "Verilog HDL Always Construct warning at ShiftReg.v(33): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030508937 "|UART|ShiftReg:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parity Parity:inst3 " "Elaborating entity \"Parity\" for hierarchy \"Parity:inst3\"" {  } { { "UART.bdf" "inst3" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { -64 800 992 16 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:inst9 " "Elaborating entity \"Decode\" for hierarchy \"Decode:inst9\"" {  } { { "UART.bdf" "inst9" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 544 1664 1848 624 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Splitter Splitter:inst7 " "Elaborating entity \"Splitter\" for hierarchy \"Splitter:inst7\"" {  } { { "UART.bdf" "inst7" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 488 1448 1640 568 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParityReciever ParityReciever:inst6 " "Elaborating entity \"ParityReciever\" for hierarchy \"ParityReciever:inst6\"" {  } { { "UART.bdf" "inst6" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 488 1040 1240 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030508995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeShiftReg DeShiftReg:inst10 " "Elaborating entity \"DeShiftReg\" for hierarchy \"DeShiftReg:inst10\"" {  } { { "UART.bdf" "inst10" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 504 848 1024 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030509027 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val DeShiftReg.v(22) " "Verilog HDL Always Construct warning at DeShiftReg.v(22): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030509037 "|UART|DeShiftReg:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val DeShiftReg.v(23) " "Verilog HDL Always Construct warning at DeShiftReg.v(23): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030509037 "|UART|DeShiftReg:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RxD DeShiftReg.v(26) " "Verilog HDL Always Construct warning at DeShiftReg.v(26): variable \"RxD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030509038 "|UART|DeShiftReg:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "p_val DeShiftReg.v(26) " "Verilog HDL Always Construct warning at DeShiftReg.v(26): variable \"p_val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1575030509038 "|UART|DeShiftReg:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerReciever ControllerReciever:inst1 " "Elaborating entity \"ControllerReciever\" for hierarchy \"ControllerReciever:inst1\"" {  } { { "UART.bdf" "inst1" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 504 488 688 648 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030509072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudCounter BaudCounter:inst14 " "Elaborating entity \"BaudCounter\" for hierarchy \"BaudCounter:inst14\"" {  } { { "UART.bdf" "inst14" { Schematic "M:/ELEC473/IRDA/UART.bdf" { { 472 248 400 552 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575030509116 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TransmitterSpecific/ShiftReg.v" "" { Text "M:/ELEC473/IRDA/TransmitterSpecific/ShiftReg.v" 20 -1 0 } } { "RecieverSpecific/DeShiftReg.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/DeShiftReg.v" 17 -1 0 } } { "RecieverSpecific/ControllerReciever.v" "" { Text "M:/ELEC473/IRDA/RecieverSpecific/ControllerReciever.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575030510223 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575030510225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575030510402 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575030511196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575030511196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575030511477 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575030511477 ""} { "Info" "ICUT_CUT_TM_LCELLS" "154 " "Implemented 154 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575030511477 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575030511477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575030511596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 12:28:31 2019 " "Processing ended: Fri Nov 29 12:28:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575030511596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575030511596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575030511596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575030511596 ""}
