// Seed: 4294016483
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input tri1 id_9
    , id_14,
    output supply0 id_10,
    input tri1 id_11,
    input tri1 id_12
);
  assign id_1 = id_0;
  wire id_15;
  wire id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    output tri0  id_2
    , id_7,
    output uwire id_3,
    output uwire id_4,
    input  tri   id_5
);
  assign id_4 = id_7;
  module_0(
      id_0, id_1, id_7, id_0, id_5, id_0, id_1, id_0, id_0, id_5, id_3, id_0, id_7
  );
  wire id_8;
endmodule
