// Seed: 1190119423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always force id_4 = id_3;
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  parameter id_16 = "";
  always id_15 <= id_1;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    input wire id_0,
    input supply1 _id_1
);
  logic [-1 : 1] id_3;
  ;
  wor [1 : id_1] id_4;
  assign id_4 = 1 + id_4;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
