

================================================================
== Vitis HLS Report for 'setMem_Pipeline_VITIS_LOOP_35_1'
================================================================
* Date:           Wed Apr 10 17:18:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AXI_M
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.504 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1  |       51|       51|         3|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    176|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln35_fu_99_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln40_fu_122_p2     |         +|   0|  0|  39|          32|          32|
    |sub_ln44_fu_116_p2     |         -|   0|  0|  39|          32|          32|
    |icmp_ln35_fu_93_p2     |      icmp|   0|  0|  14|           6|           5|
    |select_ln38_fu_128_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 140|          78|         104|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |i_fu_36                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_36                           |   6|   0|    6|          0|
    |select_ln38_reg_166               |  32|   0|   32|          0|
    |zext_ln35_reg_151                 |   6|   0|   64|         58|
    |zext_ln35_reg_151_pp0_iter1_reg   |   6|   0|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  55|   0|  171|        116|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_VITIS_LOOP_35_1|  return value|
|buff_address0   |  out|    6|   ap_memory|                             buff|         array|
|buff_ce0        |  out|    1|   ap_memory|                             buff|         array|
|buff_q0         |   in|   32|   ap_memory|                             buff|         array|
|buff2_address0  |  out|    6|   ap_memory|                            buff2|         array|
|buff2_ce0       |  out|    1|   ap_memory|                            buff2|         array|
|buff2_q0        |   in|   32|   ap_memory|                            buff2|         array|
|buff3_address0  |  out|    6|   ap_memory|                            buff3|         array|
|buff3_ce0       |  out|    1|   ap_memory|                            buff3|         array|
|buff3_we0       |  out|    1|   ap_memory|                            buff3|         array|
|buff3_d0        |  out|   32|   ap_memory|                            buff3|         array|
|cmp4            |   in|    1|     ap_none|                             cmp4|        scalar|
+----------------+-----+-----+------------+---------------------------------+--------------+

