# do relogio-despertador-digital_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:09 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd 
# -- Loading package STANDARD
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:41:10 on Oct 31,2019
# vcom -reportprogress 300 -93 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# End time: 07:41:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 07:58:09 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 07:58:10 on Oct 31,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:34 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/codificadordeteclado.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# End time: 07:58:34 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:36 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# End time: 07:58:36 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:45 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/mux_2x1_Wbits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# End time: 07:58:45 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:47 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 07:58:47 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:51 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/decodificador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# End time: 07:58:51 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:54 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/fftipod.vhd 
# -- Loading package STANDARD
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# End time: 07:58:54 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:58:59 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd 
# -- Loading package STANDARD
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# End time: 07:58:59 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 07:59:05 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 07:59:05 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:00:01 on Oct 31,2019
# vcom -reportprogress 300 -work work /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/relogiodespertador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:00:01 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:00:03 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:00:03 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:01:45 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:01:45 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:01:48 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:01:48 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
dataset reload -f
# Dataset not found: 
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:54 on Oct 31,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity codificadordeteclado
# -- Skipping entity counterwbits2
# -- Skipping entity decodificador
# -- Skipping entity fftipod
# -- Skipping entity mux_2x1_wbits
# -- Skipping entity mux_4x1
# -- Skipping entity registrador2
# -- Skipping entity relogiodespertador
# End time: 08:01:54 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:54 on Oct 31,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:01:54 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:59 on Oct 31,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity codificadordeteclado
# -- Skipping entity counterwbits2
# -- Skipping entity decodificador
# -- Skipping entity fftipod
# -- Skipping entity mux_2x1_wbits
# -- Skipping entity mux_4x1
# -- Skipping entity registrador2
# -- Skipping entity relogiodespertador
# End time: 08:01:59 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:01:59 on Oct 31,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:01:59 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.relogiodespertador
# vsim rtl_work.relogiodespertador 
# Start time: 08:02:10 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.relogiodespertador(configuracao)
# Loading rtl_work.codificadordeteclado(codificador)
# Loading rtl_work.counterwbits2(arch_1)
# Loading rtl_work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:02:10 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:02:12 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:02:12 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:02:15 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:02:15 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:02:27 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:02:27 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:03:41 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:03:41 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:45 on Oct 31,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity codificadordeteclado
# -- Skipping entity counterwbits2
# -- Skipping entity decodificador
# -- Skipping entity fftipod
# -- Skipping entity mux_2x1_wbits
# -- Skipping entity mux_4x1
# -- Skipping entity registrador2
# -- Skipping entity relogiodespertador
# End time: 08:04:46 on Oct 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:04:46 on Oct 31,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:04:46 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:04:47 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:04:47 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:07 on Oct 31,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity codificadordeteclado
# -- Skipping entity counterwbits2
# -- Skipping entity decodificador
# -- Skipping entity fftipod
# -- Skipping entity mux_2x1_wbits
# -- Skipping entity mux_4x1
# -- Skipping entity registrador2
# -- Skipping entity relogiodespertador
# End time: 08:06:07 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:07 on Oct 31,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:06:07 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:06:09 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:06:09 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:10:02 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:10:02 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:05 on Oct 31,2019
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity codificadordeteclado
# -- Skipping entity counterwbits2
# -- Skipping entity decodificador
# -- Skipping entity fftipod
# -- Skipping entity mux_2x1_wbits
# -- Skipping entity mux_4x1
# -- Skipping entity registrador2
# -- Skipping entity relogiodespertador
# End time: 08:10:05 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:05 on Oct 31,2019
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity codificadordeteclado
# -- Compiling architecture codificador of codificadordeteclado
# -- Compiling entity counterwbits2
# -- Compiling architecture arch_1 of counterwbits2
# -- Compiling entity decodificador
# -- Compiling architecture decod of decodificador
# -- Compiling entity fftipod
# -- Compiling architecture arq_ff_d of fftipod
# -- Compiling entity mux_2x1_Wbits
# -- Compiling architecture structural of mux_2x1_Wbits
# -- Compiling entity mux_4x1
# -- Compiling architecture structural of mux_4x1
# -- Compiling entity registrador2
# -- Compiling architecture arq_reg of registrador2
# -- Compiling entity relogiodespertador
# -- Compiling architecture configuracao of relogiodespertador
# End time: 08:10:05 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.relogiodespertador
# vsim work.relogiodespertador 
# Start time: 08:10:08 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.relogiodespertador(configuracao)
# Loading work.codificadordeteclado(codificador)
# Loading work.counterwbits2(arch_1)
# Loading work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:10:08 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.relogiodespertador
# vsim rtl_work.relogiodespertador 
# Start time: 08:10:14 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.relogiodespertador(configuracao)
# Loading rtl_work.codificadordeteclado(codificador)
# Loading rtl_work.counterwbits2(arch_1)
# Loading rtl_work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:10:14 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim rtl_work.relogiodespertador
# vsim rtl_work.relogiodespertador 
# Start time: 08:10:17 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.relogiodespertador(configuracao)
# Loading rtl_work.codificadordeteclado(codificador)
# Loading rtl_work.counterwbits2(arch_1)
# Loading rtl_work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:10:17 on Oct 31,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode in -language vhdl -range 9 0 /relogiodespertador/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# relogiodespertador
wave create -pattern none -portmode in -language vhdl -range 3 0 /relogiodespertador/init
# relogiodespertador
wave create -pattern none -portmode in -language vhdl /relogiodespertador/load_cont
# relogiodespertador
wave create -pattern none -portmode in -language vhdl -range 1 0 /relogiodespertador/switch
# relogiodespertador
wave create -pattern none -portmode in -language vhdl /relogiodespertador/clrn
# relogiodespertador
wave create -pattern none -portmode in -language vhdl /relogiodespertador/clk
# relogiodespertador
wave create -pattern none -portmode in -language vhdl /relogiodespertador/ena
# relogiodespertador
wave create -pattern none -portmode in -language vhdl /relogiodespertador/sel
# relogiodespertador
wave create -pattern none -portmode out -language vhdl -range 6 0 /relogiodespertador/o1
# relogiodespertador
wave create -pattern none -portmode out -language vhdl -range 6 0 /relogiodespertador/o2
# relogiodespertador
wave create -pattern none -portmode out -language vhdl -range 6 0 /relogiodespertador/o3
# relogiodespertador
wave create -pattern none -portmode out -language vhdl -range 6 0 /relogiodespertador/o4
# relogiodespertador
force -freeze NewSig:/relogiodespertador/clk 1 0, 0 {50 ps} -r 100
# ** Warning: (vish-168) The time value, 100, is smaller than the simulator resolution so no run occurred.
# ** Error: (vish-4004) The -repeat option requires a time period argument.
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
vsim rtl_work.relogiodespertador
# vsim rtl_work.relogiodespertador 
# Start time: 08:10:39 on Oct 31,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.relogiodespertador(configuracao)
# Loading rtl_work.codificadordeteclado(codificador)
# Loading rtl_work.counterwbits2(arch_1)
# Loading rtl_work.registrador2(arq_reg)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "d".
#    Time: 0 ps  Iteration: 0  Instance: /relogiodespertador/p6 File: /home/henriquedavid/Documentos/VHDL/relogio-despertador-digital/registrador.vhd Line: 3
# FATAL ERROR while loading design
# Error loading design
# End time: 08:10:42 on Oct 31,2019, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
add wave -position insertpoint NewSig:/relogiodespertador/*
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# checkArgs: WlfValueId has no logfile info.
# Break key hit
