{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/bpf_module/target[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_result_0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_pc_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_instr_0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_eentry[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 63,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[63]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[62]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[61]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[60]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[59]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[58]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[57]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[56]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[55]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[54]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[53]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[52]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[51]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[50]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[49]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[48]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[47]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[46]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[45]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[44]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[43]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[42]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[41]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[40]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[39]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[38]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[37]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[36]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[35]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[34]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[33]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[32]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/reg_timer_64[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.csr_module/wr_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/target[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[31]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[30]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[29]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[28]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[27]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[26]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[25]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[24]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[23]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[22]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[21]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[20]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[19]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[18]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[17]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[16]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[15]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[14]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[13]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[12]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[11]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[10]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[9]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[8]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[7]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[6]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[5]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[4]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[3]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[2]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[1]"
                                            },
                                            {
                                                "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/pc_o[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/commit_valid_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/da_mode",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/dmw0_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/dmw1_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/pipeline_0/sp_inst_blk.excp_handler_module/excp_trigger_o",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/frontend/npc_module/flush",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/i_trans_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/inst_issue_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_0",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/backend/inst_valid_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "soc/cpu/cpu_mid/core_wrap/core/pg_mode",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}