
pulse_oxi_v_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b48  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004cd8  08004cd8  00014cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004dc4  08004dc4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004dc4  08004dc4  00014dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dcc  08004dcc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dcc  08004dcc  00014dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004dd0  08004dd0  00014dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004dd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000070  08004e44  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08004e44  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d3a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002361  00000000  00000000  00033dda  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001170  00000000  00000000  00036140  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001048  00000000  00000000  000372b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028251  00000000  00000000  000382f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e568  00000000  00000000  00060549  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f4ead  00000000  00000000  0006eab1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016395e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e4  00000000  00000000  001639dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004cc0 	.word	0x08004cc0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004cc0 	.word	0x08004cc0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000574:	f000 fc0d 	bl	8000d92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000578:	f000 f820 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057c:	f000 f904 	bl	8000788 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000580:	f000 f8d2 	bl	8000728 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000584:	f000 f890 	bl	80006a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart1);
 8000588:	4809      	ldr	r0, [pc, #36]	; (80005b0 <main+0x40>)
 800058a:	f000 f965 	bl	8000858 <RetargetInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		count++;
 800058e:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <main+0x44>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	3301      	adds	r3, #1
 8000594:	b2da      	uxtb	r2, r3
 8000596:	4b07      	ldr	r3, [pc, #28]	; (80005b4 <main+0x44>)
 8000598:	701a      	strb	r2, [r3, #0]
		printf("\r\nCount %d",count);
 800059a:	4b06      	ldr	r3, [pc, #24]	; (80005b4 <main+0x44>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	4619      	mov	r1, r3
 80005a0:	4805      	ldr	r0, [pc, #20]	; (80005b8 <main+0x48>)
 80005a2:	f003 fbf3 	bl	8003d8c <iprintf>
		HAL_Delay(250);
 80005a6:	20fa      	movs	r0, #250	; 0xfa
 80005a8:	f000 fc2c 	bl	8000e04 <HAL_Delay>
		count++;
 80005ac:	e7ef      	b.n	800058e <main+0x1e>
 80005ae:	bf00      	nop
 80005b0:	200000e8 	.word	0x200000e8
 80005b4:	2000008c 	.word	0x2000008c
 80005b8:	08004cd8 	.word	0x08004cd8

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b0b8      	sub	sp, #224	; 0xe0
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80005c6:	2244      	movs	r2, #68	; 0x44
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f003 fbd6 	bl	8003d7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005e0:	463b      	mov	r3, r7
 80005e2:	2288      	movs	r2, #136	; 0x88
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f003 fbc8 	bl	8003d7c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005ec:	2301      	movs	r3, #1
 80005ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000600:	2303      	movs	r3, #3
 8000602:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000606:	2301      	movs	r3, #1
 8000608:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 9;
 800060c:	2309      	movs	r3, #9
 800060e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000612:	2307      	movs	r3, #7
 8000614:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000618:	2302      	movs	r3, #2
 800061a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800061e:	2302      	movs	r3, #2
 8000620:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000624:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000628:	4618      	mov	r0, r3
 800062a:	f001 f845 	bl	80016b8 <HAL_RCC_OscConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000634:	f000 f908 	bl	8000848 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000638:	230f      	movs	r3, #15
 800063a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800063e:	2303      	movs	r3, #3
 8000640:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000644:	2300      	movs	r3, #0
 8000646:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800064a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800064e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000658:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800065c:	2102      	movs	r1, #2
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fc10 	bl	8001e84 <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800066a:	f000 f8ed 	bl	8000848 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800066e:	2341      	movs	r3, #65	; 0x41
 8000670:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000672:	2300      	movs	r3, #0
 8000674:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000676:	2300      	movs	r3, #0
 8000678:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800067a:	463b      	mov	r3, r7
 800067c:	4618      	mov	r0, r3
 800067e:	f001 fe37 	bl	80022f0 <HAL_RCCEx_PeriphCLKConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000688:	f000 f8de 	bl	8000848 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800068c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000690:	f000 ffbc 	bl	800160c <HAL_PWREx_ControlVoltageScaling>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d001      	beq.n	800069e <SystemClock_Config+0xe2>
  {
    Error_Handler();
 800069a:	f000 f8d5 	bl	8000848 <Error_Handler>
  }
}
 800069e:	bf00      	nop
 80006a0:	37e0      	adds	r7, #224	; 0xe0
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
	...

080006a8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006ac:	4b1b      	ldr	r3, [pc, #108]	; (800071c <MX_I2C1_Init+0x74>)
 80006ae:	4a1c      	ldr	r2, [pc, #112]	; (8000720 <MX_I2C1_Init+0x78>)
 80006b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404567;
 80006b2:	4b1a      	ldr	r3, [pc, #104]	; (800071c <MX_I2C1_Init+0x74>)
 80006b4:	4a1b      	ldr	r2, [pc, #108]	; (8000724 <MX_I2C1_Init+0x7c>)
 80006b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006b8:	4b18      	ldr	r3, [pc, #96]	; (800071c <MX_I2C1_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006be:	4b17      	ldr	r3, [pc, #92]	; (800071c <MX_I2C1_Init+0x74>)
 80006c0:	2201      	movs	r2, #1
 80006c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006c4:	4b15      	ldr	r3, [pc, #84]	; (800071c <MX_I2C1_Init+0x74>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006ca:	4b14      	ldr	r3, [pc, #80]	; (800071c <MX_I2C1_Init+0x74>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006d0:	4b12      	ldr	r3, [pc, #72]	; (800071c <MX_I2C1_Init+0x74>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006d6:	4b11      	ldr	r3, [pc, #68]	; (800071c <MX_I2C1_Init+0x74>)
 80006d8:	2200      	movs	r2, #0
 80006da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006dc:	4b0f      	ldr	r3, [pc, #60]	; (800071c <MX_I2C1_Init+0x74>)
 80006de:	2200      	movs	r2, #0
 80006e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006e2:	480e      	ldr	r0, [pc, #56]	; (800071c <MX_I2C1_Init+0x74>)
 80006e4:	f000 fe5d 	bl	80013a2 <HAL_I2C_Init>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006ee:	f000 f8ab 	bl	8000848 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006f2:	2100      	movs	r1, #0
 80006f4:	4809      	ldr	r0, [pc, #36]	; (800071c <MX_I2C1_Init+0x74>)
 80006f6:	f000 fee3 	bl	80014c0 <HAL_I2CEx_ConfigAnalogFilter>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000700:	f000 f8a2 	bl	8000848 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000704:	2100      	movs	r1, #0
 8000706:	4805      	ldr	r0, [pc, #20]	; (800071c <MX_I2C1_Init+0x74>)
 8000708:	f000 ff25 	bl	8001556 <HAL_I2CEx_ConfigDigitalFilter>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000712:	f000 f899 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	2000009c 	.word	0x2000009c
 8000720:	40005400 	.word	0x40005400
 8000724:	00404567 	.word	0x00404567

08000728 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800072c:	4b14      	ldr	r3, [pc, #80]	; (8000780 <MX_USART1_UART_Init+0x58>)
 800072e:	4a15      	ldr	r2, [pc, #84]	; (8000784 <MX_USART1_UART_Init+0x5c>)
 8000730:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000732:	4b13      	ldr	r3, [pc, #76]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000738:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800073a:	4b11      	ldr	r3, [pc, #68]	; (8000780 <MX_USART1_UART_Init+0x58>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000740:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000746:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <MX_USART1_UART_Init+0x58>)
 800074e:	220c      	movs	r2, #12
 8000750:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000752:	4b0b      	ldr	r3, [pc, #44]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000754:	2200      	movs	r2, #0
 8000756:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000758:	4b09      	ldr	r3, [pc, #36]	; (8000780 <MX_USART1_UART_Init+0x58>)
 800075a:	2200      	movs	r2, #0
 800075c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800075e:	4b08      	ldr	r3, [pc, #32]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000760:	2200      	movs	r2, #0
 8000762:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <MX_USART1_UART_Init+0x58>)
 8000766:	2200      	movs	r2, #0
 8000768:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <MX_USART1_UART_Init+0x58>)
 800076c:	f002 fd42 	bl	80031f4 <HAL_UART_Init>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000776:	f000 f867 	bl	8000848 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	200000e8 	.word	0x200000e8
 8000784:	40013800 	.word	0x40013800

08000788 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b088      	sub	sp, #32
 800078c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078e:	f107 030c 	add.w	r3, r7, #12
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800079e:	4b1e      	ldr	r3, [pc, #120]	; (8000818 <MX_GPIO_Init+0x90>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	4a1d      	ldr	r2, [pc, #116]	; (8000818 <MX_GPIO_Init+0x90>)
 80007a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007aa:	4b1b      	ldr	r3, [pc, #108]	; (8000818 <MX_GPIO_Init+0x90>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b18      	ldr	r3, [pc, #96]	; (8000818 <MX_GPIO_Init+0x90>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	4a17      	ldr	r2, [pc, #92]	; (8000818 <MX_GPIO_Init+0x90>)
 80007bc:	f043 0302 	orr.w	r3, r3, #2
 80007c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007c2:	4b15      	ldr	r3, [pc, #84]	; (8000818 <MX_GPIO_Init+0x90>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	4b12      	ldr	r3, [pc, #72]	; (8000818 <MX_GPIO_Init+0x90>)
 80007d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007d2:	4a11      	ldr	r2, [pc, #68]	; (8000818 <MX_GPIO_Init+0x90>)
 80007d4:	f043 0301 	orr.w	r3, r3, #1
 80007d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007da:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_GPIO_Init+0x90>)
 80007dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007de:	f003 0301 	and.w	r3, r3, #1
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007e6:	2301      	movs	r3, #1
 80007e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <MX_GPIO_Init+0x94>)
 80007ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ee:	2301      	movs	r3, #1
 80007f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	f107 030c 	add.w	r3, r7, #12
 80007f6:	4619      	mov	r1, r3
 80007f8:	4809      	ldr	r0, [pc, #36]	; (8000820 <MX_GPIO_Init+0x98>)
 80007fa:	f000 fc07 	bl	800100c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80007fe:	2200      	movs	r2, #0
 8000800:	2100      	movs	r1, #0
 8000802:	2006      	movs	r0, #6
 8000804:	f000 fbd8 	bl	8000fb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000808:	2006      	movs	r0, #6
 800080a:	f000 fbf1 	bl	8000ff0 <HAL_NVIC_EnableIRQ>

}
 800080e:	bf00      	nop
 8000810:	3720      	adds	r7, #32
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	40021000 	.word	0x40021000
 800081c:	10210000 	.word	0x10210000
 8000820:	48000400 	.word	0x48000400

08000824 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	4a04      	ldr	r2, [pc, #16]	; (8000844 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d101      	bne.n	800083a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000836:	f000 fac5 	bl	8000dc4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800083a:	bf00      	nop
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40014800 	.word	0x40014800

08000848 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800084c:	bf00      	nop
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
	...

08000858 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000860:	4a07      	ldr	r2, [pc, #28]	; (8000880 <RetargetInit+0x28>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000866:	4b07      	ldr	r3, [pc, #28]	; (8000884 <RetargetInit+0x2c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	6898      	ldr	r0, [r3, #8]
 800086c:	2300      	movs	r3, #0
 800086e:	2202      	movs	r2, #2
 8000870:	2100      	movs	r1, #0
 8000872:	f003 faa3 	bl	8003dbc <setvbuf>
}
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000168 	.word	0x20000168
 8000884:	2000000c 	.word	0x2000000c

08000888 <_isatty>:

int _isatty(int fd) {
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2b00      	cmp	r3, #0
 8000894:	db04      	blt.n	80008a0 <_isatty+0x18>
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	2b02      	cmp	r3, #2
 800089a:	dc01      	bgt.n	80008a0 <_isatty+0x18>
    return 1;
 800089c:	2301      	movs	r3, #1
 800089e:	e005      	b.n	80008ac <_isatty+0x24>

  errno = EBADF;
 80008a0:	f003 fa42 	bl	8003d28 <__errno>
 80008a4:	4602      	mov	r2, r0
 80008a6:	2309      	movs	r3, #9
 80008a8:	6013      	str	r3, [r2, #0]
  return 0;
 80008aa:	2300      	movs	r3, #0
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <_write>:

int _write(int fd, char* ptr, int len) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b086      	sub	sp, #24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b01      	cmp	r3, #1
 80008c4:	d002      	beq.n	80008cc <_write+0x18>
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	2b02      	cmp	r3, #2
 80008ca:	d111      	bne.n	80008f0 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80008cc:	4b0e      	ldr	r3, [pc, #56]	; (8000908 <_write+0x54>)
 80008ce:	6818      	ldr	r0, [r3, #0]
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008d8:	68b9      	ldr	r1, [r7, #8]
 80008da:	f002 fcd9 	bl	8003290 <HAL_UART_Transmit>
 80008de:	4603      	mov	r3, r0
 80008e0:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80008e2:	7dfb      	ldrb	r3, [r7, #23]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d101      	bne.n	80008ec <_write+0x38>
      return len;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	e008      	b.n	80008fe <_write+0x4a>
    else
      return EIO;
 80008ec:	2305      	movs	r3, #5
 80008ee:	e006      	b.n	80008fe <_write+0x4a>
  }
  errno = EBADF;
 80008f0:	f003 fa1a 	bl	8003d28 <__errno>
 80008f4:	4602      	mov	r2, r0
 80008f6:	2309      	movs	r3, #9
 80008f8:	6013      	str	r3, [r2, #0]
  return -1;
 80008fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	20000168 	.word	0x20000168

0800090c <_close>:

int _close(int fd) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2b00      	cmp	r3, #0
 8000918:	db04      	blt.n	8000924 <_close+0x18>
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b02      	cmp	r3, #2
 800091e:	dc01      	bgt.n	8000924 <_close+0x18>
    return 0;
 8000920:	2300      	movs	r3, #0
 8000922:	e006      	b.n	8000932 <_close+0x26>

  errno = EBADF;
 8000924:	f003 fa00 	bl	8003d28 <__errno>
 8000928:	4602      	mov	r2, r0
 800092a:	2309      	movs	r3, #9
 800092c:	6013      	str	r3, [r2, #0]
  return -1;
 800092e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000932:	4618      	mov	r0, r3
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800093a:	b580      	push	{r7, lr}
 800093c:	b084      	sub	sp, #16
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000946:	f003 f9ef 	bl	8003d28 <__errno>
 800094a:	4602      	mov	r2, r0
 800094c:	2309      	movs	r3, #9
 800094e:	6013      	str	r3, [r2, #0]
  return -1;
 8000950:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000954:	4618      	mov	r0, r3
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <_read>:

int _read(int fd, char* ptr, int len) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d110      	bne.n	8000990 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <_read+0x4c>)
 8000970:	6818      	ldr	r0, [r3, #0]
 8000972:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000976:	2201      	movs	r2, #1
 8000978:	68b9      	ldr	r1, [r7, #8]
 800097a:	f002 fd1c 	bl	80033b6 <HAL_UART_Receive>
 800097e:	4603      	mov	r3, r0
 8000980:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000982:	7dfb      	ldrb	r3, [r7, #23]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d101      	bne.n	800098c <_read+0x30>
      return 1;
 8000988:	2301      	movs	r3, #1
 800098a:	e008      	b.n	800099e <_read+0x42>
    else
      return EIO;
 800098c:	2305      	movs	r3, #5
 800098e:	e006      	b.n	800099e <_read+0x42>
  }
  errno = EBADF;
 8000990:	f003 f9ca 	bl	8003d28 <__errno>
 8000994:	4602      	mov	r2, r0
 8000996:	2309      	movs	r3, #9
 8000998:	6013      	str	r3, [r2, #0]
  return -1;
 800099a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000168 	.word	0x20000168

080009ac <_fstat>:

int _fstat(int fd, struct stat* st) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	db08      	blt.n	80009ce <_fstat+0x22>
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b02      	cmp	r3, #2
 80009c0:	dc05      	bgt.n	80009ce <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009c8:	605a      	str	r2, [r3, #4]
    return 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	e005      	b.n	80009da <_fstat+0x2e>
  }

  errno = EBADF;
 80009ce:	f003 f9ab 	bl	8003d28 <__errno>
 80009d2:	4602      	mov	r2, r0
 80009d4:	2309      	movs	r3, #9
 80009d6:	6013      	str	r3, [r2, #0]
  return 0;
 80009d8:	2300      	movs	r3, #0
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	4b0f      	ldr	r3, [pc, #60]	; (8000a28 <HAL_MspInit+0x44>)
 80009ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ee:	4a0e      	ldr	r2, [pc, #56]	; (8000a28 <HAL_MspInit+0x44>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	6613      	str	r3, [r2, #96]	; 0x60
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <HAL_MspInit+0x44>)
 80009f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <HAL_MspInit+0x44>)
 8000a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a06:	4a08      	ldr	r2, [pc, #32]	; (8000a28 <HAL_MspInit+0x44>)
 8000a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a0c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a0e:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <HAL_MspInit+0x44>)
 8000a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40021000 	.word	0x40021000

08000a2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	; 0x28
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0314 	add.w	r3, r7, #20
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a17      	ldr	r2, [pc, #92]	; (8000aa8 <HAL_I2C_MspInit+0x7c>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d128      	bne.n	8000aa0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a52:	4a16      	ldr	r2, [pc, #88]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a6c:	2312      	movs	r3, #18
 8000a6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a74:	2303      	movs	r3, #3
 8000a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a78:	2304      	movs	r3, #4
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	; (8000ab0 <HAL_I2C_MspInit+0x84>)
 8000a84:	f000 fac2 	bl	800100c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a8c:	4a07      	ldr	r2, [pc, #28]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a92:	6593      	str	r3, [r2, #88]	; 0x58
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <HAL_I2C_MspInit+0x80>)
 8000a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3728      	adds	r7, #40	; 0x28
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40005400 	.word	0x40005400
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	48000400 	.word	0x48000400

08000ab4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08a      	sub	sp, #40	; 0x28
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a17      	ldr	r2, [pc, #92]	; (8000b30 <HAL_UART_MspInit+0x7c>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d127      	bne.n	8000b26 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ad6:	4b17      	ldr	r3, [pc, #92]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ada:	4a16      	ldr	r2, [pc, #88]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae0:	6613      	str	r3, [r2, #96]	; 0x60
 8000ae2:	4b14      	ldr	r3, [pc, #80]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000ae4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aea:	613b      	str	r3, [r7, #16]
 8000aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aee:	4b11      	ldr	r3, [pc, #68]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af2:	4a10      	ldr	r2, [pc, #64]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000af4:	f043 0302 	orr.w	r3, r3, #2
 8000af8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000afa:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <HAL_UART_MspInit+0x80>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afe:	f003 0302 	and.w	r3, r3, #2
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b06:	23c0      	movs	r3, #192	; 0xc0
 8000b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b12:	2303      	movs	r3, #3
 8000b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b16:	2307      	movs	r3, #7
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b1a:	f107 0314 	add.w	r3, r7, #20
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4805      	ldr	r0, [pc, #20]	; (8000b38 <HAL_UART_MspInit+0x84>)
 8000b22:	f000 fa73 	bl	800100c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b26:	bf00      	nop
 8000b28:	3728      	adds	r7, #40	; 0x28
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	40013800 	.word	0x40013800
 8000b34:	40021000 	.word	0x40021000
 8000b38:	48000400 	.word	0x48000400

08000b3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b08c      	sub	sp, #48	; 0x30
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	6879      	ldr	r1, [r7, #4]
 8000b50:	201a      	movs	r0, #26
 8000b52:	f000 fa31 	bl	8000fb8 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000b56:	201a      	movs	r0, #26
 8000b58:	f000 fa4a 	bl	8000ff0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	; (8000bd8 <HAL_InitTick+0x9c>)
 8000b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b60:	4a1d      	ldr	r2, [pc, #116]	; (8000bd8 <HAL_InitTick+0x9c>)
 8000b62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b66:	6613      	str	r3, [r2, #96]	; 0x60
 8000b68:	4b1b      	ldr	r3, [pc, #108]	; (8000bd8 <HAL_InitTick+0x9c>)
 8000b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b6c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b74:	f107 0210 	add.w	r2, r7, #16
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	4611      	mov	r1, r2
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f001 fb24 	bl	80021cc <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b84:	f001 fb0c 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8000b88:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b8c:	4a13      	ldr	r2, [pc, #76]	; (8000bdc <HAL_InitTick+0xa0>)
 8000b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b92:	0c9b      	lsrs	r3, r3, #18
 8000b94:	3b01      	subs	r3, #1
 8000b96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000b98:	4b11      	ldr	r3, [pc, #68]	; (8000be0 <HAL_InitTick+0xa4>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	; (8000be4 <HAL_InitTick+0xa8>)
 8000b9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000 / 1000) - 1;
 8000b9e:	4b10      	ldr	r3, [pc, #64]	; (8000be0 <HAL_InitTick+0xa4>)
 8000ba0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ba4:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000ba6:	4a0e      	ldr	r2, [pc, #56]	; (8000be0 <HAL_InitTick+0xa4>)
 8000ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000baa:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	; (8000be0 <HAL_InitTick+0xa4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	; (8000be0 <HAL_InitTick+0xa4>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8000bb8:	4809      	ldr	r0, [pc, #36]	; (8000be0 <HAL_InitTick+0xa4>)
 8000bba:	f002 f849 	bl	8002c50 <HAL_TIM_Base_Init>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d104      	bne.n	8000bce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8000bc4:	4806      	ldr	r0, [pc, #24]	; (8000be0 <HAL_InitTick+0xa4>)
 8000bc6:	f002 f8a5 	bl	8002d14 <HAL_TIM_Base_Start_IT>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	e000      	b.n	8000bd0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3730      	adds	r7, #48	; 0x30
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	431bde83 	.word	0x431bde83
 8000be0:	2000016c 	.word	0x2000016c
 8000be4:	40014800 	.word	0x40014800

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bfa:	e7fe      	b.n	8000bfa <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <MemManage_Handler+0x4>

08000c02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c06:	e7fe      	b.n	8000c06 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	e7fe      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr

08000c2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000c4a:	2001      	movs	r0, #1
 8000c4c:	f000 fb86 	bl	800135c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000c58:	4802      	ldr	r0, [pc, #8]	; (8000c64 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000c5a:	f002 f8cb 	bl	8002df4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000016c 	.word	0x2000016c

08000c68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c70:	4a14      	ldr	r2, [pc, #80]	; (8000cc4 <_sbrk+0x5c>)
 8000c72:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <_sbrk+0x60>)
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c7c:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <_sbrk+0x64>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d102      	bne.n	8000c8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c84:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <_sbrk+0x64>)
 8000c86:	4a12      	ldr	r2, [pc, #72]	; (8000cd0 <_sbrk+0x68>)
 8000c88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8a:	4b10      	ldr	r3, [pc, #64]	; (8000ccc <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d207      	bcs.n	8000ca8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c98:	f003 f846 	bl	8003d28 <__errno>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	230c      	movs	r3, #12
 8000ca0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ca6:	e009      	b.n	8000cbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <_sbrk+0x64>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cae:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <_sbrk+0x64>)
 8000cb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cba:	68fb      	ldr	r3, [r7, #12]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20018000 	.word	0x20018000
 8000cc8:	00000400 	.word	0x00000400
 8000ccc:	20000090 	.word	0x20000090
 8000cd0:	200001c0 	.word	0x200001c0

08000cd4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd8:	4b17      	ldr	r3, [pc, #92]	; (8000d38 <SystemInit+0x64>)
 8000cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cde:	4a16      	ldr	r2, [pc, #88]	; (8000d38 <SystemInit+0x64>)
 8000ce0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	; (8000d3c <SystemInit+0x68>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a13      	ldr	r2, [pc, #76]	; (8000d3c <SystemInit+0x68>)
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000cf4:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <SystemInit+0x68>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000cfa:	4b10      	ldr	r3, [pc, #64]	; (8000d3c <SystemInit+0x68>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a0f      	ldr	r2, [pc, #60]	; (8000d3c <SystemInit+0x68>)
 8000d00:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d04:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d08:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <SystemInit+0x68>)
 8000d0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d10:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d12:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <SystemInit+0x68>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a09      	ldr	r2, [pc, #36]	; (8000d3c <SystemInit+0x68>)
 8000d18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d1e:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <SystemInit+0x68>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <SystemInit+0x64>)
 8000d26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d2a:	609a      	str	r2, [r3, #8]
#endif
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00
 8000d3c:	40021000 	.word	0x40021000

08000d40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d78 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d44:	f7ff ffc6 	bl	8000cd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000d48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000d4a:	e003      	b.n	8000d54 <LoopCopyDataInit>

08000d4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000d4c:	4b0b      	ldr	r3, [pc, #44]	; (8000d7c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000d4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000d50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000d52:	3104      	adds	r1, #4

08000d54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000d54:	480a      	ldr	r0, [pc, #40]	; (8000d80 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000d58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000d5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000d5c:	d3f6      	bcc.n	8000d4c <CopyDataInit>
	ldr	r2, =_sbss
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000d60:	e002      	b.n	8000d68 <LoopFillZerobss>

08000d62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000d62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000d64:	f842 3b04 	str.w	r3, [r2], #4

08000d68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <LoopForever+0x16>)
	cmp	r2, r3
 8000d6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000d6c:	d3f9      	bcc.n	8000d62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f002 ffe1 	bl	8003d34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d72:	f7ff fbfd 	bl	8000570 <main>

08000d76 <LoopForever>:

LoopForever:
    b LoopForever
 8000d76:	e7fe      	b.n	8000d76 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d78:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000d7c:	08004dd4 	.word	0x08004dd4
	ldr	r0, =_sdata
 8000d80:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000d84:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000d88:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000d8c:	200001c0 	.word	0x200001c0

08000d90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC1_2_IRQHandler>

08000d92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	f000 f900 	bl	8000fa2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000da2:	2000      	movs	r0, #0
 8000da4:	f7ff feca 	bl	8000b3c <HAL_InitTick>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dae:	2301      	movs	r3, #1
 8000db0:	71fb      	strb	r3, [r7, #7]
 8000db2:	e001      	b.n	8000db8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000db4:	f7ff fe16 	bl	80009e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000db8:	79fb      	ldrb	r3, [r7, #7]
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_IncTick+0x20>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <HAL_IncTick+0x24>)
 8000dd6:	6013      	str	r3, [r2, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	20000008 	.word	0x20000008
 8000de8:	200001b8 	.word	0x200001b8

08000dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return uwTick;
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <HAL_GetTick+0x14>)
 8000df2:	681b      	ldr	r3, [r3, #0]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	200001b8 	.word	0x200001b8

08000e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e0c:	f7ff ffee 	bl	8000dec <HAL_GetTick>
 8000e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e1c:	d005      	beq.n	8000e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000e1e:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <HAL_Delay+0x40>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	461a      	mov	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	4413      	add	r3, r2
 8000e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e2a:	bf00      	nop
 8000e2c:	f7ff ffde 	bl	8000dec <HAL_GetTick>
 8000e30:	4602      	mov	r2, r0
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	68fa      	ldr	r2, [r7, #12]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d8f7      	bhi.n	8000e2c <HAL_Delay+0x28>
  {
  }
}
 8000e3c:	bf00      	nop
 8000e3e:	3710      	adds	r7, #16
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	20000008 	.word	0x20000008

08000e48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f003 0307 	and.w	r3, r3, #7
 8000e56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e5e:	68ba      	ldr	r2, [r7, #8]
 8000e60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e64:	4013      	ands	r3, r2
 8000e66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e7a:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <__NVIC_SetPriorityGrouping+0x44>)
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	60d3      	str	r3, [r2, #12]
}
 8000e80:	bf00      	nop
 8000e82:	3714      	adds	r7, #20
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e94:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <__NVIC_GetPriorityGrouping+0x18>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	0a1b      	lsrs	r3, r3, #8
 8000e9a:	f003 0307 	and.w	r3, r3, #7
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	db0b      	blt.n	8000ed6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f003 021f 	and.w	r2, r3, #31
 8000ec4:	4907      	ldr	r1, [pc, #28]	; (8000ee4 <__NVIC_EnableIRQ+0x38>)
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	095b      	lsrs	r3, r3, #5
 8000ecc:	2001      	movs	r0, #1
 8000ece:	fa00 f202 	lsl.w	r2, r0, r2
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ed6:	bf00      	nop
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000e100 	.word	0xe000e100

08000ee8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	6039      	str	r1, [r7, #0]
 8000ef2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	db0a      	blt.n	8000f12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	b2da      	uxtb	r2, r3
 8000f00:	490c      	ldr	r1, [pc, #48]	; (8000f34 <__NVIC_SetPriority+0x4c>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	0112      	lsls	r2, r2, #4
 8000f08:	b2d2      	uxtb	r2, r2
 8000f0a:	440b      	add	r3, r1
 8000f0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f10:	e00a      	b.n	8000f28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	b2da      	uxtb	r2, r3
 8000f16:	4908      	ldr	r1, [pc, #32]	; (8000f38 <__NVIC_SetPriority+0x50>)
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	f003 030f 	and.w	r3, r3, #15
 8000f1e:	3b04      	subs	r3, #4
 8000f20:	0112      	lsls	r2, r2, #4
 8000f22:	b2d2      	uxtb	r2, r2
 8000f24:	440b      	add	r3, r1
 8000f26:	761a      	strb	r2, [r3, #24]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000e100 	.word	0xe000e100
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b089      	sub	sp, #36	; 0x24
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f003 0307 	and.w	r3, r3, #7
 8000f4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f50:	69fb      	ldr	r3, [r7, #28]
 8000f52:	f1c3 0307 	rsb	r3, r3, #7
 8000f56:	2b04      	cmp	r3, #4
 8000f58:	bf28      	it	cs
 8000f5a:	2304      	movcs	r3, #4
 8000f5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3304      	adds	r3, #4
 8000f62:	2b06      	cmp	r3, #6
 8000f64:	d902      	bls.n	8000f6c <NVIC_EncodePriority+0x30>
 8000f66:	69fb      	ldr	r3, [r7, #28]
 8000f68:	3b03      	subs	r3, #3
 8000f6a:	e000      	b.n	8000f6e <NVIC_EncodePriority+0x32>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43da      	mvns	r2, r3
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	401a      	ands	r2, r3
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f8e:	43d9      	mvns	r1, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	4313      	orrs	r3, r2
         );
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3724      	adds	r7, #36	; 0x24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ff4c 	bl	8000e48 <__NVIC_SetPriorityGrouping>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fca:	f7ff ff61 	bl	8000e90 <__NVIC_GetPriorityGrouping>
 8000fce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	68b9      	ldr	r1, [r7, #8]
 8000fd4:	6978      	ldr	r0, [r7, #20]
 8000fd6:	f7ff ffb1 	bl	8000f3c <NVIC_EncodePriority>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe0:	4611      	mov	r1, r2
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff80 	bl	8000ee8 <__NVIC_SetPriority>
}
 8000fe8:	bf00      	nop
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff54 	bl	8000eac <__NVIC_EnableIRQ>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800100c:	b480      	push	{r7}
 800100e:	b087      	sub	sp, #28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101a:	e17f      	b.n	800131c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	2101      	movs	r1, #1
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	fa01 f303 	lsl.w	r3, r1, r3
 8001028:	4013      	ands	r3, r2
 800102a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	f000 8171 	beq.w	8001316 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d00b      	beq.n	8001054 <HAL_GPIO_Init+0x48>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2b02      	cmp	r3, #2
 8001042:	d007      	beq.n	8001054 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001048:	2b11      	cmp	r3, #17
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b12      	cmp	r3, #18
 8001052:	d130      	bne.n	80010b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	2203      	movs	r2, #3
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	43db      	mvns	r3, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4013      	ands	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	68da      	ldr	r2, [r3, #12]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800108a:	2201      	movs	r2, #1
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	091b      	lsrs	r3, r3, #4
 80010a0:	f003 0201 	and.w	r2, r3, #1
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	2b03      	cmp	r3, #3
 80010c0:	d118      	bne.n	80010f4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80010c8:	2201      	movs	r2, #1
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	4013      	ands	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	08db      	lsrs	r3, r3, #3
 80010de:	f003 0201 	and.w	r2, r3, #1
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	2203      	movs	r2, #3
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4013      	ands	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	689a      	ldr	r2, [r3, #8]
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4313      	orrs	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b02      	cmp	r3, #2
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x128>
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2b12      	cmp	r3, #18
 8001132:	d123      	bne.n	800117c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	08da      	lsrs	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3208      	adds	r2, #8
 800113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001140:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f003 0307 	and.w	r3, r3, #7
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	691a      	ldr	r2, [r3, #16]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	f003 0307 	and.w	r3, r3, #7
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	08da      	lsrs	r2, r3, #3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	3208      	adds	r2, #8
 8001176:	6939      	ldr	r1, [r7, #16]
 8001178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	4013      	ands	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0203 	and.w	r2, r3, #3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	693a      	ldr	r2, [r7, #16]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	693a      	ldr	r2, [r7, #16]
 80011ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80ac 	beq.w	8001316 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	4b5e      	ldr	r3, [pc, #376]	; (8001338 <HAL_GPIO_Init+0x32c>)
 80011c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c2:	4a5d      	ldr	r2, [pc, #372]	; (8001338 <HAL_GPIO_Init+0x32c>)
 80011c4:	f043 0301 	orr.w	r3, r3, #1
 80011c8:	6613      	str	r3, [r2, #96]	; 0x60
 80011ca:	4b5b      	ldr	r3, [pc, #364]	; (8001338 <HAL_GPIO_Init+0x32c>)
 80011cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011d6:	4a59      	ldr	r2, [pc, #356]	; (800133c <HAL_GPIO_Init+0x330>)
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	089b      	lsrs	r3, r3, #2
 80011dc:	3302      	adds	r3, #2
 80011de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	f003 0303 	and.w	r3, r3, #3
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	220f      	movs	r2, #15
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	693a      	ldr	r2, [r7, #16]
 80011f6:	4013      	ands	r3, r2
 80011f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001200:	d025      	beq.n	800124e <HAL_GPIO_Init+0x242>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4e      	ldr	r2, [pc, #312]	; (8001340 <HAL_GPIO_Init+0x334>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d01f      	beq.n	800124a <HAL_GPIO_Init+0x23e>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4d      	ldr	r2, [pc, #308]	; (8001344 <HAL_GPIO_Init+0x338>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d019      	beq.n	8001246 <HAL_GPIO_Init+0x23a>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a4c      	ldr	r2, [pc, #304]	; (8001348 <HAL_GPIO_Init+0x33c>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d013      	beq.n	8001242 <HAL_GPIO_Init+0x236>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a4b      	ldr	r2, [pc, #300]	; (800134c <HAL_GPIO_Init+0x340>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d00d      	beq.n	800123e <HAL_GPIO_Init+0x232>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a4a      	ldr	r2, [pc, #296]	; (8001350 <HAL_GPIO_Init+0x344>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d007      	beq.n	800123a <HAL_GPIO_Init+0x22e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a49      	ldr	r2, [pc, #292]	; (8001354 <HAL_GPIO_Init+0x348>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d101      	bne.n	8001236 <HAL_GPIO_Init+0x22a>
 8001232:	2306      	movs	r3, #6
 8001234:	e00c      	b.n	8001250 <HAL_GPIO_Init+0x244>
 8001236:	2307      	movs	r3, #7
 8001238:	e00a      	b.n	8001250 <HAL_GPIO_Init+0x244>
 800123a:	2305      	movs	r3, #5
 800123c:	e008      	b.n	8001250 <HAL_GPIO_Init+0x244>
 800123e:	2304      	movs	r3, #4
 8001240:	e006      	b.n	8001250 <HAL_GPIO_Init+0x244>
 8001242:	2303      	movs	r3, #3
 8001244:	e004      	b.n	8001250 <HAL_GPIO_Init+0x244>
 8001246:	2302      	movs	r3, #2
 8001248:	e002      	b.n	8001250 <HAL_GPIO_Init+0x244>
 800124a:	2301      	movs	r3, #1
 800124c:	e000      	b.n	8001250 <HAL_GPIO_Init+0x244>
 800124e:	2300      	movs	r3, #0
 8001250:	697a      	ldr	r2, [r7, #20]
 8001252:	f002 0203 	and.w	r2, r2, #3
 8001256:	0092      	lsls	r2, r2, #2
 8001258:	4093      	lsls	r3, r2
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	4313      	orrs	r3, r2
 800125e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001260:	4936      	ldr	r1, [pc, #216]	; (800133c <HAL_GPIO_Init+0x330>)
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	089b      	lsrs	r3, r3, #2
 8001266:	3302      	adds	r3, #2
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800126e:	4b3a      	ldr	r3, [pc, #232]	; (8001358 <HAL_GPIO_Init+0x34c>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	43db      	mvns	r3, r3
 8001278:	693a      	ldr	r2, [r7, #16]
 800127a:	4013      	ands	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d003      	beq.n	8001292 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	4313      	orrs	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001292:	4a31      	ldr	r2, [pc, #196]	; (8001358 <HAL_GPIO_Init+0x34c>)
 8001294:	693b      	ldr	r3, [r7, #16]
 8001296:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001298:	4b2f      	ldr	r3, [pc, #188]	; (8001358 <HAL_GPIO_Init+0x34c>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	43db      	mvns	r3, r3
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	4013      	ands	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80012bc:	4a26      	ldr	r2, [pc, #152]	; (8001358 <HAL_GPIO_Init+0x34c>)
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012c2:	4b25      	ldr	r3, [pc, #148]	; (8001358 <HAL_GPIO_Init+0x34c>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	43db      	mvns	r3, r3
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	4013      	ands	r3, r2
 80012d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d003      	beq.n	80012e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	4313      	orrs	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80012e6:	4a1c      	ldr	r2, [pc, #112]	; (8001358 <HAL_GPIO_Init+0x34c>)
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80012ec:	4b1a      	ldr	r3, [pc, #104]	; (8001358 <HAL_GPIO_Init+0x34c>)
 80012ee:	68db      	ldr	r3, [r3, #12]
 80012f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	43db      	mvns	r3, r3
 80012f6:	693a      	ldr	r2, [r7, #16]
 80012f8:	4013      	ands	r3, r2
 80012fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d003      	beq.n	8001310 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	4313      	orrs	r3, r2
 800130e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001310:	4a11      	ldr	r2, [pc, #68]	; (8001358 <HAL_GPIO_Init+0x34c>)
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	3301      	adds	r3, #1
 800131a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	fa22 f303 	lsr.w	r3, r2, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	f47f ae78 	bne.w	800101c <HAL_GPIO_Init+0x10>
  }
}
 800132c:	bf00      	nop
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	40021000 	.word	0x40021000
 800133c:	40010000 	.word	0x40010000
 8001340:	48000400 	.word	0x48000400
 8001344:	48000800 	.word	0x48000800
 8001348:	48000c00 	.word	0x48000c00
 800134c:	48001000 	.word	0x48001000
 8001350:	48001400 	.word	0x48001400
 8001354:	48001800 	.word	0x48001800
 8001358:	40010400 	.word	0x40010400

0800135c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001366:	4b08      	ldr	r3, [pc, #32]	; (8001388 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001368:	695a      	ldr	r2, [r3, #20]
 800136a:	88fb      	ldrh	r3, [r7, #6]
 800136c:	4013      	ands	r3, r2
 800136e:	2b00      	cmp	r3, #0
 8001370:	d006      	beq.n	8001380 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001372:	4a05      	ldr	r2, [pc, #20]	; (8001388 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001374:	88fb      	ldrh	r3, [r7, #6]
 8001376:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001378:	88fb      	ldrh	r3, [r7, #6]
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f806 	bl	800138c <HAL_GPIO_EXTI_Callback>
  }
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40010400 	.word	0x40010400

0800138c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001396:	bf00      	nop
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d101      	bne.n	80013b4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e081      	b.n	80014b8 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d106      	bne.n	80013ce <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff fb2f 	bl	8000a2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2224      	movs	r2, #36	; 0x24
 80013d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f022 0201 	bic.w	r2, r2, #1
 80013e4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80013f2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	689a      	ldr	r2, [r3, #8]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001402:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d107      	bne.n	800141c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	e006      	b.n	800142a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001428:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	68db      	ldr	r3, [r3, #12]
 800142e:	2b02      	cmp	r3, #2
 8001430:	d104      	bne.n	800143c <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800143a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800144a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800144e:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	68da      	ldr	r2, [r3, #12]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800145e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	691a      	ldr	r2, [r3, #16]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	695b      	ldr	r3, [r3, #20]
 8001468:	ea42 0103 	orr.w	r1, r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	021a      	lsls	r2, r3, #8
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	430a      	orrs	r2, r1
 8001478:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	69d9      	ldr	r1, [r3, #28]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a1a      	ldr	r2, [r3, #32]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f042 0201 	orr.w	r2, r2, #1
 8001498:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2200      	movs	r2, #0
 800149e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2220      	movs	r2, #32
 80014a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b20      	cmp	r3, #32
 80014d4:	d138      	bne.n	8001548 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d101      	bne.n	80014e4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80014e0:	2302      	movs	r3, #2
 80014e2:	e032      	b.n	800154a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2201      	movs	r2, #1
 80014e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2224      	movs	r2, #36	; 0x24
 80014f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f022 0201 	bic.w	r2, r2, #1
 8001502:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001512:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	6819      	ldr	r1, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	430a      	orrs	r2, r1
 8001522:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2220      	movs	r2, #32
 8001538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e000      	b.n	800154a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001548:	2302      	movs	r3, #2
  }
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001556:	b480      	push	{r7}
 8001558:	b085      	sub	sp, #20
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b20      	cmp	r3, #32
 800156a:	d139      	bne.n	80015e0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001572:	2b01      	cmp	r3, #1
 8001574:	d101      	bne.n	800157a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001576:	2302      	movs	r3, #2
 8001578:	e033      	b.n	80015e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2201      	movs	r2, #1
 800157e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2224      	movs	r2, #36	; 0x24
 8001586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f022 0201 	bic.w	r2, r2, #1
 8001598:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015a8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	021b      	lsls	r3, r3, #8
 80015ae:	68fa      	ldr	r2, [r7, #12]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f042 0201 	orr.w	r2, r2, #1
 80015ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2220      	movs	r2, #32
 80015d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	e000      	b.n	80015e2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80015e0:	2302      	movs	r3, #2
  }
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3714      	adds	r7, #20
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <HAL_PWREx_GetVoltageRange+0x18>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	40007000 	.word	0x40007000

0800160c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800161a:	d130      	bne.n	800167e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800161c:	4b23      	ldr	r3, [pc, #140]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001628:	d038      	beq.n	800169c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800162a:	4b20      	ldr	r3, [pc, #128]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001632:	4a1e      	ldr	r2, [pc, #120]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001634:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001638:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800163a:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2232      	movs	r2, #50	; 0x32
 8001640:	fb02 f303 	mul.w	r3, r2, r3
 8001644:	4a1b      	ldr	r2, [pc, #108]	; (80016b4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001646:	fba2 2303 	umull	r2, r3, r2, r3
 800164a:	0c9b      	lsrs	r3, r3, #18
 800164c:	3301      	adds	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001650:	e002      	b.n	8001658 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3b01      	subs	r3, #1
 8001656:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001658:	4b14      	ldr	r3, [pc, #80]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800165a:	695b      	ldr	r3, [r3, #20]
 800165c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001664:	d102      	bne.n	800166c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d1f2      	bne.n	8001652 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800166c:	4b0f      	ldr	r3, [pc, #60]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001678:	d110      	bne.n	800169c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e00f      	b.n	800169e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800167e:	4b0b      	ldr	r3, [pc, #44]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001686:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800168a:	d007      	beq.n	800169c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800168c:	4b07      	ldr	r3, [pc, #28]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001694:	4a05      	ldr	r2, [pc, #20]	; (80016ac <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001696:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800169a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3714      	adds	r7, #20
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40007000 	.word	0x40007000
 80016b0:	20000000 	.word	0x20000000
 80016b4:	431bde83 	.word	0x431bde83

080016b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b088      	sub	sp, #32
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d101      	bne.n	80016ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e3d4      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ca:	4ba1      	ldr	r3, [pc, #644]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f003 030c 	and.w	r3, r3, #12
 80016d2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016d4:	4b9e      	ldr	r3, [pc, #632]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0310 	and.w	r3, r3, #16
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 80e4 	beq.w	80018b4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d007      	beq.n	8001702 <HAL_RCC_OscConfig+0x4a>
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	2b0c      	cmp	r3, #12
 80016f6:	f040 808b 	bne.w	8001810 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	f040 8087 	bne.w	8001810 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001702:	4b93      	ldr	r3, [pc, #588]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b00      	cmp	r3, #0
 800170c:	d005      	beq.n	800171a <HAL_RCC_OscConfig+0x62>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e3ac      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1a      	ldr	r2, [r3, #32]
 800171e:	4b8c      	ldr	r3, [pc, #560]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	2b00      	cmp	r3, #0
 8001728:	d004      	beq.n	8001734 <HAL_RCC_OscConfig+0x7c>
 800172a:	4b89      	ldr	r3, [pc, #548]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001732:	e005      	b.n	8001740 <HAL_RCC_OscConfig+0x88>
 8001734:	4b86      	ldr	r3, [pc, #536]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800173a:	091b      	lsrs	r3, r3, #4
 800173c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001740:	4293      	cmp	r3, r2
 8001742:	d223      	bcs.n	800178c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a1b      	ldr	r3, [r3, #32]
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fd71 	bl	8002230 <RCC_SetFlashLatencyFromMSIRange>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e38d      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001758:	4b7d      	ldr	r3, [pc, #500]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a7c      	ldr	r2, [pc, #496]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	6013      	str	r3, [r2, #0]
 8001764:	4b7a      	ldr	r3, [pc, #488]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	4977      	ldr	r1, [pc, #476]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001772:	4313      	orrs	r3, r2
 8001774:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001776:	4b76      	ldr	r3, [pc, #472]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001778:	685b      	ldr	r3, [r3, #4]
 800177a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	69db      	ldr	r3, [r3, #28]
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	4972      	ldr	r1, [pc, #456]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001786:	4313      	orrs	r3, r2
 8001788:	604b      	str	r3, [r1, #4]
 800178a:	e025      	b.n	80017d8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800178c:	4b70      	ldr	r3, [pc, #448]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a6f      	ldr	r2, [pc, #444]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001792:	f043 0308 	orr.w	r3, r3, #8
 8001796:	6013      	str	r3, [r2, #0]
 8001798:	4b6d      	ldr	r3, [pc, #436]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	496a      	ldr	r1, [pc, #424]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017aa:	4b69      	ldr	r3, [pc, #420]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	021b      	lsls	r3, r3, #8
 80017b8:	4965      	ldr	r1, [pc, #404]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80017ba:	4313      	orrs	r3, r2
 80017bc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d109      	bne.n	80017d8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f000 fd31 	bl	8002230 <RCC_SetFlashLatencyFromMSIRange>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e34d      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017d8:	f000 fc36 	bl	8002048 <HAL_RCC_GetSysClockFreq>
 80017dc:	4601      	mov	r1, r0
 80017de:	4b5c      	ldr	r3, [pc, #368]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	091b      	lsrs	r3, r3, #4
 80017e4:	f003 030f 	and.w	r3, r3, #15
 80017e8:	4a5a      	ldr	r2, [pc, #360]	; (8001954 <HAL_RCC_OscConfig+0x29c>)
 80017ea:	5cd3      	ldrb	r3, [r2, r3]
 80017ec:	f003 031f 	and.w	r3, r3, #31
 80017f0:	fa21 f303 	lsr.w	r3, r1, r3
 80017f4:	4a58      	ldr	r2, [pc, #352]	; (8001958 <HAL_RCC_OscConfig+0x2a0>)
 80017f6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80017f8:	4b58      	ldr	r3, [pc, #352]	; (800195c <HAL_RCC_OscConfig+0x2a4>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f99d 	bl	8000b3c <HAL_InitTick>
 8001802:	4603      	mov	r3, r0
 8001804:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d052      	beq.n	80018b2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800180c:	7bfb      	ldrb	r3, [r7, #15]
 800180e:	e331      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d032      	beq.n	800187e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001818:	4b4d      	ldr	r3, [pc, #308]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a4c      	ldr	r2, [pc, #304]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800181e:	f043 0301 	orr.w	r3, r3, #1
 8001822:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001824:	f7ff fae2 	bl	8000dec <HAL_GetTick>
 8001828:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800182c:	f7ff fade 	bl	8000dec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e31a      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800183e:	4b44      	ldr	r3, [pc, #272]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f0      	beq.n	800182c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800184a:	4b41      	ldr	r3, [pc, #260]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a40      	ldr	r2, [pc, #256]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001850:	f043 0308 	orr.w	r3, r3, #8
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	4b3e      	ldr	r3, [pc, #248]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	493b      	ldr	r1, [pc, #236]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001864:	4313      	orrs	r3, r2
 8001866:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001868:	4b39      	ldr	r3, [pc, #228]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	4936      	ldr	r1, [pc, #216]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001878:	4313      	orrs	r3, r2
 800187a:	604b      	str	r3, [r1, #4]
 800187c:	e01a      	b.n	80018b4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800187e:	4b34      	ldr	r3, [pc, #208]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a33      	ldr	r2, [pc, #204]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001884:	f023 0301 	bic.w	r3, r3, #1
 8001888:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800188a:	f7ff faaf 	bl	8000dec <HAL_GetTick>
 800188e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001890:	e008      	b.n	80018a4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001892:	f7ff faab 	bl	8000dec <HAL_GetTick>
 8001896:	4602      	mov	r2, r0
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	2b02      	cmp	r3, #2
 800189e:	d901      	bls.n	80018a4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e2e7      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80018a4:	4b2a      	ldr	r3, [pc, #168]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d1f0      	bne.n	8001892 <HAL_RCC_OscConfig+0x1da>
 80018b0:	e000      	b.n	80018b4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018b2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0301 	and.w	r3, r3, #1
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d074      	beq.n	80019aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b08      	cmp	r3, #8
 80018c4:	d005      	beq.n	80018d2 <HAL_RCC_OscConfig+0x21a>
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	2b0c      	cmp	r3, #12
 80018ca:	d10e      	bne.n	80018ea <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d10b      	bne.n	80018ea <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d2:	4b1f      	ldr	r3, [pc, #124]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d064      	beq.n	80019a8 <HAL_RCC_OscConfig+0x2f0>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d160      	bne.n	80019a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e2c4      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018f2:	d106      	bne.n	8001902 <HAL_RCC_OscConfig+0x24a>
 80018f4:	4b16      	ldr	r3, [pc, #88]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a15      	ldr	r2, [pc, #84]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 80018fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018fe:	6013      	str	r3, [r2, #0]
 8001900:	e01d      	b.n	800193e <HAL_RCC_OscConfig+0x286>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800190a:	d10c      	bne.n	8001926 <HAL_RCC_OscConfig+0x26e>
 800190c:	4b10      	ldr	r3, [pc, #64]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0f      	ldr	r2, [pc, #60]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001912:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b0d      	ldr	r3, [pc, #52]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0c      	ldr	r2, [pc, #48]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800191e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001922:	6013      	str	r3, [r2, #0]
 8001924:	e00b      	b.n	800193e <HAL_RCC_OscConfig+0x286>
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a09      	ldr	r2, [pc, #36]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 800192c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	4b07      	ldr	r3, [pc, #28]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a06      	ldr	r2, [pc, #24]	; (8001950 <HAL_RCC_OscConfig+0x298>)
 8001938:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800193c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d01c      	beq.n	8001980 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001946:	f7ff fa51 	bl	8000dec <HAL_GetTick>
 800194a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800194c:	e011      	b.n	8001972 <HAL_RCC_OscConfig+0x2ba>
 800194e:	bf00      	nop
 8001950:	40021000 	.word	0x40021000
 8001954:	08004ce4 	.word	0x08004ce4
 8001958:	20000000 	.word	0x20000000
 800195c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001960:	f7ff fa44 	bl	8000dec <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b64      	cmp	r3, #100	; 0x64
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e280      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001972:	4baf      	ldr	r3, [pc, #700]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d0f0      	beq.n	8001960 <HAL_RCC_OscConfig+0x2a8>
 800197e:	e014      	b.n	80019aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7ff fa34 	bl	8000dec <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001988:	f7ff fa30 	bl	8000dec <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b64      	cmp	r3, #100	; 0x64
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e26c      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800199a:	4ba5      	ldr	r3, [pc, #660]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x2d0>
 80019a6:	e000      	b.n	80019aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d060      	beq.n	8001a78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80019b6:	69bb      	ldr	r3, [r7, #24]
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d005      	beq.n	80019c8 <HAL_RCC_OscConfig+0x310>
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	2b0c      	cmp	r3, #12
 80019c0:	d119      	bne.n	80019f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d116      	bne.n	80019f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019c8:	4b99      	ldr	r3, [pc, #612]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_OscConfig+0x328>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d101      	bne.n	80019e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e249      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e0:	4b93      	ldr	r3, [pc, #588]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	061b      	lsls	r3, r3, #24
 80019ee:	4990      	ldr	r1, [pc, #576]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 80019f0:	4313      	orrs	r3, r2
 80019f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019f4:	e040      	b.n	8001a78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d023      	beq.n	8001a46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019fe:	4b8c      	ldr	r3, [pc, #560]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a8b      	ldr	r2, [pc, #556]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a0a:	f7ff f9ef 	bl	8000dec <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a10:	e008      	b.n	8001a24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a12:	f7ff f9eb 	bl	8000dec <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e227      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a24:	4b82      	ldr	r3, [pc, #520]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d0f0      	beq.n	8001a12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a30:	4b7f      	ldr	r3, [pc, #508]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	061b      	lsls	r3, r3, #24
 8001a3e:	497c      	ldr	r1, [pc, #496]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a40:	4313      	orrs	r3, r2
 8001a42:	604b      	str	r3, [r1, #4]
 8001a44:	e018      	b.n	8001a78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a46:	4b7a      	ldr	r3, [pc, #488]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a79      	ldr	r2, [pc, #484]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a52:	f7ff f9cb 	bl	8000dec <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5a:	f7ff f9c7 	bl	8000dec <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e203      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a6c:	4b70      	ldr	r3, [pc, #448]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f0      	bne.n	8001a5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0308 	and.w	r3, r3, #8
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d03c      	beq.n	8001afe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d01c      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a8c:	4b68      	ldr	r3, [pc, #416]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a92:	4a67      	ldr	r2, [pc, #412]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9c:	f7ff f9a6 	bl	8000dec <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa4:	f7ff f9a2 	bl	8000dec <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e1de      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001ab6:	4b5e      	ldr	r3, [pc, #376]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001ab8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d0ef      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x3ec>
 8001ac4:	e01b      	b.n	8001afe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ac6:	4b5a      	ldr	r3, [pc, #360]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001ac8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001acc:	4a58      	ldr	r2, [pc, #352]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad6:	f7ff f989 	bl	8000dec <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ade:	f7ff f985 	bl	8000dec <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e1c1      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001af0:	4b4f      	ldr	r3, [pc, #316]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d1ef      	bne.n	8001ade <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0304 	and.w	r3, r3, #4
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 80a6 	beq.w	8001c58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001b10:	4b47      	ldr	r3, [pc, #284]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d10d      	bne.n	8001b38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b1c:	4b44      	ldr	r3, [pc, #272]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b20:	4a43      	ldr	r2, [pc, #268]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b26:	6593      	str	r3, [r2, #88]	; 0x58
 8001b28:	4b41      	ldr	r3, [pc, #260]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b34:	2301      	movs	r3, #1
 8001b36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b38:	4b3e      	ldr	r3, [pc, #248]	; (8001c34 <HAL_RCC_OscConfig+0x57c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d118      	bne.n	8001b76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b44:	4b3b      	ldr	r3, [pc, #236]	; (8001c34 <HAL_RCC_OscConfig+0x57c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a3a      	ldr	r2, [pc, #232]	; (8001c34 <HAL_RCC_OscConfig+0x57c>)
 8001b4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b50:	f7ff f94c 	bl	8000dec <HAL_GetTick>
 8001b54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b58:	f7ff f948 	bl	8000dec <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e184      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b6a:	4b32      	ldr	r3, [pc, #200]	; (8001c34 <HAL_RCC_OscConfig+0x57c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d0f0      	beq.n	8001b58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d108      	bne.n	8001b90 <HAL_RCC_OscConfig+0x4d8>
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b84:	4a2a      	ldr	r2, [pc, #168]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b8e:	e024      	b.n	8001bda <HAL_RCC_OscConfig+0x522>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2b05      	cmp	r3, #5
 8001b96:	d110      	bne.n	8001bba <HAL_RCC_OscConfig+0x502>
 8001b98:	4b25      	ldr	r3, [pc, #148]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b9e:	4a24      	ldr	r2, [pc, #144]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ba8:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bae:	4a20      	ldr	r2, [pc, #128]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bb8:	e00f      	b.n	8001bda <HAL_RCC_OscConfig+0x522>
 8001bba:	4b1d      	ldr	r3, [pc, #116]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001bc2:	f023 0301 	bic.w	r3, r3, #1
 8001bc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001bca:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bd0:	4a17      	ldr	r2, [pc, #92]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001bd2:	f023 0304 	bic.w	r3, r3, #4
 8001bd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d016      	beq.n	8001c10 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001be2:	f7ff f903 	bl	8000dec <HAL_GetTick>
 8001be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001be8:	e00a      	b.n	8001c00 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bea:	f7ff f8ff 	bl	8000dec <HAL_GetTick>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d901      	bls.n	8001c00 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001bfc:	2303      	movs	r3, #3
 8001bfe:	e139      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <HAL_RCC_OscConfig+0x578>)
 8001c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0ed      	beq.n	8001bea <HAL_RCC_OscConfig+0x532>
 8001c0e:	e01a      	b.n	8001c46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7ff f8ec 	bl	8000dec <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c16:	e00f      	b.n	8001c38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c18:	f7ff f8e8 	bl	8000dec <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d906      	bls.n	8001c38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e122      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c38:	4b90      	ldr	r3, [pc, #576]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d1e8      	bne.n	8001c18 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c46:	7ffb      	ldrb	r3, [r7, #31]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d105      	bne.n	8001c58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c4c:	4b8b      	ldr	r3, [pc, #556]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c50:	4a8a      	ldr	r2, [pc, #552]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001c52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c56:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f000 8108 	beq.w	8001e72 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	f040 80d0 	bne.w	8001e0c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001c6c:	4b83      	ldr	r3, [pc, #524]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	f003 0203 	and.w	r2, r3, #3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d130      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d127      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d11f      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ca8:	687a      	ldr	r2, [r7, #4]
 8001caa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001cac:	2a07      	cmp	r2, #7
 8001cae:	bf14      	ite	ne
 8001cb0:	2201      	movne	r2, #1
 8001cb2:	2200      	moveq	r2, #0
 8001cb4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d113      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc4:	085b      	lsrs	r3, r3, #1
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d109      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd8:	085b      	lsrs	r3, r3, #1
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d06e      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	2b0c      	cmp	r3, #12
 8001ce6:	d069      	beq.n	8001dbc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001ce8:	4b64      	ldr	r3, [pc, #400]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d105      	bne.n	8001d00 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001cf4:	4b61      	ldr	r3, [pc, #388]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0b7      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001d04:	4b5d      	ldr	r3, [pc, #372]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a5c      	ldr	r2, [pc, #368]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d0e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d10:	f7ff f86c 	bl	8000dec <HAL_GetTick>
 8001d14:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d16:	e008      	b.n	8001d2a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d18:	f7ff f868 	bl	8000dec <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	1ad3      	subs	r3, r2, r3
 8001d22:	2b02      	cmp	r3, #2
 8001d24:	d901      	bls.n	8001d2a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e0a4      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d2a:	4b54      	ldr	r3, [pc, #336]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1f0      	bne.n	8001d18 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d36:	4b51      	ldr	r3, [pc, #324]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	4b51      	ldr	r3, [pc, #324]	; (8001e80 <HAL_RCC_OscConfig+0x7c8>)
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001d46:	3a01      	subs	r2, #1
 8001d48:	0112      	lsls	r2, r2, #4
 8001d4a:	4311      	orrs	r1, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001d50:	0212      	lsls	r2, r2, #8
 8001d52:	4311      	orrs	r1, r2
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001d58:	0852      	lsrs	r2, r2, #1
 8001d5a:	3a01      	subs	r2, #1
 8001d5c:	0552      	lsls	r2, r2, #21
 8001d5e:	4311      	orrs	r1, r2
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001d64:	0852      	lsrs	r2, r2, #1
 8001d66:	3a01      	subs	r2, #1
 8001d68:	0652      	lsls	r2, r2, #25
 8001d6a:	4311      	orrs	r1, r2
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001d70:	0912      	lsrs	r2, r2, #4
 8001d72:	0452      	lsls	r2, r2, #17
 8001d74:	430a      	orrs	r2, r1
 8001d76:	4941      	ldr	r1, [pc, #260]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001d7c:	4b3f      	ldr	r3, [pc, #252]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a3e      	ldr	r2, [pc, #248]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d86:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d88:	4b3c      	ldr	r3, [pc, #240]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	4a3b      	ldr	r2, [pc, #236]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001d8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d92:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d94:	f7ff f82a 	bl	8000dec <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7ff f826 	bl	8000dec <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e062      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dae:	4b33      	ldr	r3, [pc, #204]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d0f0      	beq.n	8001d9c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001dba:	e05a      	b.n	8001e72 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e059      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc0:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d152      	bne.n	8001e72 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001dcc:	4b2b      	ldr	r3, [pc, #172]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a2a      	ldr	r2, [pc, #168]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001dd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001dd6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001dd8:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	4a27      	ldr	r2, [pc, #156]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001dde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001de2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001de4:	f7ff f802 	bl	8000dec <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7fe fffe 	bl	8000dec <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e03a      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dfe:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0f0      	beq.n	8001dec <HAL_RCC_OscConfig+0x734>
 8001e0a:	e032      	b.n	8001e72 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e0c:	69bb      	ldr	r3, [r7, #24]
 8001e0e:	2b0c      	cmp	r3, #12
 8001e10:	d02d      	beq.n	8001e6e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e12:	4b1a      	ldr	r3, [pc, #104]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a19      	ldr	r2, [pc, #100]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e1c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e1e:	4b17      	ldr	r3, [pc, #92]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d105      	bne.n	8001e36 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e2a:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e30:	f023 0303 	bic.w	r3, r3, #3
 8001e34:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e36:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	4a10      	ldr	r2, [pc, #64]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e3c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e44:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e46:	f7fe ffd1 	bl	8000dec <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7fe ffcd 	bl	8000dec <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e009      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <HAL_RCC_OscConfig+0x7c4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1f0      	bne.n	8001e4e <HAL_RCC_OscConfig+0x796>
 8001e6c:	e001      	b.n	8001e72 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e000      	b.n	8001e74 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3720      	adds	r7, #32
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	f99d808c 	.word	0xf99d808c

08001e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e0c8      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e98:	4b66      	ldr	r3, [pc, #408]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	683a      	ldr	r2, [r7, #0]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d910      	bls.n	8001ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ea6:	4b63      	ldr	r3, [pc, #396]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 0207 	bic.w	r2, r3, #7
 8001eae:	4961      	ldr	r1, [pc, #388]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eb6:	4b5f      	ldr	r3, [pc, #380]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	683a      	ldr	r2, [r7, #0]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d001      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e0b0      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d04c      	beq.n	8001f6e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b03      	cmp	r3, #3
 8001eda:	d107      	bne.n	8001eec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001edc:	4b56      	ldr	r3, [pc, #344]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d121      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e09e      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d107      	bne.n	8001f04 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef4:	4b50      	ldr	r3, [pc, #320]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d115      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e092      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d107      	bne.n	8001f1c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f0c:	4b4a      	ldr	r3, [pc, #296]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d109      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e086      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f1c:	4b46      	ldr	r3, [pc, #280]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e07e      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f2c:	4b42      	ldr	r3, [pc, #264]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f023 0203 	bic.w	r2, r3, #3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	493f      	ldr	r1, [pc, #252]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f3e:	f7fe ff55 	bl	8000dec <HAL_GetTick>
 8001f42:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f44:	e00a      	b.n	8001f5c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f46:	f7fe ff51 	bl	8000dec <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e066      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5c:	4b36      	ldr	r3, [pc, #216]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 020c 	and.w	r2, r3, #12
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	429a      	cmp	r2, r3
 8001f6c:	d1eb      	bne.n	8001f46 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d008      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f7a:	4b2f      	ldr	r3, [pc, #188]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	492c      	ldr	r1, [pc, #176]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f8c:	4b29      	ldr	r3, [pc, #164]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f003 0307 	and.w	r3, r3, #7
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d210      	bcs.n	8001fbc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	4b26      	ldr	r3, [pc, #152]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f023 0207 	bic.w	r2, r3, #7
 8001fa2:	4924      	ldr	r1, [pc, #144]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001faa:	4b22      	ldr	r3, [pc, #136]	; (8002034 <HAL_RCC_ClockConfig+0x1b0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d001      	beq.n	8001fbc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e036      	b.n	800202a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d008      	beq.n	8001fda <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	4918      	ldr	r1, [pc, #96]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d009      	beq.n	8001ffa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fe6:	4b14      	ldr	r3, [pc, #80]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	00db      	lsls	r3, r3, #3
 8001ff4:	4910      	ldr	r1, [pc, #64]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ffa:	f000 f825 	bl	8002048 <HAL_RCC_GetSysClockFreq>
 8001ffe:	4601      	mov	r1, r0
 8002000:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <HAL_RCC_ClockConfig+0x1b4>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	091b      	lsrs	r3, r3, #4
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	4a0c      	ldr	r2, [pc, #48]	; (800203c <HAL_RCC_ClockConfig+0x1b8>)
 800200c:	5cd3      	ldrb	r3, [r2, r3]
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	fa21 f303 	lsr.w	r3, r1, r3
 8002016:	4a0a      	ldr	r2, [pc, #40]	; (8002040 <HAL_RCC_ClockConfig+0x1bc>)
 8002018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800201a:	4b0a      	ldr	r3, [pc, #40]	; (8002044 <HAL_RCC_ClockConfig+0x1c0>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7fe fd8c 	bl	8000b3c <HAL_InitTick>
 8002024:	4603      	mov	r3, r0
 8002026:	72fb      	strb	r3, [r7, #11]

  return status;
 8002028:	7afb      	ldrb	r3, [r7, #11]
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40022000 	.word	0x40022000
 8002038:	40021000 	.word	0x40021000
 800203c:	08004ce4 	.word	0x08004ce4
 8002040:	20000000 	.word	0x20000000
 8002044:	20000004 	.word	0x20000004

08002048 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002048:	b480      	push	{r7}
 800204a:	b089      	sub	sp, #36	; 0x24
 800204c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	2300      	movs	r3, #0
 8002054:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002056:	4b3d      	ldr	r3, [pc, #244]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002060:	4b3a      	ldr	r3, [pc, #232]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f003 0303 	and.w	r3, r3, #3
 8002068:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d005      	beq.n	800207c <HAL_RCC_GetSysClockFreq+0x34>
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	2b0c      	cmp	r3, #12
 8002074:	d121      	bne.n	80020ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d11e      	bne.n	80020ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800207c:	4b33      	ldr	r3, [pc, #204]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0308 	and.w	r3, r3, #8
 8002084:	2b00      	cmp	r3, #0
 8002086:	d107      	bne.n	8002098 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002088:	4b30      	ldr	r3, [pc, #192]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 800208a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800208e:	0a1b      	lsrs	r3, r3, #8
 8002090:	f003 030f 	and.w	r3, r3, #15
 8002094:	61fb      	str	r3, [r7, #28]
 8002096:	e005      	b.n	80020a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002098:	4b2c      	ldr	r3, [pc, #176]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80020a4:	4a2a      	ldr	r2, [pc, #168]	; (8002150 <HAL_RCC_GetSysClockFreq+0x108>)
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d10d      	bne.n	80020d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020b8:	e00a      	b.n	80020d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d102      	bne.n	80020c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020c0:	4b24      	ldr	r3, [pc, #144]	; (8002154 <HAL_RCC_GetSysClockFreq+0x10c>)
 80020c2:	61bb      	str	r3, [r7, #24]
 80020c4:	e004      	b.n	80020d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d101      	bne.n	80020d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80020cc:	4b22      	ldr	r3, [pc, #136]	; (8002158 <HAL_RCC_GetSysClockFreq+0x110>)
 80020ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	2b0c      	cmp	r3, #12
 80020d4:	d133      	bne.n	800213e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80020d6:	4b1d      	ldr	r3, [pc, #116]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d002      	beq.n	80020ec <HAL_RCC_GetSysClockFreq+0xa4>
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d003      	beq.n	80020f2 <HAL_RCC_GetSysClockFreq+0xaa>
 80020ea:	e005      	b.n	80020f8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80020ec:	4b19      	ldr	r3, [pc, #100]	; (8002154 <HAL_RCC_GetSysClockFreq+0x10c>)
 80020ee:	617b      	str	r3, [r7, #20]
      break;
 80020f0:	e005      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <HAL_RCC_GetSysClockFreq+0x110>)
 80020f4:	617b      	str	r3, [r7, #20]
      break;
 80020f6:	e002      	b.n	80020fe <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	617b      	str	r3, [r7, #20]
      break;
 80020fc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80020fe:	4b13      	ldr	r3, [pc, #76]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	091b      	lsrs	r3, r3, #4
 8002104:	f003 0307 	and.w	r3, r3, #7
 8002108:	3301      	adds	r3, #1
 800210a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800210c:	4b0f      	ldr	r3, [pc, #60]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	0a1b      	lsrs	r3, r3, #8
 8002112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	fb02 f203 	mul.w	r2, r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002122:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002124:	4b09      	ldr	r3, [pc, #36]	; (800214c <HAL_RCC_GetSysClockFreq+0x104>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	0e5b      	lsrs	r3, r3, #25
 800212a:	f003 0303 	and.w	r3, r3, #3
 800212e:	3301      	adds	r3, #1
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	fbb2 f3f3 	udiv	r3, r2, r3
 800213c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800213e:	69bb      	ldr	r3, [r7, #24]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3724      	adds	r7, #36	; 0x24
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr
 800214c:	40021000 	.word	0x40021000
 8002150:	08004cfc 	.word	0x08004cfc
 8002154:	00f42400 	.word	0x00f42400
 8002158:	007a1200 	.word	0x007a1200

0800215c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002160:	4b03      	ldr	r3, [pc, #12]	; (8002170 <HAL_RCC_GetHCLKFreq+0x14>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	20000000 	.word	0x20000000

08002174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002178:	f7ff fff0 	bl	800215c <HAL_RCC_GetHCLKFreq>
 800217c:	4601      	mov	r1, r0
 800217e:	4b06      	ldr	r3, [pc, #24]	; (8002198 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	0a1b      	lsrs	r3, r3, #8
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	4a04      	ldr	r2, [pc, #16]	; (800219c <HAL_RCC_GetPCLK1Freq+0x28>)
 800218a:	5cd3      	ldrb	r3, [r2, r3]
 800218c:	f003 031f 	and.w	r3, r3, #31
 8002190:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002194:	4618      	mov	r0, r3
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40021000 	.word	0x40021000
 800219c:	08004cf4 	.word	0x08004cf4

080021a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80021a4:	f7ff ffda 	bl	800215c <HAL_RCC_GetHCLKFreq>
 80021a8:	4601      	mov	r1, r0
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	0adb      	lsrs	r3, r3, #11
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	4a04      	ldr	r2, [pc, #16]	; (80021c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021b6:	5cd3      	ldrb	r3, [r2, r3]
 80021b8:	f003 031f 	and.w	r3, r3, #31
 80021bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40021000 	.word	0x40021000
 80021c8:	08004cf4 	.word	0x08004cf4

080021cc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	220f      	movs	r2, #15
 80021da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80021dc:	4b12      	ldr	r3, [pc, #72]	; (8002228 <HAL_RCC_GetClockConfig+0x5c>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 0203 	and.w	r2, r3, #3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80021e8:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <HAL_RCC_GetClockConfig+0x5c>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <HAL_RCC_GetClockConfig+0x5c>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002200:	4b09      	ldr	r3, [pc, #36]	; (8002228 <HAL_RCC_GetClockConfig+0x5c>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	08db      	lsrs	r3, r3, #3
 8002206:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800220e:	4b07      	ldr	r3, [pc, #28]	; (800222c <HAL_RCC_GetClockConfig+0x60>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0207 	and.w	r2, r3, #7
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	601a      	str	r2, [r3, #0]
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40021000 	.word	0x40021000
 800222c:	40022000 	.word	0x40022000

08002230 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002238:	2300      	movs	r3, #0
 800223a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800223c:	4b2a      	ldr	r3, [pc, #168]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800223e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002248:	f7ff f9d2 	bl	80015f0 <HAL_PWREx_GetVoltageRange>
 800224c:	6178      	str	r0, [r7, #20]
 800224e:	e014      	b.n	800227a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002250:	4b25      	ldr	r3, [pc, #148]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002254:	4a24      	ldr	r2, [pc, #144]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225a:	6593      	str	r3, [r2, #88]	; 0x58
 800225c:	4b22      	ldr	r3, [pc, #136]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800225e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002268:	f7ff f9c2 	bl	80015f0 <HAL_PWREx_GetVoltageRange>
 800226c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800226e:	4b1e      	ldr	r3, [pc, #120]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002278:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002280:	d10b      	bne.n	800229a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b80      	cmp	r3, #128	; 0x80
 8002286:	d919      	bls.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2ba0      	cmp	r3, #160	; 0xa0
 800228c:	d902      	bls.n	8002294 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800228e:	2302      	movs	r3, #2
 8002290:	613b      	str	r3, [r7, #16]
 8002292:	e013      	b.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002294:	2301      	movs	r3, #1
 8002296:	613b      	str	r3, [r7, #16]
 8002298:	e010      	b.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2b80      	cmp	r3, #128	; 0x80
 800229e:	d902      	bls.n	80022a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80022a0:	2303      	movs	r3, #3
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	e00a      	b.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b80      	cmp	r3, #128	; 0x80
 80022aa:	d102      	bne.n	80022b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022ac:	2302      	movs	r3, #2
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	e004      	b.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b70      	cmp	r3, #112	; 0x70
 80022b6:	d101      	bne.n	80022bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80022b8:	2301      	movs	r3, #1
 80022ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80022bc:	4b0b      	ldr	r3, [pc, #44]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f023 0207 	bic.w	r2, r3, #7
 80022c4:	4909      	ldr	r1, [pc, #36]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80022cc:	4b07      	ldr	r3, [pc, #28]	; (80022ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d001      	beq.n	80022de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e000      	b.n	80022e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3718      	adds	r7, #24
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40022000 	.word	0x40022000

080022f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022f8:	2300      	movs	r3, #0
 80022fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022fc:	2300      	movs	r3, #0
 80022fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002308:	2b00      	cmp	r3, #0
 800230a:	d03f      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002310:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002314:	d01c      	beq.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002316:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800231a:	d802      	bhi.n	8002322 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00e      	beq.n	800233e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002320:	e01f      	b.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002322:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002326:	d003      	beq.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002328:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800232c:	d01c      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800232e:	e018      	b.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002330:	4b85      	ldr	r3, [pc, #532]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4a84      	ldr	r2, [pc, #528]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002336:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800233c:	e015      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3304      	adds	r3, #4
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f000 fab9 	bl	80028bc <RCCEx_PLLSAI1_Config>
 800234a:	4603      	mov	r3, r0
 800234c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800234e:	e00c      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3320      	adds	r3, #32
 8002354:	2100      	movs	r1, #0
 8002356:	4618      	mov	r0, r3
 8002358:	f000 fba0 	bl	8002a9c <RCCEx_PLLSAI2_Config>
 800235c:	4603      	mov	r3, r0
 800235e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002360:	e003      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	74fb      	strb	r3, [r7, #19]
      break;
 8002366:	e000      	b.n	800236a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002368:	bf00      	nop
    }

    if(ret == HAL_OK)
 800236a:	7cfb      	ldrb	r3, [r7, #19]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d10b      	bne.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002370:	4b75      	ldr	r3, [pc, #468]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002376:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800237e:	4972      	ldr	r1, [pc, #456]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002380:	4313      	orrs	r3, r2
 8002382:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002386:	e001      	b.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002388:	7cfb      	ldrb	r3, [r7, #19]
 800238a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d03f      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800239c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a0:	d01c      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80023a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a6:	d802      	bhi.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00e      	beq.n	80023ca <HAL_RCCEx_PeriphCLKConfig+0xda>
 80023ac:	e01f      	b.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023b2:	d003      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80023b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80023b8:	d01c      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80023ba:	e018      	b.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023bc:	4b62      	ldr	r3, [pc, #392]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	4a61      	ldr	r2, [pc, #388]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023c8:	e015      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	3304      	adds	r3, #4
 80023ce:	2100      	movs	r1, #0
 80023d0:	4618      	mov	r0, r3
 80023d2:	f000 fa73 	bl	80028bc <RCCEx_PLLSAI1_Config>
 80023d6:	4603      	mov	r3, r0
 80023d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023da:	e00c      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3320      	adds	r3, #32
 80023e0:	2100      	movs	r1, #0
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fb5a 	bl	8002a9c <RCCEx_PLLSAI2_Config>
 80023e8:	4603      	mov	r3, r0
 80023ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023ec:	e003      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	74fb      	strb	r3, [r7, #19]
      break;
 80023f2:	e000      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80023f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023f6:	7cfb      	ldrb	r3, [r7, #19]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10b      	bne.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023fc:	4b52      	ldr	r3, [pc, #328]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002402:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800240a:	494f      	ldr	r1, [pc, #316]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800240c:	4313      	orrs	r3, r2
 800240e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002412:	e001      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002414:	7cfb      	ldrb	r3, [r7, #19]
 8002416:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 80a0 	beq.w	8002566 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002426:	2300      	movs	r3, #0
 8002428:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800242a:	4b47      	ldr	r3, [pc, #284]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800242e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8002436:	2301      	movs	r3, #1
 8002438:	e000      	b.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800243a:	2300      	movs	r3, #0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00d      	beq.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002440:	4b41      	ldr	r3, [pc, #260]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002444:	4a40      	ldr	r2, [pc, #256]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800244a:	6593      	str	r3, [r2, #88]	; 0x58
 800244c:	4b3e      	ldr	r3, [pc, #248]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002454:	60bb      	str	r3, [r7, #8]
 8002456:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002458:	2301      	movs	r3, #1
 800245a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800245c:	4b3b      	ldr	r3, [pc, #236]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a3a      	ldr	r2, [pc, #232]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002462:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002466:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002468:	f7fe fcc0 	bl	8000dec <HAL_GetTick>
 800246c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800246e:	e009      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002470:	f7fe fcbc 	bl	8000dec <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d902      	bls.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	74fb      	strb	r3, [r7, #19]
        break;
 8002482:	e005      	b.n	8002490 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002484:	4b31      	ldr	r3, [pc, #196]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248c:	2b00      	cmp	r3, #0
 800248e:	d0ef      	beq.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002490:	7cfb      	ldrb	r3, [r7, #19]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d15c      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002496:	4b2c      	ldr	r3, [pc, #176]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800249c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d01f      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80024ae:	697a      	ldr	r2, [r7, #20]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d019      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024b4:	4b24      	ldr	r3, [pc, #144]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024c0:	4b21      	ldr	r3, [pc, #132]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024c6:	4a20      	ldr	r2, [pc, #128]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024d0:	4b1d      	ldr	r3, [pc, #116]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d6:	4a1c      	ldr	r2, [pc, #112]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024e0:	4a19      	ldr	r2, [pc, #100]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d016      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f2:	f7fe fc7b 	bl	8000dec <HAL_GetTick>
 80024f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024f8:	e00b      	b.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fa:	f7fe fc77 	bl	8000dec <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	f241 3288 	movw	r2, #5000	; 0x1388
 8002508:	4293      	cmp	r3, r2
 800250a:	d902      	bls.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	74fb      	strb	r3, [r7, #19]
            break;
 8002510:	e006      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002512:	4b0d      	ldr	r3, [pc, #52]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002514:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0ec      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10c      	bne.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002526:	4b08      	ldr	r3, [pc, #32]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002536:	4904      	ldr	r1, [pc, #16]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800253e:	e009      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002540:	7cfb      	ldrb	r3, [r7, #19]
 8002542:	74bb      	strb	r3, [r7, #18]
 8002544:	e006      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8002546:	bf00      	nop
 8002548:	40021000 	.word	0x40021000
 800254c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002550:	7cfb      	ldrb	r3, [r7, #19]
 8002552:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002554:	7c7b      	ldrb	r3, [r7, #17]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d105      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800255a:	4b9e      	ldr	r3, [pc, #632]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800255c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800255e:	4a9d      	ldr	r2, [pc, #628]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002560:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002564:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00a      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002572:	4b98      	ldr	r3, [pc, #608]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002578:	f023 0203 	bic.w	r2, r3, #3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002580:	4994      	ldr	r1, [pc, #592]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002582:	4313      	orrs	r3, r2
 8002584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00a      	beq.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002594:	4b8f      	ldr	r3, [pc, #572]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259a:	f023 020c 	bic.w	r2, r3, #12
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025a2:	498c      	ldr	r1, [pc, #560]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0304 	and.w	r3, r3, #4
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d00a      	beq.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025b6:	4b87      	ldr	r3, [pc, #540]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c4:	4983      	ldr	r1, [pc, #524]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00a      	beq.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025d8:	4b7e      	ldr	r3, [pc, #504]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e6:	497b      	ldr	r1, [pc, #492]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0310 	and.w	r3, r3, #16
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00a      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80025fa:	4b76      	ldr	r3, [pc, #472]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002600:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002608:	4972      	ldr	r1, [pc, #456]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800260a:	4313      	orrs	r3, r2
 800260c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0320 	and.w	r3, r3, #32
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00a      	beq.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800261c:	4b6d      	ldr	r3, [pc, #436]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800261e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002622:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262a:	496a      	ldr	r1, [pc, #424]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800262c:	4313      	orrs	r3, r2
 800262e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00a      	beq.n	8002654 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800263e:	4b65      	ldr	r3, [pc, #404]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002644:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800264c:	4961      	ldr	r1, [pc, #388]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800264e:	4313      	orrs	r3, r2
 8002650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800265c:	2b00      	cmp	r3, #0
 800265e:	d00a      	beq.n	8002676 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002660:	4b5c      	ldr	r3, [pc, #368]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002666:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800266e:	4959      	ldr	r1, [pc, #356]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002670:	4313      	orrs	r3, r2
 8002672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00a      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002682:	4b54      	ldr	r3, [pc, #336]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002688:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002690:	4950      	ldr	r1, [pc, #320]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002692:	4313      	orrs	r3, r2
 8002694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00a      	beq.n	80026ba <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026a4:	4b4b      	ldr	r3, [pc, #300]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b2:	4948      	ldr	r1, [pc, #288]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00a      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026c6:	4b43      	ldr	r3, [pc, #268]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d4:	493f      	ldr	r1, [pc, #252]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026d6:	4313      	orrs	r3, r2
 80026d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d028      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80026e8:	4b3a      	ldr	r3, [pc, #232]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026f6:	4937      	ldr	r1, [pc, #220]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002702:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002706:	d106      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002708:	4b32      	ldr	r3, [pc, #200]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4a31      	ldr	r2, [pc, #196]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800270e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002712:	60d3      	str	r3, [r2, #12]
 8002714:	e011      	b.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800271a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800271e:	d10c      	bne.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3304      	adds	r3, #4
 8002724:	2101      	movs	r1, #1
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f8c8 	bl	80028bc <RCCEx_PLLSAI1_Config>
 800272c:	4603      	mov	r3, r0
 800272e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002730:	7cfb      	ldrb	r3, [r7, #19]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8002736:	7cfb      	ldrb	r3, [r7, #19]
 8002738:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d028      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002746:	4b23      	ldr	r3, [pc, #140]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002748:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002754:	491f      	ldr	r1, [pc, #124]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002760:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002764:	d106      	bne.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002766:	4b1b      	ldr	r3, [pc, #108]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	4a1a      	ldr	r2, [pc, #104]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800276c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002770:	60d3      	str	r3, [r2, #12]
 8002772:	e011      	b.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002778:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800277c:	d10c      	bne.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	3304      	adds	r3, #4
 8002782:	2101      	movs	r1, #1
 8002784:	4618      	mov	r0, r3
 8002786:	f000 f899 	bl	80028bc <RCCEx_PLLSAI1_Config>
 800278a:	4603      	mov	r3, r0
 800278c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800278e:	7cfb      	ldrb	r3, [r7, #19]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002794:	7cfb      	ldrb	r3, [r7, #19]
 8002796:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d02b      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027a4:	4b0b      	ldr	r3, [pc, #44]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027b2:	4908      	ldr	r1, [pc, #32]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027c2:	d109      	bne.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4a02      	ldr	r2, [pc, #8]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027ce:	60d3      	str	r3, [r2, #12]
 80027d0:	e014      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027e0:	d10c      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3304      	adds	r3, #4
 80027e6:	2101      	movs	r1, #1
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 f867 	bl	80028bc <RCCEx_PLLSAI1_Config>
 80027ee:	4603      	mov	r3, r0
 80027f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027f2:	7cfb      	ldrb	r3, [r7, #19]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80027f8:	7cfb      	ldrb	r3, [r7, #19]
 80027fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d02f      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002808:	4b2b      	ldr	r3, [pc, #172]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800280a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002816:	4928      	ldr	r1, [pc, #160]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002818:	4313      	orrs	r3, r2
 800281a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002822:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002826:	d10d      	bne.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	3304      	adds	r3, #4
 800282c:	2102      	movs	r1, #2
 800282e:	4618      	mov	r0, r3
 8002830:	f000 f844 	bl	80028bc <RCCEx_PLLSAI1_Config>
 8002834:	4603      	mov	r3, r0
 8002836:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002838:	7cfb      	ldrb	r3, [r7, #19]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d014      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800283e:	7cfb      	ldrb	r3, [r7, #19]
 8002840:	74bb      	strb	r3, [r7, #18]
 8002842:	e011      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002848:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800284c:	d10c      	bne.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	3320      	adds	r3, #32
 8002852:	2102      	movs	r1, #2
 8002854:	4618      	mov	r0, r3
 8002856:	f000 f921 	bl	8002a9c <RCCEx_PLLSAI2_Config>
 800285a:	4603      	mov	r3, r0
 800285c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800285e:	7cfb      	ldrb	r3, [r7, #19]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002864:	7cfb      	ldrb	r3, [r7, #19]
 8002866:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002874:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002882:	490d      	ldr	r1, [pc, #52]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002884:	4313      	orrs	r3, r2
 8002886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002896:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028a6:	4904      	ldr	r1, [pc, #16]	; (80028b8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80028ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	40021000 	.word	0x40021000

080028bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b084      	sub	sp, #16
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80028ca:	4b73      	ldr	r3, [pc, #460]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d018      	beq.n	8002908 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80028d6:	4b70      	ldr	r3, [pc, #448]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f003 0203 	and.w	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d10d      	bne.n	8002902 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
       ||
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80028ee:	4b6a      	ldr	r3, [pc, #424]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	091b      	lsrs	r3, r3, #4
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
       ||
 80028fe:	429a      	cmp	r2, r3
 8002900:	d044      	beq.n	800298c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	73fb      	strb	r3, [r7, #15]
 8002906:	e041      	b.n	800298c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d00c      	beq.n	800292a <RCCEx_PLLSAI1_Config+0x6e>
 8002910:	2b03      	cmp	r3, #3
 8002912:	d013      	beq.n	800293c <RCCEx_PLLSAI1_Config+0x80>
 8002914:	2b01      	cmp	r3, #1
 8002916:	d120      	bne.n	800295a <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002918:	4b5f      	ldr	r3, [pc, #380]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d11d      	bne.n	8002960 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002928:	e01a      	b.n	8002960 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800292a:	4b5b      	ldr	r3, [pc, #364]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002932:	2b00      	cmp	r3, #0
 8002934:	d116      	bne.n	8002964 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800293a:	e013      	b.n	8002964 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800293c:	4b56      	ldr	r3, [pc, #344]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10f      	bne.n	8002968 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002948:	4b53      	ldr	r3, [pc, #332]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d109      	bne.n	8002968 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002958:	e006      	b.n	8002968 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	73fb      	strb	r3, [r7, #15]
      break;
 800295e:	e004      	b.n	800296a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002960:	bf00      	nop
 8002962:	e002      	b.n	800296a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002964:	bf00      	nop
 8002966:	e000      	b.n	800296a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002968:	bf00      	nop
    }

    if(status == HAL_OK)
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10d      	bne.n	800298c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002970:	4b49      	ldr	r3, [pc, #292]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6819      	ldr	r1, [r3, #0]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	3b01      	subs	r3, #1
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	430b      	orrs	r3, r1
 8002986:	4944      	ldr	r1, [pc, #272]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002988:	4313      	orrs	r3, r2
 800298a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800298c:	7bfb      	ldrb	r3, [r7, #15]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d17d      	bne.n	8002a8e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002992:	4b41      	ldr	r3, [pc, #260]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a40      	ldr	r2, [pc, #256]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002998:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800299c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800299e:	f7fe fa25 	bl	8000dec <HAL_GetTick>
 80029a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029a4:	e009      	b.n	80029ba <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80029a6:	f7fe fa21 	bl	8000dec <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d902      	bls.n	80029ba <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	73fb      	strb	r3, [r7, #15]
        break;
 80029b8:	e005      	b.n	80029c6 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80029ba:	4b37      	ldr	r3, [pc, #220]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1ef      	bne.n	80029a6 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d160      	bne.n	8002a8e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d111      	bne.n	80029f6 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029d2:	4b31      	ldr	r3, [pc, #196]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80029da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6892      	ldr	r2, [r2, #8]
 80029e2:	0211      	lsls	r1, r2, #8
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	68d2      	ldr	r2, [r2, #12]
 80029e8:	0912      	lsrs	r2, r2, #4
 80029ea:	0452      	lsls	r2, r2, #17
 80029ec:	430a      	orrs	r2, r1
 80029ee:	492a      	ldr	r1, [pc, #168]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	610b      	str	r3, [r1, #16]
 80029f4:	e027      	b.n	8002a46 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d112      	bne.n	8002a22 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80029fc:	4b26      	ldr	r3, [pc, #152]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6892      	ldr	r2, [r2, #8]
 8002a0c:	0211      	lsls	r1, r2, #8
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	6912      	ldr	r2, [r2, #16]
 8002a12:	0852      	lsrs	r2, r2, #1
 8002a14:	3a01      	subs	r2, #1
 8002a16:	0552      	lsls	r2, r2, #21
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	491f      	ldr	r1, [pc, #124]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	610b      	str	r3, [r1, #16]
 8002a20:	e011      	b.n	8002a46 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a22:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a2a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	6892      	ldr	r2, [r2, #8]
 8002a32:	0211      	lsls	r1, r2, #8
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	6952      	ldr	r2, [r2, #20]
 8002a38:	0852      	lsrs	r2, r2, #1
 8002a3a:	3a01      	subs	r2, #1
 8002a3c:	0652      	lsls	r2, r2, #25
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	4915      	ldr	r1, [pc, #84]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002a46:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a13      	ldr	r2, [pc, #76]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a4c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002a50:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a52:	f7fe f9cb 	bl	8000dec <HAL_GetTick>
 8002a56:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a58:	e009      	b.n	8002a6e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a5a:	f7fe f9c7 	bl	8000dec <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d902      	bls.n	8002a6e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	73fb      	strb	r3, [r7, #15]
          break;
 8002a6c:	e005      	b.n	8002a7a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0ef      	beq.n	8002a5a <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d106      	bne.n	8002a8e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002a80:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	4903      	ldr	r1, [pc, #12]	; (8002a98 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40021000 	.word	0x40021000

08002a9c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002aaa:	4b68      	ldr	r3, [pc, #416]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0303 	and.w	r3, r3, #3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d018      	beq.n	8002ae8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ab6:	4b65      	ldr	r3, [pc, #404]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f003 0203 	and.w	r2, r3, #3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d10d      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
       ||
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d009      	beq.n	8002ae2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ace:	4b5f      	ldr	r3, [pc, #380]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	091b      	lsrs	r3, r3, #4
 8002ad4:	f003 0307 	and.w	r3, r3, #7
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
       ||
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d044      	beq.n	8002b6c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	73fb      	strb	r3, [r7, #15]
 8002ae6:	e041      	b.n	8002b6c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d00c      	beq.n	8002b0a <RCCEx_PLLSAI2_Config+0x6e>
 8002af0:	2b03      	cmp	r3, #3
 8002af2:	d013      	beq.n	8002b1c <RCCEx_PLLSAI2_Config+0x80>
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d120      	bne.n	8002b3a <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002af8:	4b54      	ldr	r3, [pc, #336]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0302 	and.w	r3, r3, #2
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d11d      	bne.n	8002b40 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b08:	e01a      	b.n	8002b40 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d116      	bne.n	8002b44 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b1a:	e013      	b.n	8002b44 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b1c:	4b4b      	ldr	r3, [pc, #300]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10f      	bne.n	8002b48 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b28:	4b48      	ldr	r3, [pc, #288]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d109      	bne.n	8002b48 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b38:	e006      	b.n	8002b48 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b3e:	e004      	b.n	8002b4a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b40:	bf00      	nop
 8002b42:	e002      	b.n	8002b4a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b44:	bf00      	nop
 8002b46:	e000      	b.n	8002b4a <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002b48:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b4a:	7bfb      	ldrb	r3, [r7, #15]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10d      	bne.n	8002b6c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b50:	4b3e      	ldr	r3, [pc, #248]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6819      	ldr	r1, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	430b      	orrs	r3, r1
 8002b66:	4939      	ldr	r1, [pc, #228]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d167      	bne.n	8002c42 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002b72:	4b36      	ldr	r3, [pc, #216]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a35      	ldr	r2, [pc, #212]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b7e:	f7fe f935 	bl	8000dec <HAL_GetTick>
 8002b82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b84:	e009      	b.n	8002b9a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002b86:	f7fe f931 	bl	8000dec <HAL_GetTick>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d902      	bls.n	8002b9a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002b94:	2303      	movs	r3, #3
 8002b96:	73fb      	strb	r3, [r7, #15]
        break;
 8002b98:	e005      	b.n	8002ba6 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002b9a:	4b2c      	ldr	r3, [pc, #176]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1ef      	bne.n	8002b86 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d14a      	bne.n	8002c42 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d111      	bne.n	8002bd6 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002bb2:	4b26      	ldr	r3, [pc, #152]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	6892      	ldr	r2, [r2, #8]
 8002bc2:	0211      	lsls	r1, r2, #8
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	68d2      	ldr	r2, [r2, #12]
 8002bc8:	0912      	lsrs	r2, r2, #4
 8002bca:	0452      	lsls	r2, r2, #17
 8002bcc:	430a      	orrs	r2, r1
 8002bce:	491f      	ldr	r1, [pc, #124]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	614b      	str	r3, [r1, #20]
 8002bd4:	e011      	b.n	8002bfa <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002bd6:	4b1d      	ldr	r3, [pc, #116]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002bde:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6892      	ldr	r2, [r2, #8]
 8002be6:	0211      	lsls	r1, r2, #8
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6912      	ldr	r2, [r2, #16]
 8002bec:	0852      	lsrs	r2, r2, #1
 8002bee:	3a01      	subs	r2, #1
 8002bf0:	0652      	lsls	r2, r2, #25
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	4915      	ldr	r1, [pc, #84]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002bfa:	4b14      	ldr	r3, [pc, #80]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a13      	ldr	r2, [pc, #76]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c04:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c06:	f7fe f8f1 	bl	8000dec <HAL_GetTick>
 8002c0a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c0c:	e009      	b.n	8002c22 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c0e:	f7fe f8ed 	bl	8000dec <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d902      	bls.n	8002c22 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c20:	e005      	b.n	8002c2e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c22:	4b0a      	ldr	r3, [pc, #40]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0ef      	beq.n	8002c0e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002c2e:	7bfb      	ldrb	r3, [r7, #15]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d106      	bne.n	8002c42 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c34:	4b05      	ldr	r3, [pc, #20]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c36:	695a      	ldr	r2, [r3, #20]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	695b      	ldr	r3, [r3, #20]
 8002c3c:	4903      	ldr	r1, [pc, #12]	; (8002c4c <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3710      	adds	r7, #16
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	40021000 	.word	0x40021000

08002c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e049      	b.n	8002cf6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d106      	bne.n	8002c7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 f841 	bl	8002cfe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2202      	movs	r2, #2
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3304      	adds	r3, #4
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	4610      	mov	r0, r2
 8002c90:	f000 f9f8 	bl	8003084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cf4:	2300      	movs	r3, #0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b083      	sub	sp, #12
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d001      	beq.n	8002d2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e04f      	b.n	8002dcc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2202      	movs	r2, #2
 8002d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a23      	ldr	r2, [pc, #140]	; (8002dd8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d01d      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d56:	d018      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a1f      	ldr	r2, [pc, #124]	; (8002ddc <HAL_TIM_Base_Start_IT+0xc8>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d013      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a1e      	ldr	r2, [pc, #120]	; (8002de0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d00e      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a1c      	ldr	r2, [pc, #112]	; (8002de4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d009      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1b      	ldr	r2, [pc, #108]	; (8002de8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d004      	beq.n	8002d8a <HAL_TIM_Base_Start_IT+0x76>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a19      	ldr	r2, [pc, #100]	; (8002dec <HAL_TIM_Base_Start_IT+0xd8>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d115      	bne.n	8002db6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	4b17      	ldr	r3, [pc, #92]	; (8002df0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2b06      	cmp	r3, #6
 8002d9a:	d015      	beq.n	8002dc8 <HAL_TIM_Base_Start_IT+0xb4>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da2:	d011      	beq.n	8002dc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db4:	e008      	b.n	8002dc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0201 	orr.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	e000      	b.n	8002dca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3714      	adds	r7, #20
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	40012c00 	.word	0x40012c00
 8002ddc:	40000400 	.word	0x40000400
 8002de0:	40000800 	.word	0x40000800
 8002de4:	40000c00 	.word	0x40000c00
 8002de8:	40013400 	.word	0x40013400
 8002dec:	40014000 	.word	0x40014000
 8002df0:	00010007 	.word	0x00010007

08002df4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	691b      	ldr	r3, [r3, #16]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d122      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f003 0302 	and.w	r3, r3, #2
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d11b      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f06f 0202 	mvn.w	r2, #2
 8002e20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	699b      	ldr	r3, [r3, #24]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f905 	bl	8003046 <HAL_TIM_IC_CaptureCallback>
 8002e3c:	e005      	b.n	8002e4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f000 f8f7 	bl	8003032 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f000 f908 	bl	800305a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f003 0304 	and.w	r3, r3, #4
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	d122      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0304 	and.w	r3, r3, #4
 8002e68:	2b04      	cmp	r3, #4
 8002e6a:	d11b      	bne.n	8002ea4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0204 	mvn.w	r2, #4
 8002e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2202      	movs	r2, #2
 8002e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f8db 	bl	8003046 <HAL_TIM_IC_CaptureCallback>
 8002e90:	e005      	b.n	8002e9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f8cd 	bl	8003032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 f8de 	bl	800305a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d122      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d11b      	bne.n	8002ef8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0208 	mvn.w	r2, #8
 8002ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2204      	movs	r2, #4
 8002ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	f003 0303 	and.w	r3, r3, #3
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f8b1 	bl	8003046 <HAL_TIM_IC_CaptureCallback>
 8002ee4:	e005      	b.n	8002ef2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f8a3 	bl	8003032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f8b4 	bl	800305a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	f003 0310 	and.w	r3, r3, #16
 8002f02:	2b10      	cmp	r3, #16
 8002f04:	d122      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b10      	cmp	r3, #16
 8002f12:	d11b      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f06f 0210 	mvn.w	r2, #16
 8002f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2208      	movs	r2, #8
 8002f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f887 	bl	8003046 <HAL_TIM_IC_CaptureCallback>
 8002f38:	e005      	b.n	8002f46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f879 	bl	8003032 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f88a 	bl	800305a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d10e      	bne.n	8002f78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f003 0301 	and.w	r3, r3, #1
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d107      	bne.n	8002f78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0201 	mvn.w	r2, #1
 8002f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fd fc56 	bl	8000824 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f82:	2b80      	cmp	r3, #128	; 0x80
 8002f84:	d10e      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f90:	2b80      	cmp	r3, #128	; 0x80
 8002f92:	d107      	bne.n	8002fa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f000 f914 	bl	80031cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	691b      	ldr	r3, [r3, #16]
 8002faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fb2:	d10e      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fbe:	2b80      	cmp	r3, #128	; 0x80
 8002fc0:	d107      	bne.n	8002fd2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f000 f907 	bl	80031e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	691b      	ldr	r3, [r3, #16]
 8002fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fdc:	2b40      	cmp	r3, #64	; 0x40
 8002fde:	d10e      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fea:	2b40      	cmp	r3, #64	; 0x40
 8002fec:	d107      	bne.n	8002ffe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f838 	bl	800306e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b20      	cmp	r3, #32
 800300a:	d10e      	bne.n	800302a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b20      	cmp	r3, #32
 8003018:	d107      	bne.n	800302a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f06f 0220 	mvn.w	r2, #32
 8003022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f8c7 	bl	80031b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800303a:	bf00      	nop
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr

0800305a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800305a:	b480      	push	{r7}
 800305c:	b083      	sub	sp, #12
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr

0800306e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800306e:	b480      	push	{r7}
 8003070:	b083      	sub	sp, #12
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003076:	bf00      	nop
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003084:	b480      	push	{r7}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a40      	ldr	r2, [pc, #256]	; (8003198 <TIM_Base_SetConfig+0x114>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d013      	beq.n	80030c4 <TIM_Base_SetConfig+0x40>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030a2:	d00f      	beq.n	80030c4 <TIM_Base_SetConfig+0x40>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a3d      	ldr	r2, [pc, #244]	; (800319c <TIM_Base_SetConfig+0x118>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00b      	beq.n	80030c4 <TIM_Base_SetConfig+0x40>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a3c      	ldr	r2, [pc, #240]	; (80031a0 <TIM_Base_SetConfig+0x11c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d007      	beq.n	80030c4 <TIM_Base_SetConfig+0x40>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a3b      	ldr	r2, [pc, #236]	; (80031a4 <TIM_Base_SetConfig+0x120>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d003      	beq.n	80030c4 <TIM_Base_SetConfig+0x40>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a3a      	ldr	r2, [pc, #232]	; (80031a8 <TIM_Base_SetConfig+0x124>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d108      	bne.n	80030d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a2f      	ldr	r2, [pc, #188]	; (8003198 <TIM_Base_SetConfig+0x114>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01f      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e4:	d01b      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a2c      	ldr	r2, [pc, #176]	; (800319c <TIM_Base_SetConfig+0x118>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d017      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a2b      	ldr	r2, [pc, #172]	; (80031a0 <TIM_Base_SetConfig+0x11c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a2a      	ldr	r2, [pc, #168]	; (80031a4 <TIM_Base_SetConfig+0x120>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00f      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a29      	ldr	r2, [pc, #164]	; (80031a8 <TIM_Base_SetConfig+0x124>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d00b      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a28      	ldr	r2, [pc, #160]	; (80031ac <TIM_Base_SetConfig+0x128>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d007      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a27      	ldr	r2, [pc, #156]	; (80031b0 <TIM_Base_SetConfig+0x12c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d003      	beq.n	800311e <TIM_Base_SetConfig+0x9a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a26      	ldr	r2, [pc, #152]	; (80031b4 <TIM_Base_SetConfig+0x130>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d108      	bne.n	8003130 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003124:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	68db      	ldr	r3, [r3, #12]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	4313      	orrs	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4a10      	ldr	r2, [pc, #64]	; (8003198 <TIM_Base_SetConfig+0x114>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d00f      	beq.n	800317c <TIM_Base_SetConfig+0xf8>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a12      	ldr	r2, [pc, #72]	; (80031a8 <TIM_Base_SetConfig+0x124>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d00b      	beq.n	800317c <TIM_Base_SetConfig+0xf8>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a11      	ldr	r2, [pc, #68]	; (80031ac <TIM_Base_SetConfig+0x128>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d007      	beq.n	800317c <TIM_Base_SetConfig+0xf8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a10      	ldr	r2, [pc, #64]	; (80031b0 <TIM_Base_SetConfig+0x12c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d003      	beq.n	800317c <TIM_Base_SetConfig+0xf8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a0f      	ldr	r2, [pc, #60]	; (80031b4 <TIM_Base_SetConfig+0x130>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d103      	bne.n	8003184 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	691a      	ldr	r2, [r3, #16]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	615a      	str	r2, [r3, #20]
}
 800318a:	bf00      	nop
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40012c00 	.word	0x40012c00
 800319c:	40000400 	.word	0x40000400
 80031a0:	40000800 	.word	0x40000800
 80031a4:	40000c00 	.word	0x40000c00
 80031a8:	40013400 	.word	0x40013400
 80031ac:	40014000 	.word	0x40014000
 80031b0:	40014400 	.word	0x40014400
 80031b4:	40014800 	.word	0x40014800

080031b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031c0:	bf00      	nop
 80031c2:	370c      	adds	r7, #12
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr

080031cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e040      	b.n	8003288 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fd fc4c 	bl	8000ab4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2224      	movs	r2, #36	; 0x24
 8003220:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0201 	bic.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f000 f98c 	bl	8003550 <UART_SetConfig>
 8003238:	4603      	mov	r3, r0
 800323a:	2b01      	cmp	r3, #1
 800323c:	d101      	bne.n	8003242 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e022      	b.n	8003288 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003246:	2b00      	cmp	r3, #0
 8003248:	d002      	beq.n	8003250 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 fc0a 	bl	8003a64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800325e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689a      	ldr	r2, [r3, #8]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800326e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f000 fc91 	bl	8003ba8 <UART_CheckIdleState>
 8003286:	4603      	mov	r3, r0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3708      	adds	r7, #8
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	; 0x28
 8003294:	af02      	add	r7, sp, #8
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	60b9      	str	r1, [r7, #8]
 800329a:	603b      	str	r3, [r7, #0]
 800329c:	4613      	mov	r3, r2
 800329e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032a4:	2b20      	cmp	r3, #32
 80032a6:	f040 8081 	bne.w	80033ac <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d002      	beq.n	80032b6 <HAL_UART_Transmit+0x26>
 80032b0:	88fb      	ldrh	r3, [r7, #6]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e079      	b.n	80033ae <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d101      	bne.n	80032c8 <HAL_UART_Transmit+0x38>
 80032c4:	2302      	movs	r3, #2
 80032c6:	e072      	b.n	80033ae <HAL_UART_Transmit+0x11e>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2221      	movs	r2, #33	; 0x21
 80032da:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80032dc:	f7fd fd86 	bl	8000dec <HAL_GetTick>
 80032e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	88fa      	ldrh	r2, [r7, #6]
 80032e6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	88fa      	ldrh	r2, [r7, #6]
 80032ee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032fa:	d108      	bne.n	800330e <HAL_UART_Transmit+0x7e>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d104      	bne.n	800330e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	61bb      	str	r3, [r7, #24]
 800330c:	e003      	b.n	8003316 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800331e:	e02d      	b.n	800337c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	2200      	movs	r2, #0
 8003328:	2180      	movs	r1, #128	; 0x80
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 fc81 	bl	8003c32 <UART_WaitOnFlagUntilTimeout>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e039      	b.n	80033ae <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	881a      	ldrh	r2, [r3, #0]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800334c:	b292      	uxth	r2, r2
 800334e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	3302      	adds	r3, #2
 8003354:	61bb      	str	r3, [r7, #24]
 8003356:	e008      	b.n	800336a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	781a      	ldrb	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	b292      	uxth	r2, r2
 8003362:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	3301      	adds	r3, #1
 8003368:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003370:	b29b      	uxth	r3, r3
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003382:	b29b      	uxth	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1cb      	bne.n	8003320 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2200      	movs	r2, #0
 8003390:	2140      	movs	r1, #64	; 0x40
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 fc4d 	bl	8003c32 <UART_WaitOnFlagUntilTimeout>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e005      	b.n	80033ae <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2220      	movs	r2, #32
 80033a6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80033a8:	2300      	movs	r3, #0
 80033aa:	e000      	b.n	80033ae <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80033ac:	2302      	movs	r3, #2
  }
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3720      	adds	r7, #32
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b08a      	sub	sp, #40	; 0x28
 80033ba:	af02      	add	r7, sp, #8
 80033bc:	60f8      	str	r0, [r7, #12]
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	603b      	str	r3, [r7, #0]
 80033c2:	4613      	mov	r3, r2
 80033c4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033ca:	2b20      	cmp	r3, #32
 80033cc:	f040 80bb 	bne.w	8003546 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d002      	beq.n	80033dc <HAL_UART_Receive+0x26>
 80033d6:	88fb      	ldrh	r3, [r7, #6]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0b3      	b.n	8003548 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_UART_Receive+0x38>
 80033ea:	2302      	movs	r3, #2
 80033ec:	e0ac      	b.n	8003548 <HAL_UART_Receive+0x192>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2222      	movs	r2, #34	; 0x22
 8003400:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003402:	f7fd fcf3 	bl	8000dec <HAL_GetTick>
 8003406:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	88fa      	ldrh	r2, [r7, #6]
 800340c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	88fa      	ldrh	r2, [r7, #6]
 8003414:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003420:	d10e      	bne.n	8003440 <HAL_UART_Receive+0x8a>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	691b      	ldr	r3, [r3, #16]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d105      	bne.n	8003436 <HAL_UART_Receive+0x80>
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003430:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003434:	e02d      	b.n	8003492 <HAL_UART_Receive+0xdc>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	22ff      	movs	r2, #255	; 0xff
 800343a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800343e:	e028      	b.n	8003492 <HAL_UART_Receive+0xdc>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10d      	bne.n	8003464 <HAL_UART_Receive+0xae>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d104      	bne.n	800345a <HAL_UART_Receive+0xa4>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	22ff      	movs	r2, #255	; 0xff
 8003454:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003458:	e01b      	b.n	8003492 <HAL_UART_Receive+0xdc>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	227f      	movs	r2, #127	; 0x7f
 800345e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003462:	e016      	b.n	8003492 <HAL_UART_Receive+0xdc>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800346c:	d10d      	bne.n	800348a <HAL_UART_Receive+0xd4>
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d104      	bne.n	8003480 <HAL_UART_Receive+0xca>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	227f      	movs	r2, #127	; 0x7f
 800347a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800347e:	e008      	b.n	8003492 <HAL_UART_Receive+0xdc>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	223f      	movs	r2, #63	; 0x3f
 8003484:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003488:	e003      	b.n	8003492 <HAL_UART_Receive+0xdc>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003498:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a2:	d108      	bne.n	80034b6 <HAL_UART_Receive+0x100>
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d104      	bne.n	80034b6 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 80034ac:	2300      	movs	r3, #0
 80034ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	61bb      	str	r3, [r7, #24]
 80034b4:	e003      	b.n	80034be <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80034c6:	e033      	b.n	8003530 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	2200      	movs	r2, #0
 80034d0:	2120      	movs	r1, #32
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 fbad 	bl	8003c32 <UART_WaitOnFlagUntilTimeout>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e032      	b.n	8003548 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10c      	bne.n	8003502 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	8a7b      	ldrh	r3, [r7, #18]
 80034f2:	4013      	ands	r3, r2
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	3302      	adds	r3, #2
 80034fe:	61bb      	str	r3, [r7, #24]
 8003500:	e00d      	b.n	800351e <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003508:	b29b      	uxth	r3, r3
 800350a:	b2da      	uxtb	r2, r3
 800350c:	8a7b      	ldrh	r3, [r7, #18]
 800350e:	b2db      	uxtb	r3, r3
 8003510:	4013      	ands	r3, r2
 8003512:	b2da      	uxtb	r2, r3
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	3301      	adds	r3, #1
 800351c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003524:	b29b      	uxth	r3, r3
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1c5      	bne.n	80034c8 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2220      	movs	r2, #32
 8003540:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	e000      	b.n	8003548 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8003546:	2302      	movs	r3, #2
  }
}
 8003548:	4618      	mov	r0, r3
 800354a:	3720      	adds	r7, #32
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003550:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003554:	b088      	sub	sp, #32
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	431a      	orrs	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	695b      	ldr	r3, [r3, #20]
 800356c:	431a      	orrs	r2, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	4313      	orrs	r3, r2
 8003574:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	4bac      	ldr	r3, [pc, #688]	; (8003830 <UART_SetConfig+0x2e0>)
 800357e:	4013      	ands	r3, r2
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	69f9      	ldr	r1, [r7, #28]
 8003586:	430b      	orrs	r3, r1
 8003588:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	430a      	orrs	r2, r1
 800359e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4aa2      	ldr	r2, [pc, #648]	; (8003834 <UART_SetConfig+0x2e4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d004      	beq.n	80035ba <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	69fa      	ldr	r2, [r7, #28]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a99      	ldr	r2, [pc, #612]	; (8003838 <UART_SetConfig+0x2e8>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d121      	bne.n	800361c <UART_SetConfig+0xcc>
 80035d8:	4b98      	ldr	r3, [pc, #608]	; (800383c <UART_SetConfig+0x2ec>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d816      	bhi.n	8003614 <UART_SetConfig+0xc4>
 80035e6:	a201      	add	r2, pc, #4	; (adr r2, 80035ec <UART_SetConfig+0x9c>)
 80035e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ec:	080035fd 	.word	0x080035fd
 80035f0:	08003609 	.word	0x08003609
 80035f4:	08003603 	.word	0x08003603
 80035f8:	0800360f 	.word	0x0800360f
 80035fc:	2301      	movs	r3, #1
 80035fe:	76fb      	strb	r3, [r7, #27]
 8003600:	e0e8      	b.n	80037d4 <UART_SetConfig+0x284>
 8003602:	2302      	movs	r3, #2
 8003604:	76fb      	strb	r3, [r7, #27]
 8003606:	e0e5      	b.n	80037d4 <UART_SetConfig+0x284>
 8003608:	2304      	movs	r3, #4
 800360a:	76fb      	strb	r3, [r7, #27]
 800360c:	e0e2      	b.n	80037d4 <UART_SetConfig+0x284>
 800360e:	2308      	movs	r3, #8
 8003610:	76fb      	strb	r3, [r7, #27]
 8003612:	e0df      	b.n	80037d4 <UART_SetConfig+0x284>
 8003614:	2310      	movs	r3, #16
 8003616:	76fb      	strb	r3, [r7, #27]
 8003618:	bf00      	nop
 800361a:	e0db      	b.n	80037d4 <UART_SetConfig+0x284>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a87      	ldr	r2, [pc, #540]	; (8003840 <UART_SetConfig+0x2f0>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d134      	bne.n	8003690 <UART_SetConfig+0x140>
 8003626:	4b85      	ldr	r3, [pc, #532]	; (800383c <UART_SetConfig+0x2ec>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800362c:	f003 030c 	and.w	r3, r3, #12
 8003630:	2b0c      	cmp	r3, #12
 8003632:	d829      	bhi.n	8003688 <UART_SetConfig+0x138>
 8003634:	a201      	add	r2, pc, #4	; (adr r2, 800363c <UART_SetConfig+0xec>)
 8003636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363a:	bf00      	nop
 800363c:	08003671 	.word	0x08003671
 8003640:	08003689 	.word	0x08003689
 8003644:	08003689 	.word	0x08003689
 8003648:	08003689 	.word	0x08003689
 800364c:	0800367d 	.word	0x0800367d
 8003650:	08003689 	.word	0x08003689
 8003654:	08003689 	.word	0x08003689
 8003658:	08003689 	.word	0x08003689
 800365c:	08003677 	.word	0x08003677
 8003660:	08003689 	.word	0x08003689
 8003664:	08003689 	.word	0x08003689
 8003668:	08003689 	.word	0x08003689
 800366c:	08003683 	.word	0x08003683
 8003670:	2300      	movs	r3, #0
 8003672:	76fb      	strb	r3, [r7, #27]
 8003674:	e0ae      	b.n	80037d4 <UART_SetConfig+0x284>
 8003676:	2302      	movs	r3, #2
 8003678:	76fb      	strb	r3, [r7, #27]
 800367a:	e0ab      	b.n	80037d4 <UART_SetConfig+0x284>
 800367c:	2304      	movs	r3, #4
 800367e:	76fb      	strb	r3, [r7, #27]
 8003680:	e0a8      	b.n	80037d4 <UART_SetConfig+0x284>
 8003682:	2308      	movs	r3, #8
 8003684:	76fb      	strb	r3, [r7, #27]
 8003686:	e0a5      	b.n	80037d4 <UART_SetConfig+0x284>
 8003688:	2310      	movs	r3, #16
 800368a:	76fb      	strb	r3, [r7, #27]
 800368c:	bf00      	nop
 800368e:	e0a1      	b.n	80037d4 <UART_SetConfig+0x284>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a6b      	ldr	r2, [pc, #428]	; (8003844 <UART_SetConfig+0x2f4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d120      	bne.n	80036dc <UART_SetConfig+0x18c>
 800369a:	4b68      	ldr	r3, [pc, #416]	; (800383c <UART_SetConfig+0x2ec>)
 800369c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80036a4:	2b10      	cmp	r3, #16
 80036a6:	d00f      	beq.n	80036c8 <UART_SetConfig+0x178>
 80036a8:	2b10      	cmp	r3, #16
 80036aa:	d802      	bhi.n	80036b2 <UART_SetConfig+0x162>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d005      	beq.n	80036bc <UART_SetConfig+0x16c>
 80036b0:	e010      	b.n	80036d4 <UART_SetConfig+0x184>
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d005      	beq.n	80036c2 <UART_SetConfig+0x172>
 80036b6:	2b30      	cmp	r3, #48	; 0x30
 80036b8:	d009      	beq.n	80036ce <UART_SetConfig+0x17e>
 80036ba:	e00b      	b.n	80036d4 <UART_SetConfig+0x184>
 80036bc:	2300      	movs	r3, #0
 80036be:	76fb      	strb	r3, [r7, #27]
 80036c0:	e088      	b.n	80037d4 <UART_SetConfig+0x284>
 80036c2:	2302      	movs	r3, #2
 80036c4:	76fb      	strb	r3, [r7, #27]
 80036c6:	e085      	b.n	80037d4 <UART_SetConfig+0x284>
 80036c8:	2304      	movs	r3, #4
 80036ca:	76fb      	strb	r3, [r7, #27]
 80036cc:	e082      	b.n	80037d4 <UART_SetConfig+0x284>
 80036ce:	2308      	movs	r3, #8
 80036d0:	76fb      	strb	r3, [r7, #27]
 80036d2:	e07f      	b.n	80037d4 <UART_SetConfig+0x284>
 80036d4:	2310      	movs	r3, #16
 80036d6:	76fb      	strb	r3, [r7, #27]
 80036d8:	bf00      	nop
 80036da:	e07b      	b.n	80037d4 <UART_SetConfig+0x284>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a59      	ldr	r2, [pc, #356]	; (8003848 <UART_SetConfig+0x2f8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d120      	bne.n	8003728 <UART_SetConfig+0x1d8>
 80036e6:	4b55      	ldr	r3, [pc, #340]	; (800383c <UART_SetConfig+0x2ec>)
 80036e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80036f0:	2b40      	cmp	r3, #64	; 0x40
 80036f2:	d00f      	beq.n	8003714 <UART_SetConfig+0x1c4>
 80036f4:	2b40      	cmp	r3, #64	; 0x40
 80036f6:	d802      	bhi.n	80036fe <UART_SetConfig+0x1ae>
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <UART_SetConfig+0x1b8>
 80036fc:	e010      	b.n	8003720 <UART_SetConfig+0x1d0>
 80036fe:	2b80      	cmp	r3, #128	; 0x80
 8003700:	d005      	beq.n	800370e <UART_SetConfig+0x1be>
 8003702:	2bc0      	cmp	r3, #192	; 0xc0
 8003704:	d009      	beq.n	800371a <UART_SetConfig+0x1ca>
 8003706:	e00b      	b.n	8003720 <UART_SetConfig+0x1d0>
 8003708:	2300      	movs	r3, #0
 800370a:	76fb      	strb	r3, [r7, #27]
 800370c:	e062      	b.n	80037d4 <UART_SetConfig+0x284>
 800370e:	2302      	movs	r3, #2
 8003710:	76fb      	strb	r3, [r7, #27]
 8003712:	e05f      	b.n	80037d4 <UART_SetConfig+0x284>
 8003714:	2304      	movs	r3, #4
 8003716:	76fb      	strb	r3, [r7, #27]
 8003718:	e05c      	b.n	80037d4 <UART_SetConfig+0x284>
 800371a:	2308      	movs	r3, #8
 800371c:	76fb      	strb	r3, [r7, #27]
 800371e:	e059      	b.n	80037d4 <UART_SetConfig+0x284>
 8003720:	2310      	movs	r3, #16
 8003722:	76fb      	strb	r3, [r7, #27]
 8003724:	bf00      	nop
 8003726:	e055      	b.n	80037d4 <UART_SetConfig+0x284>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a47      	ldr	r2, [pc, #284]	; (800384c <UART_SetConfig+0x2fc>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d124      	bne.n	800377c <UART_SetConfig+0x22c>
 8003732:	4b42      	ldr	r3, [pc, #264]	; (800383c <UART_SetConfig+0x2ec>)
 8003734:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003738:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800373c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003740:	d012      	beq.n	8003768 <UART_SetConfig+0x218>
 8003742:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003746:	d802      	bhi.n	800374e <UART_SetConfig+0x1fe>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <UART_SetConfig+0x20c>
 800374c:	e012      	b.n	8003774 <UART_SetConfig+0x224>
 800374e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003752:	d006      	beq.n	8003762 <UART_SetConfig+0x212>
 8003754:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003758:	d009      	beq.n	800376e <UART_SetConfig+0x21e>
 800375a:	e00b      	b.n	8003774 <UART_SetConfig+0x224>
 800375c:	2300      	movs	r3, #0
 800375e:	76fb      	strb	r3, [r7, #27]
 8003760:	e038      	b.n	80037d4 <UART_SetConfig+0x284>
 8003762:	2302      	movs	r3, #2
 8003764:	76fb      	strb	r3, [r7, #27]
 8003766:	e035      	b.n	80037d4 <UART_SetConfig+0x284>
 8003768:	2304      	movs	r3, #4
 800376a:	76fb      	strb	r3, [r7, #27]
 800376c:	e032      	b.n	80037d4 <UART_SetConfig+0x284>
 800376e:	2308      	movs	r3, #8
 8003770:	76fb      	strb	r3, [r7, #27]
 8003772:	e02f      	b.n	80037d4 <UART_SetConfig+0x284>
 8003774:	2310      	movs	r3, #16
 8003776:	76fb      	strb	r3, [r7, #27]
 8003778:	bf00      	nop
 800377a:	e02b      	b.n	80037d4 <UART_SetConfig+0x284>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a2c      	ldr	r2, [pc, #176]	; (8003834 <UART_SetConfig+0x2e4>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d124      	bne.n	80037d0 <UART_SetConfig+0x280>
 8003786:	4b2d      	ldr	r3, [pc, #180]	; (800383c <UART_SetConfig+0x2ec>)
 8003788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003794:	d012      	beq.n	80037bc <UART_SetConfig+0x26c>
 8003796:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800379a:	d802      	bhi.n	80037a2 <UART_SetConfig+0x252>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d007      	beq.n	80037b0 <UART_SetConfig+0x260>
 80037a0:	e012      	b.n	80037c8 <UART_SetConfig+0x278>
 80037a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80037a6:	d006      	beq.n	80037b6 <UART_SetConfig+0x266>
 80037a8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80037ac:	d009      	beq.n	80037c2 <UART_SetConfig+0x272>
 80037ae:	e00b      	b.n	80037c8 <UART_SetConfig+0x278>
 80037b0:	2300      	movs	r3, #0
 80037b2:	76fb      	strb	r3, [r7, #27]
 80037b4:	e00e      	b.n	80037d4 <UART_SetConfig+0x284>
 80037b6:	2302      	movs	r3, #2
 80037b8:	76fb      	strb	r3, [r7, #27]
 80037ba:	e00b      	b.n	80037d4 <UART_SetConfig+0x284>
 80037bc:	2304      	movs	r3, #4
 80037be:	76fb      	strb	r3, [r7, #27]
 80037c0:	e008      	b.n	80037d4 <UART_SetConfig+0x284>
 80037c2:	2308      	movs	r3, #8
 80037c4:	76fb      	strb	r3, [r7, #27]
 80037c6:	e005      	b.n	80037d4 <UART_SetConfig+0x284>
 80037c8:	2310      	movs	r3, #16
 80037ca:	76fb      	strb	r3, [r7, #27]
 80037cc:	bf00      	nop
 80037ce:	e001      	b.n	80037d4 <UART_SetConfig+0x284>
 80037d0:	2310      	movs	r3, #16
 80037d2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a16      	ldr	r2, [pc, #88]	; (8003834 <UART_SetConfig+0x2e4>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	f040 8087 	bne.w	80038ee <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037e0:	7efb      	ldrb	r3, [r7, #27]
 80037e2:	2b08      	cmp	r3, #8
 80037e4:	d836      	bhi.n	8003854 <UART_SetConfig+0x304>
 80037e6:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <UART_SetConfig+0x29c>)
 80037e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ec:	08003811 	.word	0x08003811
 80037f0:	08003855 	.word	0x08003855
 80037f4:	08003819 	.word	0x08003819
 80037f8:	08003855 	.word	0x08003855
 80037fc:	0800381f 	.word	0x0800381f
 8003800:	08003855 	.word	0x08003855
 8003804:	08003855 	.word	0x08003855
 8003808:	08003855 	.word	0x08003855
 800380c:	08003827 	.word	0x08003827
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003810:	f7fe fcb0 	bl	8002174 <HAL_RCC_GetPCLK1Freq>
 8003814:	6178      	str	r0, [r7, #20]
        break;
 8003816:	e022      	b.n	800385e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003818:	4b0d      	ldr	r3, [pc, #52]	; (8003850 <UART_SetConfig+0x300>)
 800381a:	617b      	str	r3, [r7, #20]
        break;
 800381c:	e01f      	b.n	800385e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800381e:	f7fe fc13 	bl	8002048 <HAL_RCC_GetSysClockFreq>
 8003822:	6178      	str	r0, [r7, #20]
        break;
 8003824:	e01b      	b.n	800385e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800382a:	617b      	str	r3, [r7, #20]
        break;
 800382c:	e017      	b.n	800385e <UART_SetConfig+0x30e>
 800382e:	bf00      	nop
 8003830:	efff69f3 	.word	0xefff69f3
 8003834:	40008000 	.word	0x40008000
 8003838:	40013800 	.word	0x40013800
 800383c:	40021000 	.word	0x40021000
 8003840:	40004400 	.word	0x40004400
 8003844:	40004800 	.word	0x40004800
 8003848:	40004c00 	.word	0x40004c00
 800384c:	40005000 	.word	0x40005000
 8003850:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	76bb      	strb	r3, [r7, #26]
        break;
 800385c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b00      	cmp	r3, #0
 8003862:	f000 80f1 	beq.w	8003a48 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	4413      	add	r3, r2
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	429a      	cmp	r2, r3
 8003874:	d305      	bcc.n	8003882 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800387c:	697a      	ldr	r2, [r7, #20]
 800387e:	429a      	cmp	r2, r3
 8003880:	d902      	bls.n	8003888 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	76bb      	strb	r3, [r7, #26]
 8003886:	e0df      	b.n	8003a48 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	4619      	mov	r1, r3
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	f04f 0400 	mov.w	r4, #0
 8003898:	0214      	lsls	r4, r2, #8
 800389a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800389e:	020b      	lsls	r3, r1, #8
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6852      	ldr	r2, [r2, #4]
 80038a4:	0852      	lsrs	r2, r2, #1
 80038a6:	4611      	mov	r1, r2
 80038a8:	f04f 0200 	mov.w	r2, #0
 80038ac:	eb13 0b01 	adds.w	fp, r3, r1
 80038b0:	eb44 0c02 	adc.w	ip, r4, r2
 80038b4:	4658      	mov	r0, fp
 80038b6:	4661      	mov	r1, ip
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f04f 0400 	mov.w	r4, #0
 80038c0:	461a      	mov	r2, r3
 80038c2:	4623      	mov	r3, r4
 80038c4:	f7fc fcd4 	bl	8000270 <__aeabi_uldivmod>
 80038c8:	4603      	mov	r3, r0
 80038ca:	460c      	mov	r4, r1
 80038cc:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80038d4:	d308      	bcc.n	80038e8 <UART_SetConfig+0x398>
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038dc:	d204      	bcs.n	80038e8 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	60da      	str	r2, [r3, #12]
 80038e6:	e0af      	b.n	8003a48 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	76bb      	strb	r3, [r7, #26]
 80038ec:	e0ac      	b.n	8003a48 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f6:	d15b      	bne.n	80039b0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80038f8:	7efb      	ldrb	r3, [r7, #27]
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d827      	bhi.n	800394e <UART_SetConfig+0x3fe>
 80038fe:	a201      	add	r2, pc, #4	; (adr r2, 8003904 <UART_SetConfig+0x3b4>)
 8003900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003904:	08003929 	.word	0x08003929
 8003908:	08003931 	.word	0x08003931
 800390c:	08003939 	.word	0x08003939
 8003910:	0800394f 	.word	0x0800394f
 8003914:	0800393f 	.word	0x0800393f
 8003918:	0800394f 	.word	0x0800394f
 800391c:	0800394f 	.word	0x0800394f
 8003920:	0800394f 	.word	0x0800394f
 8003924:	08003947 	.word	0x08003947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003928:	f7fe fc24 	bl	8002174 <HAL_RCC_GetPCLK1Freq>
 800392c:	6178      	str	r0, [r7, #20]
        break;
 800392e:	e013      	b.n	8003958 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003930:	f7fe fc36 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8003934:	6178      	str	r0, [r7, #20]
        break;
 8003936:	e00f      	b.n	8003958 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003938:	4b49      	ldr	r3, [pc, #292]	; (8003a60 <UART_SetConfig+0x510>)
 800393a:	617b      	str	r3, [r7, #20]
        break;
 800393c:	e00c      	b.n	8003958 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800393e:	f7fe fb83 	bl	8002048 <HAL_RCC_GetSysClockFreq>
 8003942:	6178      	str	r0, [r7, #20]
        break;
 8003944:	e008      	b.n	8003958 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800394a:	617b      	str	r3, [r7, #20]
        break;
 800394c:	e004      	b.n	8003958 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	76bb      	strb	r3, [r7, #26]
        break;
 8003956:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d074      	beq.n	8003a48 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	005a      	lsls	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	085b      	lsrs	r3, r3, #1
 8003968:	441a      	add	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003972:	b29b      	uxth	r3, r3
 8003974:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	2b0f      	cmp	r3, #15
 800397a:	d916      	bls.n	80039aa <UART_SetConfig+0x45a>
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003982:	d212      	bcs.n	80039aa <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	b29b      	uxth	r3, r3
 8003988:	f023 030f 	bic.w	r3, r3, #15
 800398c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	b29b      	uxth	r3, r3
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	b29a      	uxth	r2, r3
 800399a:	89fb      	ldrh	r3, [r7, #14]
 800399c:	4313      	orrs	r3, r2
 800399e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	89fa      	ldrh	r2, [r7, #14]
 80039a6:	60da      	str	r2, [r3, #12]
 80039a8:	e04e      	b.n	8003a48 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	76bb      	strb	r3, [r7, #26]
 80039ae:	e04b      	b.n	8003a48 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039b0:	7efb      	ldrb	r3, [r7, #27]
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d827      	bhi.n	8003a06 <UART_SetConfig+0x4b6>
 80039b6:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <UART_SetConfig+0x46c>)
 80039b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039bc:	080039e1 	.word	0x080039e1
 80039c0:	080039e9 	.word	0x080039e9
 80039c4:	080039f1 	.word	0x080039f1
 80039c8:	08003a07 	.word	0x08003a07
 80039cc:	080039f7 	.word	0x080039f7
 80039d0:	08003a07 	.word	0x08003a07
 80039d4:	08003a07 	.word	0x08003a07
 80039d8:	08003a07 	.word	0x08003a07
 80039dc:	080039ff 	.word	0x080039ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039e0:	f7fe fbc8 	bl	8002174 <HAL_RCC_GetPCLK1Freq>
 80039e4:	6178      	str	r0, [r7, #20]
        break;
 80039e6:	e013      	b.n	8003a10 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039e8:	f7fe fbda 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 80039ec:	6178      	str	r0, [r7, #20]
        break;
 80039ee:	e00f      	b.n	8003a10 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039f0:	4b1b      	ldr	r3, [pc, #108]	; (8003a60 <UART_SetConfig+0x510>)
 80039f2:	617b      	str	r3, [r7, #20]
        break;
 80039f4:	e00c      	b.n	8003a10 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039f6:	f7fe fb27 	bl	8002048 <HAL_RCC_GetSysClockFreq>
 80039fa:	6178      	str	r0, [r7, #20]
        break;
 80039fc:	e008      	b.n	8003a10 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a02:	617b      	str	r3, [r7, #20]
        break;
 8003a04:	e004      	b.n	8003a10 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	76bb      	strb	r3, [r7, #26]
        break;
 8003a0e:	bf00      	nop
    }

    if (pclk != 0U)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d018      	beq.n	8003a48 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	085a      	lsrs	r2, r3, #1
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	441a      	add	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b0f      	cmp	r3, #15
 8003a30:	d908      	bls.n	8003a44 <UART_SetConfig+0x4f4>
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a38:	d204      	bcs.n	8003a44 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	60da      	str	r2, [r3, #12]
 8003a42:	e001      	b.n	8003a48 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003a54:	7ebb      	ldrb	r3, [r7, #26]
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3720      	adds	r7, #32
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8003a60:	00f42400 	.word	0x00f42400

08003a64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00a      	beq.n	8003a8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d00a      	beq.n	8003ad2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00a      	beq.n	8003af4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af8:	f003 0310 	and.w	r3, r3, #16
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00a      	beq.n	8003b16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1a:	f003 0320 	and.w	r3, r3, #32
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00a      	beq.n	8003b38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d01a      	beq.n	8003b7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b62:	d10a      	bne.n	8003b7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	430a      	orrs	r2, r1
 8003b9a:	605a      	str	r2, [r3, #4]
  }
}
 8003b9c:	bf00      	nop
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af02      	add	r7, sp, #8
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003bb6:	f7fd f919 	bl	8000dec <HAL_GetTick>
 8003bba:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b08      	cmp	r3, #8
 8003bc8:	d10e      	bne.n	8003be8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f82a 	bl	8003c32 <UART_WaitOnFlagUntilTimeout>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e020      	b.n	8003c2a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d10e      	bne.n	8003c14 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bf6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f814 	bl	8003c32 <UART_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e00a      	b.n	8003c2a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2220      	movs	r2, #32
 8003c18:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c32:	b580      	push	{r7, lr}
 8003c34:	b084      	sub	sp, #16
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	60b9      	str	r1, [r7, #8]
 8003c3c:	603b      	str	r3, [r7, #0]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c42:	e05d      	b.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c4a:	d059      	beq.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4c:	f7fd f8ce 	bl	8000dec <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d302      	bcc.n	8003c62 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d11b      	bne.n	8003c9a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c70:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f022 0201 	bic.w	r2, r2, #1
 8003c80:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2220      	movs	r2, #32
 8003c86:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e042      	b.n	8003d20 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d02b      	beq.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	69db      	ldr	r3, [r3, #28]
 8003cae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003cb6:	d123      	bne.n	8003d00 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cc0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003cd0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689a      	ldr	r2, [r3, #8]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0201 	bic.w	r2, r2, #1
 8003ce0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2220      	movs	r2, #32
 8003cec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2220      	movs	r2, #32
 8003cf2:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e00f      	b.n	8003d20 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	69da      	ldr	r2, [r3, #28]
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	79fb      	ldrb	r3, [r7, #7]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d092      	beq.n	8003c44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <__errno>:
 8003d28:	4b01      	ldr	r3, [pc, #4]	; (8003d30 <__errno+0x8>)
 8003d2a:	6818      	ldr	r0, [r3, #0]
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	2000000c 	.word	0x2000000c

08003d34 <__libc_init_array>:
 8003d34:	b570      	push	{r4, r5, r6, lr}
 8003d36:	4e0d      	ldr	r6, [pc, #52]	; (8003d6c <__libc_init_array+0x38>)
 8003d38:	4c0d      	ldr	r4, [pc, #52]	; (8003d70 <__libc_init_array+0x3c>)
 8003d3a:	1ba4      	subs	r4, r4, r6
 8003d3c:	10a4      	asrs	r4, r4, #2
 8003d3e:	2500      	movs	r5, #0
 8003d40:	42a5      	cmp	r5, r4
 8003d42:	d109      	bne.n	8003d58 <__libc_init_array+0x24>
 8003d44:	4e0b      	ldr	r6, [pc, #44]	; (8003d74 <__libc_init_array+0x40>)
 8003d46:	4c0c      	ldr	r4, [pc, #48]	; (8003d78 <__libc_init_array+0x44>)
 8003d48:	f000 ffba 	bl	8004cc0 <_init>
 8003d4c:	1ba4      	subs	r4, r4, r6
 8003d4e:	10a4      	asrs	r4, r4, #2
 8003d50:	2500      	movs	r5, #0
 8003d52:	42a5      	cmp	r5, r4
 8003d54:	d105      	bne.n	8003d62 <__libc_init_array+0x2e>
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
 8003d58:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d5c:	4798      	blx	r3
 8003d5e:	3501      	adds	r5, #1
 8003d60:	e7ee      	b.n	8003d40 <__libc_init_array+0xc>
 8003d62:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d66:	4798      	blx	r3
 8003d68:	3501      	adds	r5, #1
 8003d6a:	e7f2      	b.n	8003d52 <__libc_init_array+0x1e>
 8003d6c:	08004dcc 	.word	0x08004dcc
 8003d70:	08004dcc 	.word	0x08004dcc
 8003d74:	08004dcc 	.word	0x08004dcc
 8003d78:	08004dd0 	.word	0x08004dd0

08003d7c <memset>:
 8003d7c:	4402      	add	r2, r0
 8003d7e:	4603      	mov	r3, r0
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d100      	bne.n	8003d86 <memset+0xa>
 8003d84:	4770      	bx	lr
 8003d86:	f803 1b01 	strb.w	r1, [r3], #1
 8003d8a:	e7f9      	b.n	8003d80 <memset+0x4>

08003d8c <iprintf>:
 8003d8c:	b40f      	push	{r0, r1, r2, r3}
 8003d8e:	4b0a      	ldr	r3, [pc, #40]	; (8003db8 <iprintf+0x2c>)
 8003d90:	b513      	push	{r0, r1, r4, lr}
 8003d92:	681c      	ldr	r4, [r3, #0]
 8003d94:	b124      	cbz	r4, 8003da0 <iprintf+0x14>
 8003d96:	69a3      	ldr	r3, [r4, #24]
 8003d98:	b913      	cbnz	r3, 8003da0 <iprintf+0x14>
 8003d9a:	4620      	mov	r0, r4
 8003d9c:	f000 f9ac 	bl	80040f8 <__sinit>
 8003da0:	ab05      	add	r3, sp, #20
 8003da2:	9a04      	ldr	r2, [sp, #16]
 8003da4:	68a1      	ldr	r1, [r4, #8]
 8003da6:	9301      	str	r3, [sp, #4]
 8003da8:	4620      	mov	r0, r4
 8003daa:	f000 fb6d 	bl	8004488 <_vfiprintf_r>
 8003dae:	b002      	add	sp, #8
 8003db0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003db4:	b004      	add	sp, #16
 8003db6:	4770      	bx	lr
 8003db8:	2000000c 	.word	0x2000000c

08003dbc <setvbuf>:
 8003dbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003dc0:	461d      	mov	r5, r3
 8003dc2:	4b51      	ldr	r3, [pc, #324]	; (8003f08 <setvbuf+0x14c>)
 8003dc4:	681e      	ldr	r6, [r3, #0]
 8003dc6:	4604      	mov	r4, r0
 8003dc8:	460f      	mov	r7, r1
 8003dca:	4690      	mov	r8, r2
 8003dcc:	b126      	cbz	r6, 8003dd8 <setvbuf+0x1c>
 8003dce:	69b3      	ldr	r3, [r6, #24]
 8003dd0:	b913      	cbnz	r3, 8003dd8 <setvbuf+0x1c>
 8003dd2:	4630      	mov	r0, r6
 8003dd4:	f000 f990 	bl	80040f8 <__sinit>
 8003dd8:	4b4c      	ldr	r3, [pc, #304]	; (8003f0c <setvbuf+0x150>)
 8003dda:	429c      	cmp	r4, r3
 8003ddc:	d152      	bne.n	8003e84 <setvbuf+0xc8>
 8003dde:	6874      	ldr	r4, [r6, #4]
 8003de0:	f1b8 0f02 	cmp.w	r8, #2
 8003de4:	d006      	beq.n	8003df4 <setvbuf+0x38>
 8003de6:	f1b8 0f01 	cmp.w	r8, #1
 8003dea:	f200 8089 	bhi.w	8003f00 <setvbuf+0x144>
 8003dee:	2d00      	cmp	r5, #0
 8003df0:	f2c0 8086 	blt.w	8003f00 <setvbuf+0x144>
 8003df4:	4621      	mov	r1, r4
 8003df6:	4630      	mov	r0, r6
 8003df8:	f000 f914 	bl	8004024 <_fflush_r>
 8003dfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dfe:	b141      	cbz	r1, 8003e12 <setvbuf+0x56>
 8003e00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e04:	4299      	cmp	r1, r3
 8003e06:	d002      	beq.n	8003e0e <setvbuf+0x52>
 8003e08:	4630      	mov	r0, r6
 8003e0a:	f000 fa6b 	bl	80042e4 <_free_r>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	6363      	str	r3, [r4, #52]	; 0x34
 8003e12:	2300      	movs	r3, #0
 8003e14:	61a3      	str	r3, [r4, #24]
 8003e16:	6063      	str	r3, [r4, #4]
 8003e18:	89a3      	ldrh	r3, [r4, #12]
 8003e1a:	061b      	lsls	r3, r3, #24
 8003e1c:	d503      	bpl.n	8003e26 <setvbuf+0x6a>
 8003e1e:	6921      	ldr	r1, [r4, #16]
 8003e20:	4630      	mov	r0, r6
 8003e22:	f000 fa5f 	bl	80042e4 <_free_r>
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003e2c:	f023 0303 	bic.w	r3, r3, #3
 8003e30:	f1b8 0f02 	cmp.w	r8, #2
 8003e34:	81a3      	strh	r3, [r4, #12]
 8003e36:	d05d      	beq.n	8003ef4 <setvbuf+0x138>
 8003e38:	ab01      	add	r3, sp, #4
 8003e3a:	466a      	mov	r2, sp
 8003e3c:	4621      	mov	r1, r4
 8003e3e:	4630      	mov	r0, r6
 8003e40:	f000 f9e4 	bl	800420c <__swhatbuf_r>
 8003e44:	89a3      	ldrh	r3, [r4, #12]
 8003e46:	4318      	orrs	r0, r3
 8003e48:	81a0      	strh	r0, [r4, #12]
 8003e4a:	bb2d      	cbnz	r5, 8003e98 <setvbuf+0xdc>
 8003e4c:	9d00      	ldr	r5, [sp, #0]
 8003e4e:	4628      	mov	r0, r5
 8003e50:	f000 fa40 	bl	80042d4 <malloc>
 8003e54:	4607      	mov	r7, r0
 8003e56:	2800      	cmp	r0, #0
 8003e58:	d14e      	bne.n	8003ef8 <setvbuf+0x13c>
 8003e5a:	f8dd 9000 	ldr.w	r9, [sp]
 8003e5e:	45a9      	cmp	r9, r5
 8003e60:	d13c      	bne.n	8003edc <setvbuf+0x120>
 8003e62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e66:	89a3      	ldrh	r3, [r4, #12]
 8003e68:	f043 0302 	orr.w	r3, r3, #2
 8003e6c:	81a3      	strh	r3, [r4, #12]
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60a3      	str	r3, [r4, #8]
 8003e72:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003e76:	6023      	str	r3, [r4, #0]
 8003e78:	6123      	str	r3, [r4, #16]
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	6163      	str	r3, [r4, #20]
 8003e7e:	b003      	add	sp, #12
 8003e80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003e84:	4b22      	ldr	r3, [pc, #136]	; (8003f10 <setvbuf+0x154>)
 8003e86:	429c      	cmp	r4, r3
 8003e88:	d101      	bne.n	8003e8e <setvbuf+0xd2>
 8003e8a:	68b4      	ldr	r4, [r6, #8]
 8003e8c:	e7a8      	b.n	8003de0 <setvbuf+0x24>
 8003e8e:	4b21      	ldr	r3, [pc, #132]	; (8003f14 <setvbuf+0x158>)
 8003e90:	429c      	cmp	r4, r3
 8003e92:	bf08      	it	eq
 8003e94:	68f4      	ldreq	r4, [r6, #12]
 8003e96:	e7a3      	b.n	8003de0 <setvbuf+0x24>
 8003e98:	2f00      	cmp	r7, #0
 8003e9a:	d0d8      	beq.n	8003e4e <setvbuf+0x92>
 8003e9c:	69b3      	ldr	r3, [r6, #24]
 8003e9e:	b913      	cbnz	r3, 8003ea6 <setvbuf+0xea>
 8003ea0:	4630      	mov	r0, r6
 8003ea2:	f000 f929 	bl	80040f8 <__sinit>
 8003ea6:	f1b8 0f01 	cmp.w	r8, #1
 8003eaa:	bf08      	it	eq
 8003eac:	89a3      	ldrheq	r3, [r4, #12]
 8003eae:	6027      	str	r7, [r4, #0]
 8003eb0:	bf04      	itt	eq
 8003eb2:	f043 0301 	orreq.w	r3, r3, #1
 8003eb6:	81a3      	strheq	r3, [r4, #12]
 8003eb8:	89a3      	ldrh	r3, [r4, #12]
 8003eba:	f013 0008 	ands.w	r0, r3, #8
 8003ebe:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8003ec2:	d01b      	beq.n	8003efc <setvbuf+0x140>
 8003ec4:	f013 0001 	ands.w	r0, r3, #1
 8003ec8:	bf18      	it	ne
 8003eca:	426d      	negne	r5, r5
 8003ecc:	f04f 0300 	mov.w	r3, #0
 8003ed0:	bf1d      	ittte	ne
 8003ed2:	60a3      	strne	r3, [r4, #8]
 8003ed4:	61a5      	strne	r5, [r4, #24]
 8003ed6:	4618      	movne	r0, r3
 8003ed8:	60a5      	streq	r5, [r4, #8]
 8003eda:	e7d0      	b.n	8003e7e <setvbuf+0xc2>
 8003edc:	4648      	mov	r0, r9
 8003ede:	f000 f9f9 	bl	80042d4 <malloc>
 8003ee2:	4607      	mov	r7, r0
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d0bc      	beq.n	8003e62 <setvbuf+0xa6>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eee:	81a3      	strh	r3, [r4, #12]
 8003ef0:	464d      	mov	r5, r9
 8003ef2:	e7d3      	b.n	8003e9c <setvbuf+0xe0>
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	e7b6      	b.n	8003e66 <setvbuf+0xaa>
 8003ef8:	46a9      	mov	r9, r5
 8003efa:	e7f5      	b.n	8003ee8 <setvbuf+0x12c>
 8003efc:	60a0      	str	r0, [r4, #8]
 8003efe:	e7be      	b.n	8003e7e <setvbuf+0xc2>
 8003f00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f04:	e7bb      	b.n	8003e7e <setvbuf+0xc2>
 8003f06:	bf00      	nop
 8003f08:	2000000c 	.word	0x2000000c
 8003f0c:	08004d50 	.word	0x08004d50
 8003f10:	08004d70 	.word	0x08004d70
 8003f14:	08004d30 	.word	0x08004d30

08003f18 <__sflush_r>:
 8003f18:	898a      	ldrh	r2, [r1, #12]
 8003f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f1e:	4605      	mov	r5, r0
 8003f20:	0710      	lsls	r0, r2, #28
 8003f22:	460c      	mov	r4, r1
 8003f24:	d458      	bmi.n	8003fd8 <__sflush_r+0xc0>
 8003f26:	684b      	ldr	r3, [r1, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	dc05      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	dc02      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f32:	2000      	movs	r0, #0
 8003f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f3a:	2e00      	cmp	r6, #0
 8003f3c:	d0f9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f44:	682f      	ldr	r7, [r5, #0]
 8003f46:	6a21      	ldr	r1, [r4, #32]
 8003f48:	602b      	str	r3, [r5, #0]
 8003f4a:	d032      	beq.n	8003fb2 <__sflush_r+0x9a>
 8003f4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f4e:	89a3      	ldrh	r3, [r4, #12]
 8003f50:	075a      	lsls	r2, r3, #29
 8003f52:	d505      	bpl.n	8003f60 <__sflush_r+0x48>
 8003f54:	6863      	ldr	r3, [r4, #4]
 8003f56:	1ac0      	subs	r0, r0, r3
 8003f58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f5a:	b10b      	cbz	r3, 8003f60 <__sflush_r+0x48>
 8003f5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f5e:	1ac0      	subs	r0, r0, r3
 8003f60:	2300      	movs	r3, #0
 8003f62:	4602      	mov	r2, r0
 8003f64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f66:	6a21      	ldr	r1, [r4, #32]
 8003f68:	4628      	mov	r0, r5
 8003f6a:	47b0      	blx	r6
 8003f6c:	1c43      	adds	r3, r0, #1
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	d106      	bne.n	8003f80 <__sflush_r+0x68>
 8003f72:	6829      	ldr	r1, [r5, #0]
 8003f74:	291d      	cmp	r1, #29
 8003f76:	d848      	bhi.n	800400a <__sflush_r+0xf2>
 8003f78:	4a29      	ldr	r2, [pc, #164]	; (8004020 <__sflush_r+0x108>)
 8003f7a:	40ca      	lsrs	r2, r1
 8003f7c:	07d6      	lsls	r6, r2, #31
 8003f7e:	d544      	bpl.n	800400a <__sflush_r+0xf2>
 8003f80:	2200      	movs	r2, #0
 8003f82:	6062      	str	r2, [r4, #4]
 8003f84:	04d9      	lsls	r1, r3, #19
 8003f86:	6922      	ldr	r2, [r4, #16]
 8003f88:	6022      	str	r2, [r4, #0]
 8003f8a:	d504      	bpl.n	8003f96 <__sflush_r+0x7e>
 8003f8c:	1c42      	adds	r2, r0, #1
 8003f8e:	d101      	bne.n	8003f94 <__sflush_r+0x7c>
 8003f90:	682b      	ldr	r3, [r5, #0]
 8003f92:	b903      	cbnz	r3, 8003f96 <__sflush_r+0x7e>
 8003f94:	6560      	str	r0, [r4, #84]	; 0x54
 8003f96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f98:	602f      	str	r7, [r5, #0]
 8003f9a:	2900      	cmp	r1, #0
 8003f9c:	d0c9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fa2:	4299      	cmp	r1, r3
 8003fa4:	d002      	beq.n	8003fac <__sflush_r+0x94>
 8003fa6:	4628      	mov	r0, r5
 8003fa8:	f000 f99c 	bl	80042e4 <_free_r>
 8003fac:	2000      	movs	r0, #0
 8003fae:	6360      	str	r0, [r4, #52]	; 0x34
 8003fb0:	e7c0      	b.n	8003f34 <__sflush_r+0x1c>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	4628      	mov	r0, r5
 8003fb6:	47b0      	blx	r6
 8003fb8:	1c41      	adds	r1, r0, #1
 8003fba:	d1c8      	bne.n	8003f4e <__sflush_r+0x36>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0c5      	beq.n	8003f4e <__sflush_r+0x36>
 8003fc2:	2b1d      	cmp	r3, #29
 8003fc4:	d001      	beq.n	8003fca <__sflush_r+0xb2>
 8003fc6:	2b16      	cmp	r3, #22
 8003fc8:	d101      	bne.n	8003fce <__sflush_r+0xb6>
 8003fca:	602f      	str	r7, [r5, #0]
 8003fcc:	e7b1      	b.n	8003f32 <__sflush_r+0x1a>
 8003fce:	89a3      	ldrh	r3, [r4, #12]
 8003fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	e7ad      	b.n	8003f34 <__sflush_r+0x1c>
 8003fd8:	690f      	ldr	r7, [r1, #16]
 8003fda:	2f00      	cmp	r7, #0
 8003fdc:	d0a9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003fde:	0793      	lsls	r3, r2, #30
 8003fe0:	680e      	ldr	r6, [r1, #0]
 8003fe2:	bf08      	it	eq
 8003fe4:	694b      	ldreq	r3, [r1, #20]
 8003fe6:	600f      	str	r7, [r1, #0]
 8003fe8:	bf18      	it	ne
 8003fea:	2300      	movne	r3, #0
 8003fec:	eba6 0807 	sub.w	r8, r6, r7
 8003ff0:	608b      	str	r3, [r1, #8]
 8003ff2:	f1b8 0f00 	cmp.w	r8, #0
 8003ff6:	dd9c      	ble.n	8003f32 <__sflush_r+0x1a>
 8003ff8:	4643      	mov	r3, r8
 8003ffa:	463a      	mov	r2, r7
 8003ffc:	6a21      	ldr	r1, [r4, #32]
 8003ffe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004000:	4628      	mov	r0, r5
 8004002:	47b0      	blx	r6
 8004004:	2800      	cmp	r0, #0
 8004006:	dc06      	bgt.n	8004016 <__sflush_r+0xfe>
 8004008:	89a3      	ldrh	r3, [r4, #12]
 800400a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800400e:	81a3      	strh	r3, [r4, #12]
 8004010:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004014:	e78e      	b.n	8003f34 <__sflush_r+0x1c>
 8004016:	4407      	add	r7, r0
 8004018:	eba8 0800 	sub.w	r8, r8, r0
 800401c:	e7e9      	b.n	8003ff2 <__sflush_r+0xda>
 800401e:	bf00      	nop
 8004020:	20400001 	.word	0x20400001

08004024 <_fflush_r>:
 8004024:	b538      	push	{r3, r4, r5, lr}
 8004026:	690b      	ldr	r3, [r1, #16]
 8004028:	4605      	mov	r5, r0
 800402a:	460c      	mov	r4, r1
 800402c:	b1db      	cbz	r3, 8004066 <_fflush_r+0x42>
 800402e:	b118      	cbz	r0, 8004038 <_fflush_r+0x14>
 8004030:	6983      	ldr	r3, [r0, #24]
 8004032:	b90b      	cbnz	r3, 8004038 <_fflush_r+0x14>
 8004034:	f000 f860 	bl	80040f8 <__sinit>
 8004038:	4b0c      	ldr	r3, [pc, #48]	; (800406c <_fflush_r+0x48>)
 800403a:	429c      	cmp	r4, r3
 800403c:	d109      	bne.n	8004052 <_fflush_r+0x2e>
 800403e:	686c      	ldr	r4, [r5, #4]
 8004040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004044:	b17b      	cbz	r3, 8004066 <_fflush_r+0x42>
 8004046:	4621      	mov	r1, r4
 8004048:	4628      	mov	r0, r5
 800404a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800404e:	f7ff bf63 	b.w	8003f18 <__sflush_r>
 8004052:	4b07      	ldr	r3, [pc, #28]	; (8004070 <_fflush_r+0x4c>)
 8004054:	429c      	cmp	r4, r3
 8004056:	d101      	bne.n	800405c <_fflush_r+0x38>
 8004058:	68ac      	ldr	r4, [r5, #8]
 800405a:	e7f1      	b.n	8004040 <_fflush_r+0x1c>
 800405c:	4b05      	ldr	r3, [pc, #20]	; (8004074 <_fflush_r+0x50>)
 800405e:	429c      	cmp	r4, r3
 8004060:	bf08      	it	eq
 8004062:	68ec      	ldreq	r4, [r5, #12]
 8004064:	e7ec      	b.n	8004040 <_fflush_r+0x1c>
 8004066:	2000      	movs	r0, #0
 8004068:	bd38      	pop	{r3, r4, r5, pc}
 800406a:	bf00      	nop
 800406c:	08004d50 	.word	0x08004d50
 8004070:	08004d70 	.word	0x08004d70
 8004074:	08004d30 	.word	0x08004d30

08004078 <std>:
 8004078:	2300      	movs	r3, #0
 800407a:	b510      	push	{r4, lr}
 800407c:	4604      	mov	r4, r0
 800407e:	e9c0 3300 	strd	r3, r3, [r0]
 8004082:	6083      	str	r3, [r0, #8]
 8004084:	8181      	strh	r1, [r0, #12]
 8004086:	6643      	str	r3, [r0, #100]	; 0x64
 8004088:	81c2      	strh	r2, [r0, #14]
 800408a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800408e:	6183      	str	r3, [r0, #24]
 8004090:	4619      	mov	r1, r3
 8004092:	2208      	movs	r2, #8
 8004094:	305c      	adds	r0, #92	; 0x5c
 8004096:	f7ff fe71 	bl	8003d7c <memset>
 800409a:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <std+0x38>)
 800409c:	6263      	str	r3, [r4, #36]	; 0x24
 800409e:	4b05      	ldr	r3, [pc, #20]	; (80040b4 <std+0x3c>)
 80040a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80040a2:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <std+0x40>)
 80040a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040a6:	4b05      	ldr	r3, [pc, #20]	; (80040bc <std+0x44>)
 80040a8:	6224      	str	r4, [r4, #32]
 80040aa:	6323      	str	r3, [r4, #48]	; 0x30
 80040ac:	bd10      	pop	{r4, pc}
 80040ae:	bf00      	nop
 80040b0:	080049e5 	.word	0x080049e5
 80040b4:	08004a07 	.word	0x08004a07
 80040b8:	08004a3f 	.word	0x08004a3f
 80040bc:	08004a63 	.word	0x08004a63

080040c0 <_cleanup_r>:
 80040c0:	4901      	ldr	r1, [pc, #4]	; (80040c8 <_cleanup_r+0x8>)
 80040c2:	f000 b885 	b.w	80041d0 <_fwalk_reent>
 80040c6:	bf00      	nop
 80040c8:	08004025 	.word	0x08004025

080040cc <__sfmoreglue>:
 80040cc:	b570      	push	{r4, r5, r6, lr}
 80040ce:	1e4a      	subs	r2, r1, #1
 80040d0:	2568      	movs	r5, #104	; 0x68
 80040d2:	4355      	muls	r5, r2
 80040d4:	460e      	mov	r6, r1
 80040d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80040da:	f000 f951 	bl	8004380 <_malloc_r>
 80040de:	4604      	mov	r4, r0
 80040e0:	b140      	cbz	r0, 80040f4 <__sfmoreglue+0x28>
 80040e2:	2100      	movs	r1, #0
 80040e4:	e9c0 1600 	strd	r1, r6, [r0]
 80040e8:	300c      	adds	r0, #12
 80040ea:	60a0      	str	r0, [r4, #8]
 80040ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80040f0:	f7ff fe44 	bl	8003d7c <memset>
 80040f4:	4620      	mov	r0, r4
 80040f6:	bd70      	pop	{r4, r5, r6, pc}

080040f8 <__sinit>:
 80040f8:	6983      	ldr	r3, [r0, #24]
 80040fa:	b510      	push	{r4, lr}
 80040fc:	4604      	mov	r4, r0
 80040fe:	bb33      	cbnz	r3, 800414e <__sinit+0x56>
 8004100:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004104:	6503      	str	r3, [r0, #80]	; 0x50
 8004106:	4b12      	ldr	r3, [pc, #72]	; (8004150 <__sinit+0x58>)
 8004108:	4a12      	ldr	r2, [pc, #72]	; (8004154 <__sinit+0x5c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6282      	str	r2, [r0, #40]	; 0x28
 800410e:	4298      	cmp	r0, r3
 8004110:	bf04      	itt	eq
 8004112:	2301      	moveq	r3, #1
 8004114:	6183      	streq	r3, [r0, #24]
 8004116:	f000 f81f 	bl	8004158 <__sfp>
 800411a:	6060      	str	r0, [r4, #4]
 800411c:	4620      	mov	r0, r4
 800411e:	f000 f81b 	bl	8004158 <__sfp>
 8004122:	60a0      	str	r0, [r4, #8]
 8004124:	4620      	mov	r0, r4
 8004126:	f000 f817 	bl	8004158 <__sfp>
 800412a:	2200      	movs	r2, #0
 800412c:	60e0      	str	r0, [r4, #12]
 800412e:	2104      	movs	r1, #4
 8004130:	6860      	ldr	r0, [r4, #4]
 8004132:	f7ff ffa1 	bl	8004078 <std>
 8004136:	2201      	movs	r2, #1
 8004138:	2109      	movs	r1, #9
 800413a:	68a0      	ldr	r0, [r4, #8]
 800413c:	f7ff ff9c 	bl	8004078 <std>
 8004140:	2202      	movs	r2, #2
 8004142:	2112      	movs	r1, #18
 8004144:	68e0      	ldr	r0, [r4, #12]
 8004146:	f7ff ff97 	bl	8004078 <std>
 800414a:	2301      	movs	r3, #1
 800414c:	61a3      	str	r3, [r4, #24]
 800414e:	bd10      	pop	{r4, pc}
 8004150:	08004d2c 	.word	0x08004d2c
 8004154:	080040c1 	.word	0x080040c1

08004158 <__sfp>:
 8004158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800415a:	4b1b      	ldr	r3, [pc, #108]	; (80041c8 <__sfp+0x70>)
 800415c:	681e      	ldr	r6, [r3, #0]
 800415e:	69b3      	ldr	r3, [r6, #24]
 8004160:	4607      	mov	r7, r0
 8004162:	b913      	cbnz	r3, 800416a <__sfp+0x12>
 8004164:	4630      	mov	r0, r6
 8004166:	f7ff ffc7 	bl	80040f8 <__sinit>
 800416a:	3648      	adds	r6, #72	; 0x48
 800416c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004170:	3b01      	subs	r3, #1
 8004172:	d503      	bpl.n	800417c <__sfp+0x24>
 8004174:	6833      	ldr	r3, [r6, #0]
 8004176:	b133      	cbz	r3, 8004186 <__sfp+0x2e>
 8004178:	6836      	ldr	r6, [r6, #0]
 800417a:	e7f7      	b.n	800416c <__sfp+0x14>
 800417c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004180:	b16d      	cbz	r5, 800419e <__sfp+0x46>
 8004182:	3468      	adds	r4, #104	; 0x68
 8004184:	e7f4      	b.n	8004170 <__sfp+0x18>
 8004186:	2104      	movs	r1, #4
 8004188:	4638      	mov	r0, r7
 800418a:	f7ff ff9f 	bl	80040cc <__sfmoreglue>
 800418e:	6030      	str	r0, [r6, #0]
 8004190:	2800      	cmp	r0, #0
 8004192:	d1f1      	bne.n	8004178 <__sfp+0x20>
 8004194:	230c      	movs	r3, #12
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	4604      	mov	r4, r0
 800419a:	4620      	mov	r0, r4
 800419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800419e:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <__sfp+0x74>)
 80041a0:	6665      	str	r5, [r4, #100]	; 0x64
 80041a2:	e9c4 5500 	strd	r5, r5, [r4]
 80041a6:	60a5      	str	r5, [r4, #8]
 80041a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80041ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80041b0:	2208      	movs	r2, #8
 80041b2:	4629      	mov	r1, r5
 80041b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80041b8:	f7ff fde0 	bl	8003d7c <memset>
 80041bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80041c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80041c4:	e7e9      	b.n	800419a <__sfp+0x42>
 80041c6:	bf00      	nop
 80041c8:	08004d2c 	.word	0x08004d2c
 80041cc:	ffff0001 	.word	0xffff0001

080041d0 <_fwalk_reent>:
 80041d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041d4:	4680      	mov	r8, r0
 80041d6:	4689      	mov	r9, r1
 80041d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80041dc:	2600      	movs	r6, #0
 80041de:	b914      	cbnz	r4, 80041e6 <_fwalk_reent+0x16>
 80041e0:	4630      	mov	r0, r6
 80041e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80041ea:	3f01      	subs	r7, #1
 80041ec:	d501      	bpl.n	80041f2 <_fwalk_reent+0x22>
 80041ee:	6824      	ldr	r4, [r4, #0]
 80041f0:	e7f5      	b.n	80041de <_fwalk_reent+0xe>
 80041f2:	89ab      	ldrh	r3, [r5, #12]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d907      	bls.n	8004208 <_fwalk_reent+0x38>
 80041f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041fc:	3301      	adds	r3, #1
 80041fe:	d003      	beq.n	8004208 <_fwalk_reent+0x38>
 8004200:	4629      	mov	r1, r5
 8004202:	4640      	mov	r0, r8
 8004204:	47c8      	blx	r9
 8004206:	4306      	orrs	r6, r0
 8004208:	3568      	adds	r5, #104	; 0x68
 800420a:	e7ee      	b.n	80041ea <_fwalk_reent+0x1a>

0800420c <__swhatbuf_r>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	460e      	mov	r6, r1
 8004210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004214:	2900      	cmp	r1, #0
 8004216:	b096      	sub	sp, #88	; 0x58
 8004218:	4614      	mov	r4, r2
 800421a:	461d      	mov	r5, r3
 800421c:	da07      	bge.n	800422e <__swhatbuf_r+0x22>
 800421e:	2300      	movs	r3, #0
 8004220:	602b      	str	r3, [r5, #0]
 8004222:	89b3      	ldrh	r3, [r6, #12]
 8004224:	061a      	lsls	r2, r3, #24
 8004226:	d410      	bmi.n	800424a <__swhatbuf_r+0x3e>
 8004228:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800422c:	e00e      	b.n	800424c <__swhatbuf_r+0x40>
 800422e:	466a      	mov	r2, sp
 8004230:	f000 fcfe 	bl	8004c30 <_fstat_r>
 8004234:	2800      	cmp	r0, #0
 8004236:	dbf2      	blt.n	800421e <__swhatbuf_r+0x12>
 8004238:	9a01      	ldr	r2, [sp, #4]
 800423a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800423e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004242:	425a      	negs	r2, r3
 8004244:	415a      	adcs	r2, r3
 8004246:	602a      	str	r2, [r5, #0]
 8004248:	e7ee      	b.n	8004228 <__swhatbuf_r+0x1c>
 800424a:	2340      	movs	r3, #64	; 0x40
 800424c:	2000      	movs	r0, #0
 800424e:	6023      	str	r3, [r4, #0]
 8004250:	b016      	add	sp, #88	; 0x58
 8004252:	bd70      	pop	{r4, r5, r6, pc}

08004254 <__smakebuf_r>:
 8004254:	898b      	ldrh	r3, [r1, #12]
 8004256:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004258:	079d      	lsls	r5, r3, #30
 800425a:	4606      	mov	r6, r0
 800425c:	460c      	mov	r4, r1
 800425e:	d507      	bpl.n	8004270 <__smakebuf_r+0x1c>
 8004260:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004264:	6023      	str	r3, [r4, #0]
 8004266:	6123      	str	r3, [r4, #16]
 8004268:	2301      	movs	r3, #1
 800426a:	6163      	str	r3, [r4, #20]
 800426c:	b002      	add	sp, #8
 800426e:	bd70      	pop	{r4, r5, r6, pc}
 8004270:	ab01      	add	r3, sp, #4
 8004272:	466a      	mov	r2, sp
 8004274:	f7ff ffca 	bl	800420c <__swhatbuf_r>
 8004278:	9900      	ldr	r1, [sp, #0]
 800427a:	4605      	mov	r5, r0
 800427c:	4630      	mov	r0, r6
 800427e:	f000 f87f 	bl	8004380 <_malloc_r>
 8004282:	b948      	cbnz	r0, 8004298 <__smakebuf_r+0x44>
 8004284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004288:	059a      	lsls	r2, r3, #22
 800428a:	d4ef      	bmi.n	800426c <__smakebuf_r+0x18>
 800428c:	f023 0303 	bic.w	r3, r3, #3
 8004290:	f043 0302 	orr.w	r3, r3, #2
 8004294:	81a3      	strh	r3, [r4, #12]
 8004296:	e7e3      	b.n	8004260 <__smakebuf_r+0xc>
 8004298:	4b0d      	ldr	r3, [pc, #52]	; (80042d0 <__smakebuf_r+0x7c>)
 800429a:	62b3      	str	r3, [r6, #40]	; 0x28
 800429c:	89a3      	ldrh	r3, [r4, #12]
 800429e:	6020      	str	r0, [r4, #0]
 80042a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042a4:	81a3      	strh	r3, [r4, #12]
 80042a6:	9b00      	ldr	r3, [sp, #0]
 80042a8:	6163      	str	r3, [r4, #20]
 80042aa:	9b01      	ldr	r3, [sp, #4]
 80042ac:	6120      	str	r0, [r4, #16]
 80042ae:	b15b      	cbz	r3, 80042c8 <__smakebuf_r+0x74>
 80042b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042b4:	4630      	mov	r0, r6
 80042b6:	f000 fccd 	bl	8004c54 <_isatty_r>
 80042ba:	b128      	cbz	r0, 80042c8 <__smakebuf_r+0x74>
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	f023 0303 	bic.w	r3, r3, #3
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	81a3      	strh	r3, [r4, #12]
 80042c8:	89a3      	ldrh	r3, [r4, #12]
 80042ca:	431d      	orrs	r5, r3
 80042cc:	81a5      	strh	r5, [r4, #12]
 80042ce:	e7cd      	b.n	800426c <__smakebuf_r+0x18>
 80042d0:	080040c1 	.word	0x080040c1

080042d4 <malloc>:
 80042d4:	4b02      	ldr	r3, [pc, #8]	; (80042e0 <malloc+0xc>)
 80042d6:	4601      	mov	r1, r0
 80042d8:	6818      	ldr	r0, [r3, #0]
 80042da:	f000 b851 	b.w	8004380 <_malloc_r>
 80042de:	bf00      	nop
 80042e0:	2000000c 	.word	0x2000000c

080042e4 <_free_r>:
 80042e4:	b538      	push	{r3, r4, r5, lr}
 80042e6:	4605      	mov	r5, r0
 80042e8:	2900      	cmp	r1, #0
 80042ea:	d045      	beq.n	8004378 <_free_r+0x94>
 80042ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042f0:	1f0c      	subs	r4, r1, #4
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	bfb8      	it	lt
 80042f6:	18e4      	addlt	r4, r4, r3
 80042f8:	f000 fcce 	bl	8004c98 <__malloc_lock>
 80042fc:	4a1f      	ldr	r2, [pc, #124]	; (800437c <_free_r+0x98>)
 80042fe:	6813      	ldr	r3, [r2, #0]
 8004300:	4610      	mov	r0, r2
 8004302:	b933      	cbnz	r3, 8004312 <_free_r+0x2e>
 8004304:	6063      	str	r3, [r4, #4]
 8004306:	6014      	str	r4, [r2, #0]
 8004308:	4628      	mov	r0, r5
 800430a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800430e:	f000 bcc4 	b.w	8004c9a <__malloc_unlock>
 8004312:	42a3      	cmp	r3, r4
 8004314:	d90c      	bls.n	8004330 <_free_r+0x4c>
 8004316:	6821      	ldr	r1, [r4, #0]
 8004318:	1862      	adds	r2, r4, r1
 800431a:	4293      	cmp	r3, r2
 800431c:	bf04      	itt	eq
 800431e:	681a      	ldreq	r2, [r3, #0]
 8004320:	685b      	ldreq	r3, [r3, #4]
 8004322:	6063      	str	r3, [r4, #4]
 8004324:	bf04      	itt	eq
 8004326:	1852      	addeq	r2, r2, r1
 8004328:	6022      	streq	r2, [r4, #0]
 800432a:	6004      	str	r4, [r0, #0]
 800432c:	e7ec      	b.n	8004308 <_free_r+0x24>
 800432e:	4613      	mov	r3, r2
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	b10a      	cbz	r2, 8004338 <_free_r+0x54>
 8004334:	42a2      	cmp	r2, r4
 8004336:	d9fa      	bls.n	800432e <_free_r+0x4a>
 8004338:	6819      	ldr	r1, [r3, #0]
 800433a:	1858      	adds	r0, r3, r1
 800433c:	42a0      	cmp	r0, r4
 800433e:	d10b      	bne.n	8004358 <_free_r+0x74>
 8004340:	6820      	ldr	r0, [r4, #0]
 8004342:	4401      	add	r1, r0
 8004344:	1858      	adds	r0, r3, r1
 8004346:	4282      	cmp	r2, r0
 8004348:	6019      	str	r1, [r3, #0]
 800434a:	d1dd      	bne.n	8004308 <_free_r+0x24>
 800434c:	6810      	ldr	r0, [r2, #0]
 800434e:	6852      	ldr	r2, [r2, #4]
 8004350:	605a      	str	r2, [r3, #4]
 8004352:	4401      	add	r1, r0
 8004354:	6019      	str	r1, [r3, #0]
 8004356:	e7d7      	b.n	8004308 <_free_r+0x24>
 8004358:	d902      	bls.n	8004360 <_free_r+0x7c>
 800435a:	230c      	movs	r3, #12
 800435c:	602b      	str	r3, [r5, #0]
 800435e:	e7d3      	b.n	8004308 <_free_r+0x24>
 8004360:	6820      	ldr	r0, [r4, #0]
 8004362:	1821      	adds	r1, r4, r0
 8004364:	428a      	cmp	r2, r1
 8004366:	bf04      	itt	eq
 8004368:	6811      	ldreq	r1, [r2, #0]
 800436a:	6852      	ldreq	r2, [r2, #4]
 800436c:	6062      	str	r2, [r4, #4]
 800436e:	bf04      	itt	eq
 8004370:	1809      	addeq	r1, r1, r0
 8004372:	6021      	streq	r1, [r4, #0]
 8004374:	605c      	str	r4, [r3, #4]
 8004376:	e7c7      	b.n	8004308 <_free_r+0x24>
 8004378:	bd38      	pop	{r3, r4, r5, pc}
 800437a:	bf00      	nop
 800437c:	20000094 	.word	0x20000094

08004380 <_malloc_r>:
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	1ccd      	adds	r5, r1, #3
 8004384:	f025 0503 	bic.w	r5, r5, #3
 8004388:	3508      	adds	r5, #8
 800438a:	2d0c      	cmp	r5, #12
 800438c:	bf38      	it	cc
 800438e:	250c      	movcc	r5, #12
 8004390:	2d00      	cmp	r5, #0
 8004392:	4606      	mov	r6, r0
 8004394:	db01      	blt.n	800439a <_malloc_r+0x1a>
 8004396:	42a9      	cmp	r1, r5
 8004398:	d903      	bls.n	80043a2 <_malloc_r+0x22>
 800439a:	230c      	movs	r3, #12
 800439c:	6033      	str	r3, [r6, #0]
 800439e:	2000      	movs	r0, #0
 80043a0:	bd70      	pop	{r4, r5, r6, pc}
 80043a2:	f000 fc79 	bl	8004c98 <__malloc_lock>
 80043a6:	4a21      	ldr	r2, [pc, #132]	; (800442c <_malloc_r+0xac>)
 80043a8:	6814      	ldr	r4, [r2, #0]
 80043aa:	4621      	mov	r1, r4
 80043ac:	b991      	cbnz	r1, 80043d4 <_malloc_r+0x54>
 80043ae:	4c20      	ldr	r4, [pc, #128]	; (8004430 <_malloc_r+0xb0>)
 80043b0:	6823      	ldr	r3, [r4, #0]
 80043b2:	b91b      	cbnz	r3, 80043bc <_malloc_r+0x3c>
 80043b4:	4630      	mov	r0, r6
 80043b6:	f000 fb05 	bl	80049c4 <_sbrk_r>
 80043ba:	6020      	str	r0, [r4, #0]
 80043bc:	4629      	mov	r1, r5
 80043be:	4630      	mov	r0, r6
 80043c0:	f000 fb00 	bl	80049c4 <_sbrk_r>
 80043c4:	1c43      	adds	r3, r0, #1
 80043c6:	d124      	bne.n	8004412 <_malloc_r+0x92>
 80043c8:	230c      	movs	r3, #12
 80043ca:	6033      	str	r3, [r6, #0]
 80043cc:	4630      	mov	r0, r6
 80043ce:	f000 fc64 	bl	8004c9a <__malloc_unlock>
 80043d2:	e7e4      	b.n	800439e <_malloc_r+0x1e>
 80043d4:	680b      	ldr	r3, [r1, #0]
 80043d6:	1b5b      	subs	r3, r3, r5
 80043d8:	d418      	bmi.n	800440c <_malloc_r+0x8c>
 80043da:	2b0b      	cmp	r3, #11
 80043dc:	d90f      	bls.n	80043fe <_malloc_r+0x7e>
 80043de:	600b      	str	r3, [r1, #0]
 80043e0:	50cd      	str	r5, [r1, r3]
 80043e2:	18cc      	adds	r4, r1, r3
 80043e4:	4630      	mov	r0, r6
 80043e6:	f000 fc58 	bl	8004c9a <__malloc_unlock>
 80043ea:	f104 000b 	add.w	r0, r4, #11
 80043ee:	1d23      	adds	r3, r4, #4
 80043f0:	f020 0007 	bic.w	r0, r0, #7
 80043f4:	1ac3      	subs	r3, r0, r3
 80043f6:	d0d3      	beq.n	80043a0 <_malloc_r+0x20>
 80043f8:	425a      	negs	r2, r3
 80043fa:	50e2      	str	r2, [r4, r3]
 80043fc:	e7d0      	b.n	80043a0 <_malloc_r+0x20>
 80043fe:	428c      	cmp	r4, r1
 8004400:	684b      	ldr	r3, [r1, #4]
 8004402:	bf16      	itet	ne
 8004404:	6063      	strne	r3, [r4, #4]
 8004406:	6013      	streq	r3, [r2, #0]
 8004408:	460c      	movne	r4, r1
 800440a:	e7eb      	b.n	80043e4 <_malloc_r+0x64>
 800440c:	460c      	mov	r4, r1
 800440e:	6849      	ldr	r1, [r1, #4]
 8004410:	e7cc      	b.n	80043ac <_malloc_r+0x2c>
 8004412:	1cc4      	adds	r4, r0, #3
 8004414:	f024 0403 	bic.w	r4, r4, #3
 8004418:	42a0      	cmp	r0, r4
 800441a:	d005      	beq.n	8004428 <_malloc_r+0xa8>
 800441c:	1a21      	subs	r1, r4, r0
 800441e:	4630      	mov	r0, r6
 8004420:	f000 fad0 	bl	80049c4 <_sbrk_r>
 8004424:	3001      	adds	r0, #1
 8004426:	d0cf      	beq.n	80043c8 <_malloc_r+0x48>
 8004428:	6025      	str	r5, [r4, #0]
 800442a:	e7db      	b.n	80043e4 <_malloc_r+0x64>
 800442c:	20000094 	.word	0x20000094
 8004430:	20000098 	.word	0x20000098

08004434 <__sfputc_r>:
 8004434:	6893      	ldr	r3, [r2, #8]
 8004436:	3b01      	subs	r3, #1
 8004438:	2b00      	cmp	r3, #0
 800443a:	b410      	push	{r4}
 800443c:	6093      	str	r3, [r2, #8]
 800443e:	da08      	bge.n	8004452 <__sfputc_r+0x1e>
 8004440:	6994      	ldr	r4, [r2, #24]
 8004442:	42a3      	cmp	r3, r4
 8004444:	db01      	blt.n	800444a <__sfputc_r+0x16>
 8004446:	290a      	cmp	r1, #10
 8004448:	d103      	bne.n	8004452 <__sfputc_r+0x1e>
 800444a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800444e:	f000 bb0d 	b.w	8004a6c <__swbuf_r>
 8004452:	6813      	ldr	r3, [r2, #0]
 8004454:	1c58      	adds	r0, r3, #1
 8004456:	6010      	str	r0, [r2, #0]
 8004458:	7019      	strb	r1, [r3, #0]
 800445a:	4608      	mov	r0, r1
 800445c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004460:	4770      	bx	lr

08004462 <__sfputs_r>:
 8004462:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004464:	4606      	mov	r6, r0
 8004466:	460f      	mov	r7, r1
 8004468:	4614      	mov	r4, r2
 800446a:	18d5      	adds	r5, r2, r3
 800446c:	42ac      	cmp	r4, r5
 800446e:	d101      	bne.n	8004474 <__sfputs_r+0x12>
 8004470:	2000      	movs	r0, #0
 8004472:	e007      	b.n	8004484 <__sfputs_r+0x22>
 8004474:	463a      	mov	r2, r7
 8004476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800447a:	4630      	mov	r0, r6
 800447c:	f7ff ffda 	bl	8004434 <__sfputc_r>
 8004480:	1c43      	adds	r3, r0, #1
 8004482:	d1f3      	bne.n	800446c <__sfputs_r+0xa>
 8004484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004488 <_vfiprintf_r>:
 8004488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800448c:	460c      	mov	r4, r1
 800448e:	b09d      	sub	sp, #116	; 0x74
 8004490:	4617      	mov	r7, r2
 8004492:	461d      	mov	r5, r3
 8004494:	4606      	mov	r6, r0
 8004496:	b118      	cbz	r0, 80044a0 <_vfiprintf_r+0x18>
 8004498:	6983      	ldr	r3, [r0, #24]
 800449a:	b90b      	cbnz	r3, 80044a0 <_vfiprintf_r+0x18>
 800449c:	f7ff fe2c 	bl	80040f8 <__sinit>
 80044a0:	4b7c      	ldr	r3, [pc, #496]	; (8004694 <_vfiprintf_r+0x20c>)
 80044a2:	429c      	cmp	r4, r3
 80044a4:	d158      	bne.n	8004558 <_vfiprintf_r+0xd0>
 80044a6:	6874      	ldr	r4, [r6, #4]
 80044a8:	89a3      	ldrh	r3, [r4, #12]
 80044aa:	0718      	lsls	r0, r3, #28
 80044ac:	d55e      	bpl.n	800456c <_vfiprintf_r+0xe4>
 80044ae:	6923      	ldr	r3, [r4, #16]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d05b      	beq.n	800456c <_vfiprintf_r+0xe4>
 80044b4:	2300      	movs	r3, #0
 80044b6:	9309      	str	r3, [sp, #36]	; 0x24
 80044b8:	2320      	movs	r3, #32
 80044ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80044be:	2330      	movs	r3, #48	; 0x30
 80044c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80044c4:	9503      	str	r5, [sp, #12]
 80044c6:	f04f 0b01 	mov.w	fp, #1
 80044ca:	46b8      	mov	r8, r7
 80044cc:	4645      	mov	r5, r8
 80044ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80044d2:	b10b      	cbz	r3, 80044d8 <_vfiprintf_r+0x50>
 80044d4:	2b25      	cmp	r3, #37	; 0x25
 80044d6:	d154      	bne.n	8004582 <_vfiprintf_r+0xfa>
 80044d8:	ebb8 0a07 	subs.w	sl, r8, r7
 80044dc:	d00b      	beq.n	80044f6 <_vfiprintf_r+0x6e>
 80044de:	4653      	mov	r3, sl
 80044e0:	463a      	mov	r2, r7
 80044e2:	4621      	mov	r1, r4
 80044e4:	4630      	mov	r0, r6
 80044e6:	f7ff ffbc 	bl	8004462 <__sfputs_r>
 80044ea:	3001      	adds	r0, #1
 80044ec:	f000 80c2 	beq.w	8004674 <_vfiprintf_r+0x1ec>
 80044f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f2:	4453      	add	r3, sl
 80044f4:	9309      	str	r3, [sp, #36]	; 0x24
 80044f6:	f898 3000 	ldrb.w	r3, [r8]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	f000 80ba 	beq.w	8004674 <_vfiprintf_r+0x1ec>
 8004500:	2300      	movs	r3, #0
 8004502:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004506:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800450a:	9304      	str	r3, [sp, #16]
 800450c:	9307      	str	r3, [sp, #28]
 800450e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004512:	931a      	str	r3, [sp, #104]	; 0x68
 8004514:	46a8      	mov	r8, r5
 8004516:	2205      	movs	r2, #5
 8004518:	f818 1b01 	ldrb.w	r1, [r8], #1
 800451c:	485e      	ldr	r0, [pc, #376]	; (8004698 <_vfiprintf_r+0x210>)
 800451e:	f7fb fe57 	bl	80001d0 <memchr>
 8004522:	9b04      	ldr	r3, [sp, #16]
 8004524:	bb78      	cbnz	r0, 8004586 <_vfiprintf_r+0xfe>
 8004526:	06d9      	lsls	r1, r3, #27
 8004528:	bf44      	itt	mi
 800452a:	2220      	movmi	r2, #32
 800452c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004530:	071a      	lsls	r2, r3, #28
 8004532:	bf44      	itt	mi
 8004534:	222b      	movmi	r2, #43	; 0x2b
 8004536:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800453a:	782a      	ldrb	r2, [r5, #0]
 800453c:	2a2a      	cmp	r2, #42	; 0x2a
 800453e:	d02a      	beq.n	8004596 <_vfiprintf_r+0x10e>
 8004540:	9a07      	ldr	r2, [sp, #28]
 8004542:	46a8      	mov	r8, r5
 8004544:	2000      	movs	r0, #0
 8004546:	250a      	movs	r5, #10
 8004548:	4641      	mov	r1, r8
 800454a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800454e:	3b30      	subs	r3, #48	; 0x30
 8004550:	2b09      	cmp	r3, #9
 8004552:	d969      	bls.n	8004628 <_vfiprintf_r+0x1a0>
 8004554:	b360      	cbz	r0, 80045b0 <_vfiprintf_r+0x128>
 8004556:	e024      	b.n	80045a2 <_vfiprintf_r+0x11a>
 8004558:	4b50      	ldr	r3, [pc, #320]	; (800469c <_vfiprintf_r+0x214>)
 800455a:	429c      	cmp	r4, r3
 800455c:	d101      	bne.n	8004562 <_vfiprintf_r+0xda>
 800455e:	68b4      	ldr	r4, [r6, #8]
 8004560:	e7a2      	b.n	80044a8 <_vfiprintf_r+0x20>
 8004562:	4b4f      	ldr	r3, [pc, #316]	; (80046a0 <_vfiprintf_r+0x218>)
 8004564:	429c      	cmp	r4, r3
 8004566:	bf08      	it	eq
 8004568:	68f4      	ldreq	r4, [r6, #12]
 800456a:	e79d      	b.n	80044a8 <_vfiprintf_r+0x20>
 800456c:	4621      	mov	r1, r4
 800456e:	4630      	mov	r0, r6
 8004570:	f000 fae0 	bl	8004b34 <__swsetup_r>
 8004574:	2800      	cmp	r0, #0
 8004576:	d09d      	beq.n	80044b4 <_vfiprintf_r+0x2c>
 8004578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800457c:	b01d      	add	sp, #116	; 0x74
 800457e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004582:	46a8      	mov	r8, r5
 8004584:	e7a2      	b.n	80044cc <_vfiprintf_r+0x44>
 8004586:	4a44      	ldr	r2, [pc, #272]	; (8004698 <_vfiprintf_r+0x210>)
 8004588:	1a80      	subs	r0, r0, r2
 800458a:	fa0b f000 	lsl.w	r0, fp, r0
 800458e:	4318      	orrs	r0, r3
 8004590:	9004      	str	r0, [sp, #16]
 8004592:	4645      	mov	r5, r8
 8004594:	e7be      	b.n	8004514 <_vfiprintf_r+0x8c>
 8004596:	9a03      	ldr	r2, [sp, #12]
 8004598:	1d11      	adds	r1, r2, #4
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	9103      	str	r1, [sp, #12]
 800459e:	2a00      	cmp	r2, #0
 80045a0:	db01      	blt.n	80045a6 <_vfiprintf_r+0x11e>
 80045a2:	9207      	str	r2, [sp, #28]
 80045a4:	e004      	b.n	80045b0 <_vfiprintf_r+0x128>
 80045a6:	4252      	negs	r2, r2
 80045a8:	f043 0302 	orr.w	r3, r3, #2
 80045ac:	9207      	str	r2, [sp, #28]
 80045ae:	9304      	str	r3, [sp, #16]
 80045b0:	f898 3000 	ldrb.w	r3, [r8]
 80045b4:	2b2e      	cmp	r3, #46	; 0x2e
 80045b6:	d10e      	bne.n	80045d6 <_vfiprintf_r+0x14e>
 80045b8:	f898 3001 	ldrb.w	r3, [r8, #1]
 80045bc:	2b2a      	cmp	r3, #42	; 0x2a
 80045be:	d138      	bne.n	8004632 <_vfiprintf_r+0x1aa>
 80045c0:	9b03      	ldr	r3, [sp, #12]
 80045c2:	1d1a      	adds	r2, r3, #4
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	9203      	str	r2, [sp, #12]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	bfb8      	it	lt
 80045cc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80045d0:	f108 0802 	add.w	r8, r8, #2
 80045d4:	9305      	str	r3, [sp, #20]
 80045d6:	4d33      	ldr	r5, [pc, #204]	; (80046a4 <_vfiprintf_r+0x21c>)
 80045d8:	f898 1000 	ldrb.w	r1, [r8]
 80045dc:	2203      	movs	r2, #3
 80045de:	4628      	mov	r0, r5
 80045e0:	f7fb fdf6 	bl	80001d0 <memchr>
 80045e4:	b140      	cbz	r0, 80045f8 <_vfiprintf_r+0x170>
 80045e6:	2340      	movs	r3, #64	; 0x40
 80045e8:	1b40      	subs	r0, r0, r5
 80045ea:	fa03 f000 	lsl.w	r0, r3, r0
 80045ee:	9b04      	ldr	r3, [sp, #16]
 80045f0:	4303      	orrs	r3, r0
 80045f2:	f108 0801 	add.w	r8, r8, #1
 80045f6:	9304      	str	r3, [sp, #16]
 80045f8:	f898 1000 	ldrb.w	r1, [r8]
 80045fc:	482a      	ldr	r0, [pc, #168]	; (80046a8 <_vfiprintf_r+0x220>)
 80045fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004602:	2206      	movs	r2, #6
 8004604:	f108 0701 	add.w	r7, r8, #1
 8004608:	f7fb fde2 	bl	80001d0 <memchr>
 800460c:	2800      	cmp	r0, #0
 800460e:	d037      	beq.n	8004680 <_vfiprintf_r+0x1f8>
 8004610:	4b26      	ldr	r3, [pc, #152]	; (80046ac <_vfiprintf_r+0x224>)
 8004612:	bb1b      	cbnz	r3, 800465c <_vfiprintf_r+0x1d4>
 8004614:	9b03      	ldr	r3, [sp, #12]
 8004616:	3307      	adds	r3, #7
 8004618:	f023 0307 	bic.w	r3, r3, #7
 800461c:	3308      	adds	r3, #8
 800461e:	9303      	str	r3, [sp, #12]
 8004620:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004622:	444b      	add	r3, r9
 8004624:	9309      	str	r3, [sp, #36]	; 0x24
 8004626:	e750      	b.n	80044ca <_vfiprintf_r+0x42>
 8004628:	fb05 3202 	mla	r2, r5, r2, r3
 800462c:	2001      	movs	r0, #1
 800462e:	4688      	mov	r8, r1
 8004630:	e78a      	b.n	8004548 <_vfiprintf_r+0xc0>
 8004632:	2300      	movs	r3, #0
 8004634:	f108 0801 	add.w	r8, r8, #1
 8004638:	9305      	str	r3, [sp, #20]
 800463a:	4619      	mov	r1, r3
 800463c:	250a      	movs	r5, #10
 800463e:	4640      	mov	r0, r8
 8004640:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004644:	3a30      	subs	r2, #48	; 0x30
 8004646:	2a09      	cmp	r2, #9
 8004648:	d903      	bls.n	8004652 <_vfiprintf_r+0x1ca>
 800464a:	2b00      	cmp	r3, #0
 800464c:	d0c3      	beq.n	80045d6 <_vfiprintf_r+0x14e>
 800464e:	9105      	str	r1, [sp, #20]
 8004650:	e7c1      	b.n	80045d6 <_vfiprintf_r+0x14e>
 8004652:	fb05 2101 	mla	r1, r5, r1, r2
 8004656:	2301      	movs	r3, #1
 8004658:	4680      	mov	r8, r0
 800465a:	e7f0      	b.n	800463e <_vfiprintf_r+0x1b6>
 800465c:	ab03      	add	r3, sp, #12
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	4622      	mov	r2, r4
 8004662:	4b13      	ldr	r3, [pc, #76]	; (80046b0 <_vfiprintf_r+0x228>)
 8004664:	a904      	add	r1, sp, #16
 8004666:	4630      	mov	r0, r6
 8004668:	f3af 8000 	nop.w
 800466c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004670:	4681      	mov	r9, r0
 8004672:	d1d5      	bne.n	8004620 <_vfiprintf_r+0x198>
 8004674:	89a3      	ldrh	r3, [r4, #12]
 8004676:	065b      	lsls	r3, r3, #25
 8004678:	f53f af7e 	bmi.w	8004578 <_vfiprintf_r+0xf0>
 800467c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800467e:	e77d      	b.n	800457c <_vfiprintf_r+0xf4>
 8004680:	ab03      	add	r3, sp, #12
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	4622      	mov	r2, r4
 8004686:	4b0a      	ldr	r3, [pc, #40]	; (80046b0 <_vfiprintf_r+0x228>)
 8004688:	a904      	add	r1, sp, #16
 800468a:	4630      	mov	r0, r6
 800468c:	f000 f888 	bl	80047a0 <_printf_i>
 8004690:	e7ec      	b.n	800466c <_vfiprintf_r+0x1e4>
 8004692:	bf00      	nop
 8004694:	08004d50 	.word	0x08004d50
 8004698:	08004d90 	.word	0x08004d90
 800469c:	08004d70 	.word	0x08004d70
 80046a0:	08004d30 	.word	0x08004d30
 80046a4:	08004d96 	.word	0x08004d96
 80046a8:	08004d9a 	.word	0x08004d9a
 80046ac:	00000000 	.word	0x00000000
 80046b0:	08004463 	.word	0x08004463

080046b4 <_printf_common>:
 80046b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b8:	4691      	mov	r9, r2
 80046ba:	461f      	mov	r7, r3
 80046bc:	688a      	ldr	r2, [r1, #8]
 80046be:	690b      	ldr	r3, [r1, #16]
 80046c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046c4:	4293      	cmp	r3, r2
 80046c6:	bfb8      	it	lt
 80046c8:	4613      	movlt	r3, r2
 80046ca:	f8c9 3000 	str.w	r3, [r9]
 80046ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046d2:	4606      	mov	r6, r0
 80046d4:	460c      	mov	r4, r1
 80046d6:	b112      	cbz	r2, 80046de <_printf_common+0x2a>
 80046d8:	3301      	adds	r3, #1
 80046da:	f8c9 3000 	str.w	r3, [r9]
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	0699      	lsls	r1, r3, #26
 80046e2:	bf42      	ittt	mi
 80046e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80046e8:	3302      	addmi	r3, #2
 80046ea:	f8c9 3000 	strmi.w	r3, [r9]
 80046ee:	6825      	ldr	r5, [r4, #0]
 80046f0:	f015 0506 	ands.w	r5, r5, #6
 80046f4:	d107      	bne.n	8004706 <_printf_common+0x52>
 80046f6:	f104 0a19 	add.w	sl, r4, #25
 80046fa:	68e3      	ldr	r3, [r4, #12]
 80046fc:	f8d9 2000 	ldr.w	r2, [r9]
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	42ab      	cmp	r3, r5
 8004704:	dc28      	bgt.n	8004758 <_printf_common+0xa4>
 8004706:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800470a:	6822      	ldr	r2, [r4, #0]
 800470c:	3300      	adds	r3, #0
 800470e:	bf18      	it	ne
 8004710:	2301      	movne	r3, #1
 8004712:	0692      	lsls	r2, r2, #26
 8004714:	d42d      	bmi.n	8004772 <_printf_common+0xbe>
 8004716:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800471a:	4639      	mov	r1, r7
 800471c:	4630      	mov	r0, r6
 800471e:	47c0      	blx	r8
 8004720:	3001      	adds	r0, #1
 8004722:	d020      	beq.n	8004766 <_printf_common+0xb2>
 8004724:	6823      	ldr	r3, [r4, #0]
 8004726:	68e5      	ldr	r5, [r4, #12]
 8004728:	f8d9 2000 	ldr.w	r2, [r9]
 800472c:	f003 0306 	and.w	r3, r3, #6
 8004730:	2b04      	cmp	r3, #4
 8004732:	bf08      	it	eq
 8004734:	1aad      	subeq	r5, r5, r2
 8004736:	68a3      	ldr	r3, [r4, #8]
 8004738:	6922      	ldr	r2, [r4, #16]
 800473a:	bf0c      	ite	eq
 800473c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004740:	2500      	movne	r5, #0
 8004742:	4293      	cmp	r3, r2
 8004744:	bfc4      	itt	gt
 8004746:	1a9b      	subgt	r3, r3, r2
 8004748:	18ed      	addgt	r5, r5, r3
 800474a:	f04f 0900 	mov.w	r9, #0
 800474e:	341a      	adds	r4, #26
 8004750:	454d      	cmp	r5, r9
 8004752:	d11a      	bne.n	800478a <_printf_common+0xd6>
 8004754:	2000      	movs	r0, #0
 8004756:	e008      	b.n	800476a <_printf_common+0xb6>
 8004758:	2301      	movs	r3, #1
 800475a:	4652      	mov	r2, sl
 800475c:	4639      	mov	r1, r7
 800475e:	4630      	mov	r0, r6
 8004760:	47c0      	blx	r8
 8004762:	3001      	adds	r0, #1
 8004764:	d103      	bne.n	800476e <_printf_common+0xba>
 8004766:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800476a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800476e:	3501      	adds	r5, #1
 8004770:	e7c3      	b.n	80046fa <_printf_common+0x46>
 8004772:	18e1      	adds	r1, r4, r3
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	2030      	movs	r0, #48	; 0x30
 8004778:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800477c:	4422      	add	r2, r4
 800477e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004782:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004786:	3302      	adds	r3, #2
 8004788:	e7c5      	b.n	8004716 <_printf_common+0x62>
 800478a:	2301      	movs	r3, #1
 800478c:	4622      	mov	r2, r4
 800478e:	4639      	mov	r1, r7
 8004790:	4630      	mov	r0, r6
 8004792:	47c0      	blx	r8
 8004794:	3001      	adds	r0, #1
 8004796:	d0e6      	beq.n	8004766 <_printf_common+0xb2>
 8004798:	f109 0901 	add.w	r9, r9, #1
 800479c:	e7d8      	b.n	8004750 <_printf_common+0x9c>
	...

080047a0 <_printf_i>:
 80047a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047a4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80047a8:	460c      	mov	r4, r1
 80047aa:	7e09      	ldrb	r1, [r1, #24]
 80047ac:	b085      	sub	sp, #20
 80047ae:	296e      	cmp	r1, #110	; 0x6e
 80047b0:	4617      	mov	r7, r2
 80047b2:	4606      	mov	r6, r0
 80047b4:	4698      	mov	r8, r3
 80047b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80047b8:	f000 80b3 	beq.w	8004922 <_printf_i+0x182>
 80047bc:	d822      	bhi.n	8004804 <_printf_i+0x64>
 80047be:	2963      	cmp	r1, #99	; 0x63
 80047c0:	d036      	beq.n	8004830 <_printf_i+0x90>
 80047c2:	d80a      	bhi.n	80047da <_printf_i+0x3a>
 80047c4:	2900      	cmp	r1, #0
 80047c6:	f000 80b9 	beq.w	800493c <_printf_i+0x19c>
 80047ca:	2958      	cmp	r1, #88	; 0x58
 80047cc:	f000 8083 	beq.w	80048d6 <_printf_i+0x136>
 80047d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047d4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80047d8:	e032      	b.n	8004840 <_printf_i+0xa0>
 80047da:	2964      	cmp	r1, #100	; 0x64
 80047dc:	d001      	beq.n	80047e2 <_printf_i+0x42>
 80047de:	2969      	cmp	r1, #105	; 0x69
 80047e0:	d1f6      	bne.n	80047d0 <_printf_i+0x30>
 80047e2:	6820      	ldr	r0, [r4, #0]
 80047e4:	6813      	ldr	r3, [r2, #0]
 80047e6:	0605      	lsls	r5, r0, #24
 80047e8:	f103 0104 	add.w	r1, r3, #4
 80047ec:	d52a      	bpl.n	8004844 <_printf_i+0xa4>
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6011      	str	r1, [r2, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	da03      	bge.n	80047fe <_printf_i+0x5e>
 80047f6:	222d      	movs	r2, #45	; 0x2d
 80047f8:	425b      	negs	r3, r3
 80047fa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80047fe:	486f      	ldr	r0, [pc, #444]	; (80049bc <_printf_i+0x21c>)
 8004800:	220a      	movs	r2, #10
 8004802:	e039      	b.n	8004878 <_printf_i+0xd8>
 8004804:	2973      	cmp	r1, #115	; 0x73
 8004806:	f000 809d 	beq.w	8004944 <_printf_i+0x1a4>
 800480a:	d808      	bhi.n	800481e <_printf_i+0x7e>
 800480c:	296f      	cmp	r1, #111	; 0x6f
 800480e:	d020      	beq.n	8004852 <_printf_i+0xb2>
 8004810:	2970      	cmp	r1, #112	; 0x70
 8004812:	d1dd      	bne.n	80047d0 <_printf_i+0x30>
 8004814:	6823      	ldr	r3, [r4, #0]
 8004816:	f043 0320 	orr.w	r3, r3, #32
 800481a:	6023      	str	r3, [r4, #0]
 800481c:	e003      	b.n	8004826 <_printf_i+0x86>
 800481e:	2975      	cmp	r1, #117	; 0x75
 8004820:	d017      	beq.n	8004852 <_printf_i+0xb2>
 8004822:	2978      	cmp	r1, #120	; 0x78
 8004824:	d1d4      	bne.n	80047d0 <_printf_i+0x30>
 8004826:	2378      	movs	r3, #120	; 0x78
 8004828:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800482c:	4864      	ldr	r0, [pc, #400]	; (80049c0 <_printf_i+0x220>)
 800482e:	e055      	b.n	80048dc <_printf_i+0x13c>
 8004830:	6813      	ldr	r3, [r2, #0]
 8004832:	1d19      	adds	r1, r3, #4
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	6011      	str	r1, [r2, #0]
 8004838:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800483c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004840:	2301      	movs	r3, #1
 8004842:	e08c      	b.n	800495e <_printf_i+0x1be>
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6011      	str	r1, [r2, #0]
 8004848:	f010 0f40 	tst.w	r0, #64	; 0x40
 800484c:	bf18      	it	ne
 800484e:	b21b      	sxthne	r3, r3
 8004850:	e7cf      	b.n	80047f2 <_printf_i+0x52>
 8004852:	6813      	ldr	r3, [r2, #0]
 8004854:	6825      	ldr	r5, [r4, #0]
 8004856:	1d18      	adds	r0, r3, #4
 8004858:	6010      	str	r0, [r2, #0]
 800485a:	0628      	lsls	r0, r5, #24
 800485c:	d501      	bpl.n	8004862 <_printf_i+0xc2>
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	e002      	b.n	8004868 <_printf_i+0xc8>
 8004862:	0668      	lsls	r0, r5, #25
 8004864:	d5fb      	bpl.n	800485e <_printf_i+0xbe>
 8004866:	881b      	ldrh	r3, [r3, #0]
 8004868:	4854      	ldr	r0, [pc, #336]	; (80049bc <_printf_i+0x21c>)
 800486a:	296f      	cmp	r1, #111	; 0x6f
 800486c:	bf14      	ite	ne
 800486e:	220a      	movne	r2, #10
 8004870:	2208      	moveq	r2, #8
 8004872:	2100      	movs	r1, #0
 8004874:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004878:	6865      	ldr	r5, [r4, #4]
 800487a:	60a5      	str	r5, [r4, #8]
 800487c:	2d00      	cmp	r5, #0
 800487e:	f2c0 8095 	blt.w	80049ac <_printf_i+0x20c>
 8004882:	6821      	ldr	r1, [r4, #0]
 8004884:	f021 0104 	bic.w	r1, r1, #4
 8004888:	6021      	str	r1, [r4, #0]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d13d      	bne.n	800490a <_printf_i+0x16a>
 800488e:	2d00      	cmp	r5, #0
 8004890:	f040 808e 	bne.w	80049b0 <_printf_i+0x210>
 8004894:	4665      	mov	r5, ip
 8004896:	2a08      	cmp	r2, #8
 8004898:	d10b      	bne.n	80048b2 <_printf_i+0x112>
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	07db      	lsls	r3, r3, #31
 800489e:	d508      	bpl.n	80048b2 <_printf_i+0x112>
 80048a0:	6923      	ldr	r3, [r4, #16]
 80048a2:	6862      	ldr	r2, [r4, #4]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	bfde      	ittt	le
 80048a8:	2330      	movle	r3, #48	; 0x30
 80048aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048ae:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80048b2:	ebac 0305 	sub.w	r3, ip, r5
 80048b6:	6123      	str	r3, [r4, #16]
 80048b8:	f8cd 8000 	str.w	r8, [sp]
 80048bc:	463b      	mov	r3, r7
 80048be:	aa03      	add	r2, sp, #12
 80048c0:	4621      	mov	r1, r4
 80048c2:	4630      	mov	r0, r6
 80048c4:	f7ff fef6 	bl	80046b4 <_printf_common>
 80048c8:	3001      	adds	r0, #1
 80048ca:	d14d      	bne.n	8004968 <_printf_i+0x1c8>
 80048cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048d0:	b005      	add	sp, #20
 80048d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048d6:	4839      	ldr	r0, [pc, #228]	; (80049bc <_printf_i+0x21c>)
 80048d8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80048dc:	6813      	ldr	r3, [r2, #0]
 80048de:	6821      	ldr	r1, [r4, #0]
 80048e0:	1d1d      	adds	r5, r3, #4
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6015      	str	r5, [r2, #0]
 80048e6:	060a      	lsls	r2, r1, #24
 80048e8:	d50b      	bpl.n	8004902 <_printf_i+0x162>
 80048ea:	07ca      	lsls	r2, r1, #31
 80048ec:	bf44      	itt	mi
 80048ee:	f041 0120 	orrmi.w	r1, r1, #32
 80048f2:	6021      	strmi	r1, [r4, #0]
 80048f4:	b91b      	cbnz	r3, 80048fe <_printf_i+0x15e>
 80048f6:	6822      	ldr	r2, [r4, #0]
 80048f8:	f022 0220 	bic.w	r2, r2, #32
 80048fc:	6022      	str	r2, [r4, #0]
 80048fe:	2210      	movs	r2, #16
 8004900:	e7b7      	b.n	8004872 <_printf_i+0xd2>
 8004902:	064d      	lsls	r5, r1, #25
 8004904:	bf48      	it	mi
 8004906:	b29b      	uxthmi	r3, r3
 8004908:	e7ef      	b.n	80048ea <_printf_i+0x14a>
 800490a:	4665      	mov	r5, ip
 800490c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004910:	fb02 3311 	mls	r3, r2, r1, r3
 8004914:	5cc3      	ldrb	r3, [r0, r3]
 8004916:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800491a:	460b      	mov	r3, r1
 800491c:	2900      	cmp	r1, #0
 800491e:	d1f5      	bne.n	800490c <_printf_i+0x16c>
 8004920:	e7b9      	b.n	8004896 <_printf_i+0xf6>
 8004922:	6813      	ldr	r3, [r2, #0]
 8004924:	6825      	ldr	r5, [r4, #0]
 8004926:	6961      	ldr	r1, [r4, #20]
 8004928:	1d18      	adds	r0, r3, #4
 800492a:	6010      	str	r0, [r2, #0]
 800492c:	0628      	lsls	r0, r5, #24
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	d501      	bpl.n	8004936 <_printf_i+0x196>
 8004932:	6019      	str	r1, [r3, #0]
 8004934:	e002      	b.n	800493c <_printf_i+0x19c>
 8004936:	066a      	lsls	r2, r5, #25
 8004938:	d5fb      	bpl.n	8004932 <_printf_i+0x192>
 800493a:	8019      	strh	r1, [r3, #0]
 800493c:	2300      	movs	r3, #0
 800493e:	6123      	str	r3, [r4, #16]
 8004940:	4665      	mov	r5, ip
 8004942:	e7b9      	b.n	80048b8 <_printf_i+0x118>
 8004944:	6813      	ldr	r3, [r2, #0]
 8004946:	1d19      	adds	r1, r3, #4
 8004948:	6011      	str	r1, [r2, #0]
 800494a:	681d      	ldr	r5, [r3, #0]
 800494c:	6862      	ldr	r2, [r4, #4]
 800494e:	2100      	movs	r1, #0
 8004950:	4628      	mov	r0, r5
 8004952:	f7fb fc3d 	bl	80001d0 <memchr>
 8004956:	b108      	cbz	r0, 800495c <_printf_i+0x1bc>
 8004958:	1b40      	subs	r0, r0, r5
 800495a:	6060      	str	r0, [r4, #4]
 800495c:	6863      	ldr	r3, [r4, #4]
 800495e:	6123      	str	r3, [r4, #16]
 8004960:	2300      	movs	r3, #0
 8004962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004966:	e7a7      	b.n	80048b8 <_printf_i+0x118>
 8004968:	6923      	ldr	r3, [r4, #16]
 800496a:	462a      	mov	r2, r5
 800496c:	4639      	mov	r1, r7
 800496e:	4630      	mov	r0, r6
 8004970:	47c0      	blx	r8
 8004972:	3001      	adds	r0, #1
 8004974:	d0aa      	beq.n	80048cc <_printf_i+0x12c>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	079b      	lsls	r3, r3, #30
 800497a:	d413      	bmi.n	80049a4 <_printf_i+0x204>
 800497c:	68e0      	ldr	r0, [r4, #12]
 800497e:	9b03      	ldr	r3, [sp, #12]
 8004980:	4298      	cmp	r0, r3
 8004982:	bfb8      	it	lt
 8004984:	4618      	movlt	r0, r3
 8004986:	e7a3      	b.n	80048d0 <_printf_i+0x130>
 8004988:	2301      	movs	r3, #1
 800498a:	464a      	mov	r2, r9
 800498c:	4639      	mov	r1, r7
 800498e:	4630      	mov	r0, r6
 8004990:	47c0      	blx	r8
 8004992:	3001      	adds	r0, #1
 8004994:	d09a      	beq.n	80048cc <_printf_i+0x12c>
 8004996:	3501      	adds	r5, #1
 8004998:	68e3      	ldr	r3, [r4, #12]
 800499a:	9a03      	ldr	r2, [sp, #12]
 800499c:	1a9b      	subs	r3, r3, r2
 800499e:	42ab      	cmp	r3, r5
 80049a0:	dcf2      	bgt.n	8004988 <_printf_i+0x1e8>
 80049a2:	e7eb      	b.n	800497c <_printf_i+0x1dc>
 80049a4:	2500      	movs	r5, #0
 80049a6:	f104 0919 	add.w	r9, r4, #25
 80049aa:	e7f5      	b.n	8004998 <_printf_i+0x1f8>
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1ac      	bne.n	800490a <_printf_i+0x16a>
 80049b0:	7803      	ldrb	r3, [r0, #0]
 80049b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049b6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049ba:	e76c      	b.n	8004896 <_printf_i+0xf6>
 80049bc:	08004da1 	.word	0x08004da1
 80049c0:	08004db2 	.word	0x08004db2

080049c4 <_sbrk_r>:
 80049c4:	b538      	push	{r3, r4, r5, lr}
 80049c6:	4c06      	ldr	r4, [pc, #24]	; (80049e0 <_sbrk_r+0x1c>)
 80049c8:	2300      	movs	r3, #0
 80049ca:	4605      	mov	r5, r0
 80049cc:	4608      	mov	r0, r1
 80049ce:	6023      	str	r3, [r4, #0]
 80049d0:	f7fc f94a 	bl	8000c68 <_sbrk>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_sbrk_r+0x1a>
 80049d8:	6823      	ldr	r3, [r4, #0]
 80049da:	b103      	cbz	r3, 80049de <_sbrk_r+0x1a>
 80049dc:	602b      	str	r3, [r5, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	200001bc 	.word	0x200001bc

080049e4 <__sread>:
 80049e4:	b510      	push	{r4, lr}
 80049e6:	460c      	mov	r4, r1
 80049e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ec:	f000 f956 	bl	8004c9c <_read_r>
 80049f0:	2800      	cmp	r0, #0
 80049f2:	bfab      	itete	ge
 80049f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80049f6:	89a3      	ldrhlt	r3, [r4, #12]
 80049f8:	181b      	addge	r3, r3, r0
 80049fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80049fe:	bfac      	ite	ge
 8004a00:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a02:	81a3      	strhlt	r3, [r4, #12]
 8004a04:	bd10      	pop	{r4, pc}

08004a06 <__swrite>:
 8004a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a0a:	461f      	mov	r7, r3
 8004a0c:	898b      	ldrh	r3, [r1, #12]
 8004a0e:	05db      	lsls	r3, r3, #23
 8004a10:	4605      	mov	r5, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	4616      	mov	r6, r2
 8004a16:	d505      	bpl.n	8004a24 <__swrite+0x1e>
 8004a18:	2302      	movs	r3, #2
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a20:	f000 f928 	bl	8004c74 <_lseek_r>
 8004a24:	89a3      	ldrh	r3, [r4, #12]
 8004a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a2e:	81a3      	strh	r3, [r4, #12]
 8004a30:	4632      	mov	r2, r6
 8004a32:	463b      	mov	r3, r7
 8004a34:	4628      	mov	r0, r5
 8004a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3a:	f000 b869 	b.w	8004b10 <_write_r>

08004a3e <__sseek>:
 8004a3e:	b510      	push	{r4, lr}
 8004a40:	460c      	mov	r4, r1
 8004a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a46:	f000 f915 	bl	8004c74 <_lseek_r>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	89a3      	ldrh	r3, [r4, #12]
 8004a4e:	bf15      	itete	ne
 8004a50:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a5a:	81a3      	strheq	r3, [r4, #12]
 8004a5c:	bf18      	it	ne
 8004a5e:	81a3      	strhne	r3, [r4, #12]
 8004a60:	bd10      	pop	{r4, pc}

08004a62 <__sclose>:
 8004a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a66:	f000 b8d3 	b.w	8004c10 <_close_r>
	...

08004a6c <__swbuf_r>:
 8004a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6e:	460e      	mov	r6, r1
 8004a70:	4614      	mov	r4, r2
 8004a72:	4605      	mov	r5, r0
 8004a74:	b118      	cbz	r0, 8004a7e <__swbuf_r+0x12>
 8004a76:	6983      	ldr	r3, [r0, #24]
 8004a78:	b90b      	cbnz	r3, 8004a7e <__swbuf_r+0x12>
 8004a7a:	f7ff fb3d 	bl	80040f8 <__sinit>
 8004a7e:	4b21      	ldr	r3, [pc, #132]	; (8004b04 <__swbuf_r+0x98>)
 8004a80:	429c      	cmp	r4, r3
 8004a82:	d12a      	bne.n	8004ada <__swbuf_r+0x6e>
 8004a84:	686c      	ldr	r4, [r5, #4]
 8004a86:	69a3      	ldr	r3, [r4, #24]
 8004a88:	60a3      	str	r3, [r4, #8]
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	071a      	lsls	r2, r3, #28
 8004a8e:	d52e      	bpl.n	8004aee <__swbuf_r+0x82>
 8004a90:	6923      	ldr	r3, [r4, #16]
 8004a92:	b363      	cbz	r3, 8004aee <__swbuf_r+0x82>
 8004a94:	6923      	ldr	r3, [r4, #16]
 8004a96:	6820      	ldr	r0, [r4, #0]
 8004a98:	1ac0      	subs	r0, r0, r3
 8004a9a:	6963      	ldr	r3, [r4, #20]
 8004a9c:	b2f6      	uxtb	r6, r6
 8004a9e:	4283      	cmp	r3, r0
 8004aa0:	4637      	mov	r7, r6
 8004aa2:	dc04      	bgt.n	8004aae <__swbuf_r+0x42>
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	f7ff fabc 	bl	8004024 <_fflush_r>
 8004aac:	bb28      	cbnz	r0, 8004afa <__swbuf_r+0x8e>
 8004aae:	68a3      	ldr	r3, [r4, #8]
 8004ab0:	3b01      	subs	r3, #1
 8004ab2:	60a3      	str	r3, [r4, #8]
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	701e      	strb	r6, [r3, #0]
 8004abc:	6963      	ldr	r3, [r4, #20]
 8004abe:	3001      	adds	r0, #1
 8004ac0:	4283      	cmp	r3, r0
 8004ac2:	d004      	beq.n	8004ace <__swbuf_r+0x62>
 8004ac4:	89a3      	ldrh	r3, [r4, #12]
 8004ac6:	07db      	lsls	r3, r3, #31
 8004ac8:	d519      	bpl.n	8004afe <__swbuf_r+0x92>
 8004aca:	2e0a      	cmp	r6, #10
 8004acc:	d117      	bne.n	8004afe <__swbuf_r+0x92>
 8004ace:	4621      	mov	r1, r4
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f7ff faa7 	bl	8004024 <_fflush_r>
 8004ad6:	b190      	cbz	r0, 8004afe <__swbuf_r+0x92>
 8004ad8:	e00f      	b.n	8004afa <__swbuf_r+0x8e>
 8004ada:	4b0b      	ldr	r3, [pc, #44]	; (8004b08 <__swbuf_r+0x9c>)
 8004adc:	429c      	cmp	r4, r3
 8004ade:	d101      	bne.n	8004ae4 <__swbuf_r+0x78>
 8004ae0:	68ac      	ldr	r4, [r5, #8]
 8004ae2:	e7d0      	b.n	8004a86 <__swbuf_r+0x1a>
 8004ae4:	4b09      	ldr	r3, [pc, #36]	; (8004b0c <__swbuf_r+0xa0>)
 8004ae6:	429c      	cmp	r4, r3
 8004ae8:	bf08      	it	eq
 8004aea:	68ec      	ldreq	r4, [r5, #12]
 8004aec:	e7cb      	b.n	8004a86 <__swbuf_r+0x1a>
 8004aee:	4621      	mov	r1, r4
 8004af0:	4628      	mov	r0, r5
 8004af2:	f000 f81f 	bl	8004b34 <__swsetup_r>
 8004af6:	2800      	cmp	r0, #0
 8004af8:	d0cc      	beq.n	8004a94 <__swbuf_r+0x28>
 8004afa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004afe:	4638      	mov	r0, r7
 8004b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b02:	bf00      	nop
 8004b04:	08004d50 	.word	0x08004d50
 8004b08:	08004d70 	.word	0x08004d70
 8004b0c:	08004d30 	.word	0x08004d30

08004b10 <_write_r>:
 8004b10:	b538      	push	{r3, r4, r5, lr}
 8004b12:	4c07      	ldr	r4, [pc, #28]	; (8004b30 <_write_r+0x20>)
 8004b14:	4605      	mov	r5, r0
 8004b16:	4608      	mov	r0, r1
 8004b18:	4611      	mov	r1, r2
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	6022      	str	r2, [r4, #0]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	f7fb fec8 	bl	80008b4 <_write>
 8004b24:	1c43      	adds	r3, r0, #1
 8004b26:	d102      	bne.n	8004b2e <_write_r+0x1e>
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	b103      	cbz	r3, 8004b2e <_write_r+0x1e>
 8004b2c:	602b      	str	r3, [r5, #0]
 8004b2e:	bd38      	pop	{r3, r4, r5, pc}
 8004b30:	200001bc 	.word	0x200001bc

08004b34 <__swsetup_r>:
 8004b34:	4b32      	ldr	r3, [pc, #200]	; (8004c00 <__swsetup_r+0xcc>)
 8004b36:	b570      	push	{r4, r5, r6, lr}
 8004b38:	681d      	ldr	r5, [r3, #0]
 8004b3a:	4606      	mov	r6, r0
 8004b3c:	460c      	mov	r4, r1
 8004b3e:	b125      	cbz	r5, 8004b4a <__swsetup_r+0x16>
 8004b40:	69ab      	ldr	r3, [r5, #24]
 8004b42:	b913      	cbnz	r3, 8004b4a <__swsetup_r+0x16>
 8004b44:	4628      	mov	r0, r5
 8004b46:	f7ff fad7 	bl	80040f8 <__sinit>
 8004b4a:	4b2e      	ldr	r3, [pc, #184]	; (8004c04 <__swsetup_r+0xd0>)
 8004b4c:	429c      	cmp	r4, r3
 8004b4e:	d10f      	bne.n	8004b70 <__swsetup_r+0x3c>
 8004b50:	686c      	ldr	r4, [r5, #4]
 8004b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	0715      	lsls	r5, r2, #28
 8004b5a:	d42c      	bmi.n	8004bb6 <__swsetup_r+0x82>
 8004b5c:	06d0      	lsls	r0, r2, #27
 8004b5e:	d411      	bmi.n	8004b84 <__swsetup_r+0x50>
 8004b60:	2209      	movs	r2, #9
 8004b62:	6032      	str	r2, [r6, #0]
 8004b64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b68:	81a3      	strh	r3, [r4, #12]
 8004b6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b6e:	e03e      	b.n	8004bee <__swsetup_r+0xba>
 8004b70:	4b25      	ldr	r3, [pc, #148]	; (8004c08 <__swsetup_r+0xd4>)
 8004b72:	429c      	cmp	r4, r3
 8004b74:	d101      	bne.n	8004b7a <__swsetup_r+0x46>
 8004b76:	68ac      	ldr	r4, [r5, #8]
 8004b78:	e7eb      	b.n	8004b52 <__swsetup_r+0x1e>
 8004b7a:	4b24      	ldr	r3, [pc, #144]	; (8004c0c <__swsetup_r+0xd8>)
 8004b7c:	429c      	cmp	r4, r3
 8004b7e:	bf08      	it	eq
 8004b80:	68ec      	ldreq	r4, [r5, #12]
 8004b82:	e7e6      	b.n	8004b52 <__swsetup_r+0x1e>
 8004b84:	0751      	lsls	r1, r2, #29
 8004b86:	d512      	bpl.n	8004bae <__swsetup_r+0x7a>
 8004b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004b8a:	b141      	cbz	r1, 8004b9e <__swsetup_r+0x6a>
 8004b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004b90:	4299      	cmp	r1, r3
 8004b92:	d002      	beq.n	8004b9a <__swsetup_r+0x66>
 8004b94:	4630      	mov	r0, r6
 8004b96:	f7ff fba5 	bl	80042e4 <_free_r>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8004b9e:	89a3      	ldrh	r3, [r4, #12]
 8004ba0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ba4:	81a3      	strh	r3, [r4, #12]
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	6923      	ldr	r3, [r4, #16]
 8004bac:	6023      	str	r3, [r4, #0]
 8004bae:	89a3      	ldrh	r3, [r4, #12]
 8004bb0:	f043 0308 	orr.w	r3, r3, #8
 8004bb4:	81a3      	strh	r3, [r4, #12]
 8004bb6:	6923      	ldr	r3, [r4, #16]
 8004bb8:	b94b      	cbnz	r3, 8004bce <__swsetup_r+0x9a>
 8004bba:	89a3      	ldrh	r3, [r4, #12]
 8004bbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc4:	d003      	beq.n	8004bce <__swsetup_r+0x9a>
 8004bc6:	4621      	mov	r1, r4
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7ff fb43 	bl	8004254 <__smakebuf_r>
 8004bce:	89a2      	ldrh	r2, [r4, #12]
 8004bd0:	f012 0301 	ands.w	r3, r2, #1
 8004bd4:	d00c      	beq.n	8004bf0 <__swsetup_r+0xbc>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	60a3      	str	r3, [r4, #8]
 8004bda:	6963      	ldr	r3, [r4, #20]
 8004bdc:	425b      	negs	r3, r3
 8004bde:	61a3      	str	r3, [r4, #24]
 8004be0:	6923      	ldr	r3, [r4, #16]
 8004be2:	b953      	cbnz	r3, 8004bfa <__swsetup_r+0xc6>
 8004be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004bec:	d1ba      	bne.n	8004b64 <__swsetup_r+0x30>
 8004bee:	bd70      	pop	{r4, r5, r6, pc}
 8004bf0:	0792      	lsls	r2, r2, #30
 8004bf2:	bf58      	it	pl
 8004bf4:	6963      	ldrpl	r3, [r4, #20]
 8004bf6:	60a3      	str	r3, [r4, #8]
 8004bf8:	e7f2      	b.n	8004be0 <__swsetup_r+0xac>
 8004bfa:	2000      	movs	r0, #0
 8004bfc:	e7f7      	b.n	8004bee <__swsetup_r+0xba>
 8004bfe:	bf00      	nop
 8004c00:	2000000c 	.word	0x2000000c
 8004c04:	08004d50 	.word	0x08004d50
 8004c08:	08004d70 	.word	0x08004d70
 8004c0c:	08004d30 	.word	0x08004d30

08004c10 <_close_r>:
 8004c10:	b538      	push	{r3, r4, r5, lr}
 8004c12:	4c06      	ldr	r4, [pc, #24]	; (8004c2c <_close_r+0x1c>)
 8004c14:	2300      	movs	r3, #0
 8004c16:	4605      	mov	r5, r0
 8004c18:	4608      	mov	r0, r1
 8004c1a:	6023      	str	r3, [r4, #0]
 8004c1c:	f7fb fe76 	bl	800090c <_close>
 8004c20:	1c43      	adds	r3, r0, #1
 8004c22:	d102      	bne.n	8004c2a <_close_r+0x1a>
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	b103      	cbz	r3, 8004c2a <_close_r+0x1a>
 8004c28:	602b      	str	r3, [r5, #0]
 8004c2a:	bd38      	pop	{r3, r4, r5, pc}
 8004c2c:	200001bc 	.word	0x200001bc

08004c30 <_fstat_r>:
 8004c30:	b538      	push	{r3, r4, r5, lr}
 8004c32:	4c07      	ldr	r4, [pc, #28]	; (8004c50 <_fstat_r+0x20>)
 8004c34:	2300      	movs	r3, #0
 8004c36:	4605      	mov	r5, r0
 8004c38:	4608      	mov	r0, r1
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	f7fb feb5 	bl	80009ac <_fstat>
 8004c42:	1c43      	adds	r3, r0, #1
 8004c44:	d102      	bne.n	8004c4c <_fstat_r+0x1c>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	b103      	cbz	r3, 8004c4c <_fstat_r+0x1c>
 8004c4a:	602b      	str	r3, [r5, #0]
 8004c4c:	bd38      	pop	{r3, r4, r5, pc}
 8004c4e:	bf00      	nop
 8004c50:	200001bc 	.word	0x200001bc

08004c54 <_isatty_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4c06      	ldr	r4, [pc, #24]	; (8004c70 <_isatty_r+0x1c>)
 8004c58:	2300      	movs	r3, #0
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	f7fb fe12 	bl	8000888 <_isatty>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d102      	bne.n	8004c6e <_isatty_r+0x1a>
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	b103      	cbz	r3, 8004c6e <_isatty_r+0x1a>
 8004c6c:	602b      	str	r3, [r5, #0]
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	200001bc 	.word	0x200001bc

08004c74 <_lseek_r>:
 8004c74:	b538      	push	{r3, r4, r5, lr}
 8004c76:	4c07      	ldr	r4, [pc, #28]	; (8004c94 <_lseek_r+0x20>)
 8004c78:	4605      	mov	r5, r0
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	2200      	movs	r2, #0
 8004c80:	6022      	str	r2, [r4, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	f7fb fe59 	bl	800093a <_lseek>
 8004c88:	1c43      	adds	r3, r0, #1
 8004c8a:	d102      	bne.n	8004c92 <_lseek_r+0x1e>
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	b103      	cbz	r3, 8004c92 <_lseek_r+0x1e>
 8004c90:	602b      	str	r3, [r5, #0]
 8004c92:	bd38      	pop	{r3, r4, r5, pc}
 8004c94:	200001bc 	.word	0x200001bc

08004c98 <__malloc_lock>:
 8004c98:	4770      	bx	lr

08004c9a <__malloc_unlock>:
 8004c9a:	4770      	bx	lr

08004c9c <_read_r>:
 8004c9c:	b538      	push	{r3, r4, r5, lr}
 8004c9e:	4c07      	ldr	r4, [pc, #28]	; (8004cbc <_read_r+0x20>)
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	4608      	mov	r0, r1
 8004ca4:	4611      	mov	r1, r2
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	6022      	str	r2, [r4, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	f7fb fe56 	bl	800095c <_read>
 8004cb0:	1c43      	adds	r3, r0, #1
 8004cb2:	d102      	bne.n	8004cba <_read_r+0x1e>
 8004cb4:	6823      	ldr	r3, [r4, #0]
 8004cb6:	b103      	cbz	r3, 8004cba <_read_r+0x1e>
 8004cb8:	602b      	str	r3, [r5, #0]
 8004cba:	bd38      	pop	{r3, r4, r5, pc}
 8004cbc:	200001bc 	.word	0x200001bc

08004cc0 <_init>:
 8004cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cc2:	bf00      	nop
 8004cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cc6:	bc08      	pop	{r3}
 8004cc8:	469e      	mov	lr, r3
 8004cca:	4770      	bx	lr

08004ccc <_fini>:
 8004ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cce:	bf00      	nop
 8004cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cd2:	bc08      	pop	{r3}
 8004cd4:	469e      	mov	lr, r3
 8004cd6:	4770      	bx	lr
