module adder_16bit_2 (
    input a,
    input b,
    input alufn[1],
    input s[16],
    output z,  // zero
    output v,  // overflow
    output n   // negative
  ) {

  always {
    // expression given for v
    v = (a & (b^alufn[0]) & ~(s[15])) | (~(a) & ~(b^alufn[0]) & s[15]);
    
    // if negative, 16th-bit will be 1
    n = s[15];
    
    // NOR all the bits together
    z = ~| s[15:0];

  }
}
