Classic Timing Analyzer report for CPU_6bit
Sat Jun 22 16:02:57 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK27'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                 ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.807 ns                         ; KEY[0]                               ; timing:inst|countemp[1]              ; --         ; CLOCK27  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 15.019 ns                        ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[6]                              ; CLOCK27    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.192 ns                         ; SW[10]                               ; reg_A:inst3|lpm_latch:reg|latches[0] ; --         ; CLOCK27  ; 0            ;
; Clock Setup: 'CLOCK27'       ; N/A   ; None          ; 131.48 MHz ( period = 7.606 ns ) ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                      ;                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK27         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK27'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 131.48 MHz ( period = 7.606 ns )               ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.535 ns                ;
; N/A   ; 133.73 MHz ( period = 7.478 ns )               ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 135.83 MHz ( period = 7.362 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.420 ns                ;
; N/A   ; 136.76 MHz ( period = 7.312 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.425 ns                ;
; N/A   ; 137.17 MHz ( period = 7.290 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.375 ns                ;
; N/A   ; 138.20 MHz ( period = 7.236 ns )               ; reg_B:inst4|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 138.24 MHz ( period = 7.234 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.357 ns                ;
; N/A   ; 139.20 MHz ( period = 7.184 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.362 ns                ;
; N/A   ; 139.47 MHz ( period = 7.170 ns )               ; reg_A:inst3|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 139.63 MHz ( period = 7.162 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.312 ns                ;
; N/A   ; 140.69 MHz ( period = 7.108 ns )               ; reg_B:inst4|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.332 ns                ;
; N/A   ; 141.36 MHz ( period = 7.074 ns )               ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.270 ns                ;
; N/A   ; 141.88 MHz ( period = 7.048 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 142.01 MHz ( period = 7.042 ns )               ; reg_A:inst3|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.254 ns                ;
; N/A   ; 142.65 MHz ( period = 7.010 ns )               ; reg_B:inst4|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 142.90 MHz ( period = 6.998 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 143.14 MHz ( period = 6.986 ns )               ; reg_A:inst3|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.224 ns                ;
; N/A   ; 145.43 MHz ( period = 6.876 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.168 ns                ;
; N/A   ; 145.82 MHz ( period = 6.858 ns )               ; reg_A:inst3|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.161 ns                ;
; N/A   ; 145.86 MHz ( period = 6.856 ns )               ; reg_A:inst3|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.160 ns                ;
; N/A   ; 146.03 MHz ( period = 6.848 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 146.20 MHz ( period = 6.840 ns )               ; reg_B:inst4|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.160 ns                ;
; N/A   ; 146.41 MHz ( period = 6.830 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 147.49 MHz ( period = 6.780 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.160 ns                ;
; N/A   ; 147.75 MHz ( period = 6.768 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.154 ns                ;
; N/A   ; 147.97 MHz ( period = 6.758 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.110 ns                ;
; N/A   ; 148.99 MHz ( period = 6.712 ns )               ; reg_B:inst4|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.097 ns                ;
; N/A   ; 149.16 MHz ( period = 6.704 ns )               ; reg_B:inst4|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.130 ns                ;
; N/A   ; 150.20 MHz ( period = 6.658 ns )               ; reg_A:inst3|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 150.20 MHz ( period = 6.658 ns )               ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; 150.38 MHz ( period = 6.650 ns )               ; reg_B:inst4|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.064 ns                ;
; N/A   ; 150.65 MHz ( period = 6.638 ns )               ; reg_A:inst3|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 151.38 MHz ( period = 6.606 ns )               ; reg_B:inst4|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.043 ns                ;
; N/A   ; 152.77 MHz ( period = 6.546 ns )               ; reg_B:inst4|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.016 ns                ;
; N/A   ; 153.23 MHz ( period = 6.526 ns )               ; reg_B:inst4|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.003 ns                ;
; N/A   ; 153.47 MHz ( period = 6.516 ns )               ; reg_B:inst4|lpm_latch:reg|latches[4] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 3.024 ns                ;
; N/A   ; 153.75 MHz ( period = 6.504 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.992 ns                ;
; N/A   ; 154.94 MHz ( period = 6.454 ns )               ; reg_A:inst3|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; 154.99 MHz ( period = 6.452 ns )               ; reg_A:inst3|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[0]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.957 ns                ;
; N/A   ; 156.99 MHz ( period = 6.370 ns )               ; IR:inst2|lpm_latch:reg|latches[0]    ; ALU:inst5|Yout[0]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 158.53 MHz ( period = 6.308 ns )               ; reg_B:inst4|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.895 ns                ;
; N/A   ; 158.68 MHz ( period = 6.302 ns )               ; reg_B:inst4|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.928 ns                ;
; N/A   ; 159.90 MHz ( period = 6.254 ns )               ; reg_A:inst3|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 161.19 MHz ( period = 6.204 ns )               ; reg_A:inst3|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.835 ns                ;
; N/A   ; 162.28 MHz ( period = 6.162 ns )               ; reg_A:inst3|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.812 ns                ;
; N/A   ; 162.81 MHz ( period = 6.142 ns )               ; reg_B:inst4|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; 163.08 MHz ( period = 6.132 ns )               ; ALU:inst5|Yout[0]                    ; DR:inst6|lpm_latch:reg|latches[3]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; 163.77 MHz ( period = 6.106 ns )               ; reg_B:inst4|lpm_latch:reg|latches[0] ; ALU:inst5|Yout[0]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.793 ns                ;
; N/A   ; 164.53 MHz ( period = 6.078 ns )               ; ALU:inst5|Yout[3]                    ; DR:inst6|lpm_latch:reg|latches[3]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.568 ns                ;
; N/A   ; 165.45 MHz ( period = 6.044 ns )               ; reg_B:inst4|lpm_latch:reg|latches[3] ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.764 ns                ;
; N/A   ; 165.62 MHz ( period = 6.038 ns )               ; reg_A:inst3|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.750 ns                ;
; N/A   ; 168.29 MHz ( period = 5.942 ns )               ; reg_A:inst3|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.704 ns                ;
; N/A   ; 169.78 MHz ( period = 5.890 ns )               ; ALU:inst5|Yout[1]                    ; DR:inst6|lpm_latch:reg|latches[2]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.491 ns                ;
; N/A   ; 170.42 MHz ( period = 5.868 ns )               ; reg_B:inst4|lpm_latch:reg|latches[5] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; 171.23 MHz ( period = 5.840 ns )               ; ALU:inst5|Yout[1]                    ; DR:inst6|lpm_latch:reg|latches[3]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; 171.47 MHz ( period = 5.832 ns )               ; ALU:inst5|Yout[5]                    ; DR:inst6|lpm_latch:reg|latches[2]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; 172.89 MHz ( period = 5.784 ns )               ; ALU:inst5|Yout[2]                    ; DR:inst6|lpm_latch:reg|latches[3]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns )               ; ALU:inst5|Yout[5]                    ; DR:inst6|lpm_latch:reg|latches[1]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; 173.31 MHz ( period = 5.770 ns )               ; ALU:inst5|Yout[2]                    ; DR:inst6|lpm_latch:reg|latches[2]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; 175.56 MHz ( period = 5.696 ns )               ; reg_B:inst4|lpm_latch:reg|latches[2] ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.587 ns                ;
; N/A   ; 176.87 MHz ( period = 5.654 ns )               ; ALU:inst5|Yout[0]                    ; DR:inst6|lpm_latch:reg|latches[2]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; 177.18 MHz ( period = 5.644 ns )               ; reg_B:inst4|lpm_latch:reg|latches[1] ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 178.32 MHz ( period = 5.608 ns )               ; ALU:inst5|Yout[5]                    ; DR:inst6|lpm_latch:reg|latches[3]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.332 ns                ;
; N/A   ; 178.76 MHz ( period = 5.594 ns )               ; ALU:inst5|Yout[0]                    ; DR:inst6|lpm_latch:reg|latches[1]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; 182.42 MHz ( period = 5.482 ns )               ; reg_B:inst4|lpm_latch:reg|latches[4] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.507 ns                ;
; N/A   ; 191.50 MHz ( period = 5.222 ns )               ; ALU:inst5|Yout[1]                    ; DR:inst6|lpm_latch:reg|latches[1]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; 199.60 MHz ( period = 5.010 ns )               ; reg_A:inst3|lpm_latch:reg|latches[4] ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.271 ns                ;
; N/A   ; 201.05 MHz ( period = 4.974 ns )               ; ALU:inst5|Yout[4]                    ; PSW:inst7|lpm_latch:reg|latches[0]   ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.001 ns                ;
; N/A   ; 210.35 MHz ( period = 4.754 ns )               ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; 210.61 MHz ( period = 4.748 ns )               ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.140 ns                ;
; N/A   ; 216.17 MHz ( period = 4.626 ns )               ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[0]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; 218.15 MHz ( period = 4.584 ns )               ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[3]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.058 ns                ;
; N/A   ; 218.44 MHz ( period = 4.578 ns )               ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[2]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; 220.36 MHz ( period = 4.538 ns )               ; ALU:inst5|Yout[0]                    ; DR:inst6|lpm_latch:reg|latches[0]    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.842 ns                ;
; N/A   ; 224.62 MHz ( period = 4.452 ns )               ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[0]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; 236.41 MHz ( period = 4.230 ns )               ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.882 ns                ;
; N/A   ; 246.55 MHz ( period = 4.056 ns )               ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[1]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; 247.04 MHz ( period = 4.048 ns )               ; ALU:inst5|Yout[5]                    ; PSW:inst7|lpm_latch:reg|latches[1]   ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; 251.64 MHz ( period = 3.974 ns )               ; reg_A:inst3|lpm_latch:reg|latches[4] ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns )               ; PSW:inst7|lpm_latch:reg|latches[1]   ; reg_A:inst3|lpm_latch:reg|latches[5] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; 305.25 MHz ( period = 3.276 ns )               ; DR:inst6|lpm_latch:reg|latches[1]    ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; 317.86 MHz ( period = 3.146 ns )               ; DR:inst6|lpm_latch:reg|latches[3]    ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 318.17 MHz ( period = 3.143 ns )               ; DR:inst6|lpm_latch:reg|latches[1]    ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; 320.41 MHz ( period = 3.121 ns )               ; DR:inst6|lpm_latch:reg|latches[0]    ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; 321.75 MHz ( period = 3.108 ns )               ; DR:inst6|lpm_latch:reg|latches[2]    ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.949 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; PSW:inst7|lpm_latch:reg|latches[1]   ; reg_B:inst4|lpm_latch:reg|latches[5] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 2.023 ns                ;
; N/A   ; 325.10 MHz ( period = 3.076 ns )               ; DR:inst6|lpm_latch:reg|latches[2]    ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.939 ns                ;
; N/A   ; 332.23 MHz ( period = 3.010 ns )               ; DR:inst6|lpm_latch:reg|latches[3]    ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; 332.34 MHz ( period = 3.009 ns )               ; DR:inst6|lpm_latch:reg|latches[0]    ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.986 ns                ;
; N/A   ; 386.70 MHz ( period = 2.586 ns )               ; PSW:inst7|lpm_latch:reg|latches[0]   ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; 401.61 MHz ( period = 2.490 ns )               ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.012 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; PSW:inst7|lpm_latch:reg|latches[0]   ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[4]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:inst2|lpm_latch:reg|latches[1]    ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; IR:inst2|lpm_latch:reg|latches[2]    ; ALU:inst5|Yout[5]                    ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[2]              ; timing:inst|countsec[2]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[1]              ; timing:inst|countsec[2]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[0]              ; timing:inst|countsec[2]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.419 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[2]              ; timing:inst|countsec[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[2]              ; timing:inst|countsec[0]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[1]              ; timing:inst|countsec[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[0]              ; timing:inst|countsec[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countemp[0]              ; timing:inst|countemp[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countemp[0]              ; timing:inst|countsec[0]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countsec[0]              ; timing:inst|countsec[0]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countemp[1]              ; timing:inst|countemp[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countemp[0]              ; timing:inst|countemp[0]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timing:inst|countemp[1]              ; timing:inst|countsec[1]              ; CLOCK27    ; CLOCK27  ; None                        ; None                      ; 1.016 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+--------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                   ; To Clock ;
+-------+--------------+------------+--------+--------------------------------------+----------+
; N/A   ; None         ; 4.807 ns   ; KEY[0] ; timing:inst|countemp[1]              ; CLOCK27  ;
; N/A   ; None         ; 4.598 ns   ; KEY[0] ; timing:inst|countsec[1]              ; CLOCK27  ;
; N/A   ; None         ; 4.598 ns   ; KEY[0] ; timing:inst|countsec[0]              ; CLOCK27  ;
; N/A   ; None         ; 4.498 ns   ; KEY[0] ; timing:inst|countemp[0]              ; CLOCK27  ;
; N/A   ; None         ; 3.463 ns   ; KEY[0] ; timing:inst|countsec[2]              ; CLOCK27  ;
; N/A   ; None         ; 1.628 ns   ; SW[13] ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; 1.013 ns   ; SW[0]  ; timing:inst|countemp[0]              ; CLOCK27  ;
; N/A   ; None         ; 0.931 ns   ; SW[14] ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; 0.737 ns   ; SW[0]  ; timing:inst|countemp[1]              ; CLOCK27  ;
; N/A   ; None         ; 0.652 ns   ; SW[0]  ; timing:inst|countsec[1]              ; CLOCK27  ;
; N/A   ; None         ; 0.652 ns   ; SW[0]  ; timing:inst|countsec[0]              ; CLOCK27  ;
; N/A   ; None         ; 0.633 ns   ; SW[17] ; IR:inst2|lpm_latch:reg|latches[2]    ; CLOCK27  ;
; N/A   ; None         ; 0.533 ns   ; SW[15] ; IR:inst2|lpm_latch:reg|latches[0]    ; CLOCK27  ;
; N/A   ; None         ; 0.490 ns   ; SW[16] ; IR:inst2|lpm_latch:reg|latches[1]    ; CLOCK27  ;
; N/A   ; None         ; 0.035 ns   ; SW[0]  ; timing:inst|countsec[2]              ; CLOCK27  ;
; N/A   ; None         ; -0.400 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -0.509 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -0.544 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A   ; None         ; -0.545 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A   ; None         ; -0.548 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A   ; None         ; -0.551 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A   ; None         ; -0.551 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -0.605 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -0.635 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; -0.683 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -0.700 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A   ; None         ; -0.751 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; -0.759 ns  ; SW[7]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -0.810 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -0.823 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -0.831 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A   ; None         ; -0.850 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; -0.852 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A   ; None         ; -0.880 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -0.937 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; -0.982 ns  ; SW[8]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; -0.985 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A   ; None         ; -1.027 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; -1.053 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A   ; None         ; -1.103 ns  ; SW[6]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -1.130 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; -1.202 ns  ; SW[9]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; -1.250 ns  ; SW[5]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A   ; None         ; -1.326 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A   ; None         ; -1.889 ns  ; SW[12] ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A   ; None         ; -1.966 ns  ; SW[11] ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A   ; None         ; -2.141 ns  ; SW[10] ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
+-------+--------------+------------+--------+--------------------------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+--------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To      ; From Clock ;
+-------+--------------+------------+--------------------------------------+---------+------------+
; N/A   ; None         ; 15.019 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[6] ; CLOCK27    ;
; N/A   ; None         ; 14.975 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[0] ; CLOCK27    ;
; N/A   ; None         ; 14.975 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[5] ; CLOCK27    ;
; N/A   ; None         ; 14.893 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[4] ; CLOCK27    ;
; N/A   ; None         ; 14.876 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[4] ; CLOCK27    ;
; N/A   ; None         ; 14.845 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[3] ; CLOCK27    ;
; N/A   ; None         ; 14.826 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[3] ; CLOCK27    ;
; N/A   ; None         ; 14.781 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[4] ; CLOCK27    ;
; N/A   ; None         ; 14.773 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[1] ; CLOCK27    ;
; N/A   ; None         ; 14.773 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[2] ; CLOCK27    ;
; N/A   ; None         ; 14.773 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[4] ; CLOCK27    ;
; N/A   ; None         ; 14.734 ns  ; PSW:inst7|lpm_latch:reg|latches[0]   ; HEX3[3] ; CLOCK27    ;
; N/A   ; None         ; 14.733 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[3] ; CLOCK27    ;
; N/A   ; None         ; 14.732 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[4] ; CLOCK27    ;
; N/A   ; None         ; 14.684 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[3] ; CLOCK27    ;
; N/A   ; None         ; 14.328 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[5] ; CLOCK27    ;
; N/A   ; None         ; 14.317 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[5] ; CLOCK27    ;
; N/A   ; None         ; 14.228 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[0] ; CLOCK27    ;
; N/A   ; None         ; 14.213 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[5] ; CLOCK27    ;
; N/A   ; None         ; 14.209 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[0] ; CLOCK27    ;
; N/A   ; None         ; 14.164 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[5] ; CLOCK27    ;
; N/A   ; None         ; 14.118 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[0] ; CLOCK27    ;
; N/A   ; None         ; 14.066 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[0] ; CLOCK27    ;
; N/A   ; None         ; 13.874 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[1] ; CLOCK27    ;
; N/A   ; None         ; 13.863 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[1] ; CLOCK27    ;
; N/A   ; None         ; 13.760 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[1] ; CLOCK27    ;
; N/A   ; None         ; 13.713 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[1] ; CLOCK27    ;
; N/A   ; None         ; 13.612 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[6] ; CLOCK27    ;
; N/A   ; None         ; 13.576 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[5] ; CLOCK27    ;
; N/A   ; None         ; 13.572 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[0] ; CLOCK27    ;
; N/A   ; None         ; 13.374 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[1] ; CLOCK27    ;
; N/A   ; None         ; 13.374 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[2] ; CLOCK27    ;
; N/A   ; None         ; 13.374 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[4] ; CLOCK27    ;
; N/A   ; None         ; 13.356 ns  ; PSW:inst7|lpm_latch:reg|latches[1]   ; HEX3[3] ; CLOCK27    ;
; N/A   ; None         ; 13.207 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX2[0] ; CLOCK27    ;
; N/A   ; None         ; 13.203 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX2[4] ; CLOCK27    ;
; N/A   ; None         ; 13.203 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX2[5] ; CLOCK27    ;
; N/A   ; None         ; 13.200 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[6] ; CLOCK27    ;
; N/A   ; None         ; 13.190 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[6] ; CLOCK27    ;
; N/A   ; None         ; 13.085 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[6] ; CLOCK27    ;
; N/A   ; None         ; 13.036 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[6] ; CLOCK27    ;
; N/A   ; None         ; 13.019 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX2[0] ; CLOCK27    ;
; N/A   ; None         ; 13.015 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX2[4] ; CLOCK27    ;
; N/A   ; None         ; 13.015 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX2[5] ; CLOCK27    ;
; N/A   ; None         ; 13.011 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX2[0] ; CLOCK27    ;
; N/A   ; None         ; 13.007 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX2[4] ; CLOCK27    ;
; N/A   ; None         ; 13.007 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX2[5] ; CLOCK27    ;
; N/A   ; None         ; 12.978 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX2[3] ; CLOCK27    ;
; N/A   ; None         ; 12.871 ns  ; DR:inst6|lpm_latch:reg|latches[0]    ; HEX1[2] ; CLOCK27    ;
; N/A   ; None         ; 12.859 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX1[2] ; CLOCK27    ;
; N/A   ; None         ; 12.802 ns  ; DR:inst6|lpm_latch:reg|latches[1]    ; HEX1[2] ; CLOCK27    ;
; N/A   ; None         ; 12.790 ns  ; DR:inst6|lpm_latch:reg|latches[2]    ; HEX2[3] ; CLOCK27    ;
; N/A   ; None         ; 12.782 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX2[3] ; CLOCK27    ;
; N/A   ; None         ; 12.751 ns  ; DR:inst6|lpm_latch:reg|latches[3]    ; HEX1[2] ; CLOCK27    ;
; N/A   ; None         ; 12.233 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX7[5] ; CLOCK27    ;
; N/A   ; None         ; 12.063 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[3] ; CLOCK27    ;
; N/A   ; None         ; 12.059 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[6] ; CLOCK27    ;
; N/A   ; None         ; 12.052 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[4] ; CLOCK27    ;
; N/A   ; None         ; 12.052 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[5] ; CLOCK27    ;
; N/A   ; None         ; 11.976 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX7[5] ; CLOCK27    ;
; N/A   ; None         ; 11.945 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX7[0] ; CLOCK27    ;
; N/A   ; None         ; 11.915 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX7[3] ; CLOCK27    ;
; N/A   ; None         ; 11.915 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX7[4] ; CLOCK27    ;
; N/A   ; None         ; 11.856 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[6] ; CLOCK27    ;
; N/A   ; None         ; 11.850 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[5] ; CLOCK27    ;
; N/A   ; None         ; 11.847 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[3] ; CLOCK27    ;
; N/A   ; None         ; 11.845 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[4] ; CLOCK27    ;
; N/A   ; None         ; 11.796 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[6] ; CLOCK27    ;
; N/A   ; None         ; 11.790 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[5] ; CLOCK27    ;
; N/A   ; None         ; 11.788 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[3] ; CLOCK27    ;
; N/A   ; None         ; 11.783 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[4] ; CLOCK27    ;
; N/A   ; None         ; 11.747 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[0] ; CLOCK27    ;
; N/A   ; None         ; 11.710 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX7[5] ; CLOCK27    ;
; N/A   ; None         ; 11.697 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[3] ; CLOCK27    ;
; N/A   ; None         ; 11.693 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[6] ; CLOCK27    ;
; N/A   ; None         ; 11.688 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX7[0] ; CLOCK27    ;
; N/A   ; None         ; 11.687 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[5] ; CLOCK27    ;
; N/A   ; None         ; 11.658 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX7[3] ; CLOCK27    ;
; N/A   ; None         ; 11.658 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX7[4] ; CLOCK27    ;
; N/A   ; None         ; 11.657 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[4] ; CLOCK27    ;
; N/A   ; None         ; 11.608 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX5[3] ; CLOCK27    ;
; N/A   ; None         ; 11.603 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX5[0] ; CLOCK27    ;
; N/A   ; None         ; 11.588 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX5[4] ; CLOCK27    ;
; N/A   ; None         ; 11.588 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX5[5] ; CLOCK27    ;
; N/A   ; None         ; 11.581 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[6] ; CLOCK27    ;
; N/A   ; None         ; 11.569 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[4] ; CLOCK27    ;
; N/A   ; None         ; 11.564 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[2] ; CLOCK27    ;
; N/A   ; None         ; 11.564 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[3] ; CLOCK27    ;
; N/A   ; None         ; 11.554 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[1] ; CLOCK27    ;
; N/A   ; None         ; 11.551 ns  ; reg_B:inst4|lpm_latch:reg|latches[2] ; HEX4[5] ; CLOCK27    ;
; N/A   ; None         ; 11.549 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[1] ; CLOCK27    ;
; N/A   ; None         ; 11.546 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[0] ; CLOCK27    ;
; N/A   ; None         ; 11.507 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX6[2] ; CLOCK27    ;
; N/A   ; None         ; 11.422 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX7[0] ; CLOCK27    ;
; N/A   ; None         ; 11.405 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[0] ; CLOCK27    ;
; N/A   ; None         ; 11.392 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX7[3] ; CLOCK27    ;
; N/A   ; None         ; 11.392 ns  ; reg_A:inst3|lpm_latch:reg|latches[2] ; HEX7[4] ; CLOCK27    ;
; N/A   ; None         ; 11.349 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[0] ; CLOCK27    ;
; N/A   ; None         ; 11.330 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[1] ; CLOCK27    ;
; N/A   ; None         ; 11.325 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[2] ; CLOCK27    ;
; N/A   ; None         ; 11.308 ns  ; reg_A:inst3|lpm_latch:reg|latches[1] ; HEX6[0] ; CLOCK27    ;
; N/A   ; None         ; 11.267 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[0] ; CLOCK27    ;
; N/A   ; None         ; 11.265 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[1] ; CLOCK27    ;
; N/A   ; None         ; 11.265 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX5[3] ; CLOCK27    ;
; N/A   ; None         ; 11.263 ns  ; reg_A:inst3|lpm_latch:reg|latches[3] ; HEX6[2] ; CLOCK27    ;
; N/A   ; None         ; 11.260 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX5[0] ; CLOCK27    ;
; N/A   ; None         ; 11.247 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[0] ; CLOCK27    ;
; N/A   ; None         ; 11.245 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX5[4] ; CLOCK27    ;
; N/A   ; None         ; 11.245 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX5[5] ; CLOCK27    ;
; N/A   ; None         ; 11.238 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[6] ; CLOCK27    ;
; N/A   ; None         ; 11.227 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[4] ; CLOCK27    ;
; N/A   ; None         ; 11.224 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[2] ; CLOCK27    ;
; N/A   ; None         ; 11.223 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[3] ; CLOCK27    ;
; N/A   ; None         ; 11.212 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[1] ; CLOCK27    ;
; N/A   ; None         ; 11.210 ns  ; reg_B:inst4|lpm_latch:reg|latches[1] ; HEX4[5] ; CLOCK27    ;
; N/A   ; None         ; 11.183 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[0] ; CLOCK27    ;
; N/A   ; None         ; 11.183 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[6] ; CLOCK27    ;
; N/A   ; None         ; 11.182 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[1] ; CLOCK27    ;
; N/A   ; None         ; 11.175 ns  ; reg_A:inst3|lpm_latch:reg|latches[0] ; HEX6[2] ; CLOCK27    ;
; N/A   ; None         ; 11.168 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[2] ; CLOCK27    ;
; N/A   ; None         ; 11.165 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[3] ; CLOCK27    ;
; N/A   ; None         ; 11.156 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[1] ; CLOCK27    ;
; N/A   ; None         ; 11.155 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[5] ; CLOCK27    ;
; N/A   ; None         ; 11.141 ns  ; reg_B:inst4|lpm_latch:reg|latches[0] ; HEX4[4] ; CLOCK27    ;
; N/A   ; None         ; 11.113 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[6] ; CLOCK27    ;
; N/A   ; None         ; 11.101 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[4] ; CLOCK27    ;
; N/A   ; None         ; 11.096 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[2] ; CLOCK27    ;
; N/A   ; None         ; 11.087 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[5] ; CLOCK27    ;
; N/A   ; None         ; 11.063 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[3] ; CLOCK27    ;
; N/A   ; None         ; 11.059 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX4[1] ; CLOCK27    ;
; N/A   ; None         ; 10.994 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX5[3] ; CLOCK27    ;
; N/A   ; None         ; 10.989 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX5[0] ; CLOCK27    ;
; N/A   ; None         ; 10.974 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX5[4] ; CLOCK27    ;
; N/A   ; None         ; 10.974 ns  ; reg_B:inst4|lpm_latch:reg|latches[3] ; HEX5[5] ; CLOCK27    ;
+-------+--------------+------------+--------------------------------------+---------+------------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                   ; To Clock ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+
; N/A           ; None        ; 3.192 ns  ; SW[10] ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 3.146 ns  ; SW[11] ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 3.076 ns  ; SW[12] ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 2.475 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 2.416 ns  ; SW[5]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 2.391 ns  ; SW[9]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 2.319 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 2.310 ns  ; SW[6]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 2.176 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 2.151 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 2.130 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; 2.096 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; 2.059 ns  ; SW[8]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; 2.039 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 2.037 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 2.010 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 1.990 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 1.916 ns  ; SW[7]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 1.903 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A           ; None        ; 1.890 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 1.882 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A           ; None        ; 1.866 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 1.828 ns  ; SW[2]  ; reg_B:inst4|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; 1.794 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; 1.762 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 1.743 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A           ; None        ; 1.738 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[2] ; CLOCK27  ;
; N/A           ; None        ; 1.736 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[5] ; CLOCK27  ;
; N/A           ; None        ; 1.689 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 1.607 ns  ; SW[1]  ; reg_B:inst4|lpm_latch:reg|latches[1] ; CLOCK27  ;
; N/A           ; None        ; 1.599 ns  ; SW[1]  ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 1.596 ns  ; SW[2]  ; reg_A:inst3|lpm_latch:reg|latches[0] ; CLOCK27  ;
; N/A           ; None        ; 0.541 ns  ; SW[17] ; IR:inst2|lpm_latch:reg|latches[2]    ; CLOCK27  ;
; N/A           ; None        ; 0.536 ns  ; SW[16] ; IR:inst2|lpm_latch:reg|latches[1]    ; CLOCK27  ;
; N/A           ; None        ; 0.512 ns  ; SW[15] ; IR:inst2|lpm_latch:reg|latches[0]    ; CLOCK27  ;
; N/A           ; None        ; 0.218 ns  ; SW[14] ; reg_A:inst3|lpm_latch:reg|latches[4] ; CLOCK27  ;
; N/A           ; None        ; 0.195 ns  ; SW[0]  ; timing:inst|countsec[2]              ; CLOCK27  ;
; N/A           ; None        ; 0.193 ns  ; SW[0]  ; timing:inst|countsec[1]              ; CLOCK27  ;
; N/A           ; None        ; 0.192 ns  ; SW[0]  ; timing:inst|countsec[0]              ; CLOCK27  ;
; N/A           ; None        ; -0.469 ns ; SW[13] ; reg_A:inst3|lpm_latch:reg|latches[3] ; CLOCK27  ;
; N/A           ; None        ; -0.507 ns ; SW[0]  ; timing:inst|countemp[1]              ; CLOCK27  ;
; N/A           ; None        ; -0.783 ns ; SW[0]  ; timing:inst|countemp[0]              ; CLOCK27  ;
; N/A           ; None        ; -3.233 ns ; KEY[0] ; timing:inst|countsec[2]              ; CLOCK27  ;
; N/A           ; None        ; -4.014 ns ; KEY[0] ; timing:inst|countsec[0]              ; CLOCK27  ;
; N/A           ; None        ; -4.015 ns ; KEY[0] ; timing:inst|countsec[1]              ; CLOCK27  ;
; N/A           ; None        ; -4.268 ns ; KEY[0] ; timing:inst|countemp[0]              ; CLOCK27  ;
; N/A           ; None        ; -4.577 ns ; KEY[0] ; timing:inst|countemp[1]              ; CLOCK27  ;
+---------------+-------------+-----------+--------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Jun 22 16:02:57 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "IR:inst2|lpm_latch:reg|latches[0]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[0]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[0]" is a latch
    Warning: Node "DR:inst6|lpm_latch:reg|latches[0]" is a latch
    Warning: Node "IR:inst2|lpm_latch:reg|latches[1]" is a latch
    Warning: Node "IR:inst2|lpm_latch:reg|latches[2]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[5]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[1]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[1]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[5]" is a latch
    Warning: Node "PSW:inst7|lpm_latch:reg|latches[1]" is a latch
    Warning: Node "DR:inst6|lpm_latch:reg|latches[1]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[4]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[4]" is a latch
    Warning: Node "PSW:inst7|lpm_latch:reg|latches[0]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[3]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[3]" is a latch
    Warning: Node "reg_A:inst3|lpm_latch:reg|latches[2]" is a latch
    Warning: Node "reg_B:inst4|lpm_latch:reg|latches[2]" is a latch
    Warning: Node "DR:inst6|lpm_latch:reg|latches[3]" is a latch
    Warning: Node "DR:inst6|lpm_latch:reg|latches[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK27" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "timing:inst|Equal1" as buffer
    Info: Detected gated clock "timing:inst|Equal0~0" as buffer
    Info: Detected gated clock "timing:inst|Equal2~0" as buffer
    Info: Detected ripple clock "timing:inst|countsec[0]" as buffer
    Info: Detected ripple clock "timing:inst|countsec[1]" as buffer
    Info: Detected ripple clock "timing:inst|countsec[2]" as buffer
    Info: Detected gated clock "timing:inst|Equal3~0" as buffer
Info: Clock "CLOCK27" has Internal fmax of 131.48 MHz between source register "reg_A:inst3|lpm_latch:reg|latches[5]" and destination register "ALU:inst5|Yout[3]" (period= 7.606 ns)
    Info: + Longest register to register delay is 3.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y13_N14; Fanout = 4; REG Node = 'reg_A:inst3|lpm_latch:reg|latches[5]'
        Info: 2: + IC(0.436 ns) + CELL(0.438 ns) = 0.874 ns; Loc. = LCCOMB_X4_Y13_N6; Fanout = 2; COMB Node = 'ALU:inst5|Add2~2'
        Info: 3: + IC(0.746 ns) + CELL(0.504 ns) = 2.124 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst5|Add2~13'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.534 ns; Loc. = LCCOMB_X5_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst5|Add2~17'
        Info: 5: + IC(0.248 ns) + CELL(0.275 ns) = 3.057 ns; Loc. = LCCOMB_X5_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst5|Mux2~1'
        Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 3.451 ns; Loc. = LCCOMB_X5_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst5|Mux2~2'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.535 ns; Loc. = LCFF_X5_Y12_N3; Fanout = 1; REG Node = 'ALU:inst5|Yout[3]'
        Info: Total cell delay = 1.861 ns ( 52.64 % )
        Info: Total interconnect delay = 1.674 ns ( 47.36 % )
    Info: - Smallest clock skew is -0.304 ns
        Info: + Shortest clock path from clock "CLOCK27" to destination register is 6.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'
            Info: 2: + IC(1.955 ns) + CELL(0.787 ns) = 3.741 ns; Loc. = LCFF_X31_Y34_N27; Fanout = 6; REG Node = 'timing:inst|countsec[0]'
            Info: 3: + IC(0.325 ns) + CELL(0.150 ns) = 4.216 ns; Loc. = LCCOMB_X31_Y34_N28; Fanout = 1; COMB Node = 'timing:inst|Equal1'
            Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 4.924 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'timing:inst|Equal1~clkctrl'
            Info: 5: + IC(1.001 ns) + CELL(0.537 ns) = 6.462 ns; Loc. = LCFF_X5_Y12_N3; Fanout = 1; REG Node = 'ALU:inst5|Yout[3]'
            Info: Total cell delay = 2.473 ns ( 38.27 % )
            Info: Total interconnect delay = 3.989 ns ( 61.73 % )
        Info: - Longest clock path from clock "CLOCK27" to source register is 6.766 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'
            Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst|countsec[2]'
            Info: 3: + IC(0.363 ns) + CELL(0.438 ns) = 4.548 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 1; COMB Node = 'timing:inst|Equal2~0'
            Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 5.256 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'timing:inst|Equal2~0clkctrl'
            Info: 5: + IC(1.360 ns) + CELL(0.150 ns) = 6.766 ns; Loc. = LCCOMB_X4_Y13_N14; Fanout = 4; REG Node = 'reg_A:inst3|lpm_latch:reg|latches[5]'
            Info: Total cell delay = 2.374 ns ( 35.09 % )
            Info: Total interconnect delay = 4.392 ns ( 64.91 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "timing:inst|countemp[1]" (data pin = "KEY[0]", clock pin = "CLOCK27") is 4.807 ns
    Info: + Longest pin to register delay is 7.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.157 ns) + CELL(0.438 ns) = 7.457 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 1; COMB Node = 'timing:inst|countemp[1]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.541 ns; Loc. = LCFF_X32_Y34_N25; Fanout = 2; REG Node = 'timing:inst|countemp[1]'
        Info: Total cell delay = 1.384 ns ( 18.35 % )
        Info: Total interconnect delay = 6.157 ns ( 81.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK27" to destination register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK27~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y34_N25; Fanout = 2; REG Node = 'timing:inst|countemp[1]'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
Info: tco from clock "CLOCK27" to destination pin "HEX3[6]" through register "PSW:inst7|lpm_latch:reg|latches[0]" is 15.019 ns
    Info: + Longest clock path from clock "CLOCK27" to source register is 6.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'
        Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst|countsec[2]'
        Info: 3: + IC(0.360 ns) + CELL(0.438 ns) = 4.545 ns; Loc. = LCCOMB_X31_Y34_N8; Fanout = 1; COMB Node = 'timing:inst|Equal0~0'
        Info: 4: + IC(0.707 ns) + CELL(0.000 ns) = 5.252 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'timing:inst|Equal0~0clkctrl'
        Info: 5: + IC(1.323 ns) + CELL(0.150 ns) = 6.725 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 6; REG Node = 'PSW:inst7|lpm_latch:reg|latches[0]'
        Info: Total cell delay = 2.374 ns ( 35.30 % )
        Info: Total interconnect delay = 4.351 ns ( 64.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 8.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 6; REG Node = 'PSW:inst7|lpm_latch:reg|latches[0]'
        Info: 2: + IC(4.512 ns) + CELL(0.420 ns) = 4.932 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'ov7seg:inst10|Mux0~0'
        Info: 3: + IC(0.730 ns) + CELL(2.632 ns) = 8.294 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'HEX3[6]'
        Info: Total cell delay = 3.052 ns ( 36.80 % )
        Info: Total interconnect delay = 5.242 ns ( 63.20 % )
Info: th for register "reg_A:inst3|lpm_latch:reg|latches[0]" (data pin = "SW[10]", clock pin = "CLOCK27") is 3.192 ns
    Info: + Longest clock path from clock "CLOCK27" to destination register is 6.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'
        Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst|countsec[2]'
        Info: 3: + IC(0.363 ns) + CELL(0.438 ns) = 4.548 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 1; COMB Node = 'timing:inst|Equal2~0'
        Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 5.256 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'timing:inst|Equal2~0clkctrl'
        Info: 5: + IC(1.362 ns) + CELL(0.150 ns) = 6.768 ns; Loc. = LCCOMB_X4_Y13_N4; Fanout = 14; REG Node = 'reg_A:inst3|lpm_latch:reg|latches[0]'
        Info: Total cell delay = 2.374 ns ( 35.08 % )
        Info: Total interconnect delay = 4.394 ns ( 64.92 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW[10]'
        Info: 2: + IC(1.177 ns) + CELL(0.271 ns) = 2.447 ns; Loc. = LCCOMB_X3_Y12_N6; Fanout = 1; COMB Node = 'sel_accu:inst1|QA[0]~3'
        Info: 3: + IC(0.710 ns) + CELL(0.419 ns) = 3.576 ns; Loc. = LCCOMB_X4_Y13_N4; Fanout = 14; REG Node = 'reg_A:inst3|lpm_latch:reg|latches[0]'
        Info: Total cell delay = 1.689 ns ( 47.23 % )
        Info: Total interconnect delay = 1.887 ns ( 52.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sat Jun 22 16:02:57 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


