-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity multi_radix_bin_kmerge_radix_sort_bin_batch_39_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_38_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    input_38_ce0 : OUT STD_LOGIC;
    input_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    multi_radix_bin_kmerge_temp0_38_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    multi_radix_bin_kmerge_temp0_38_ce0 : OUT STD_LOGIC;
    multi_radix_bin_kmerge_temp0_38_we0 : OUT STD_LOGIC;
    multi_radix_bin_kmerge_temp0_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of multi_radix_bin_kmerge_radix_sort_bin_batch_39_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv19_2625A : STD_LOGIC_VECTOR (18 downto 0) := "0100110001001011010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln11_fu_175_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln11_reg_312 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln27_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_219_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln41_reg_339 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fu_226_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln43_reg_344 : STD_LOGIC_VECTOR (18 downto 0);
    signal bucket_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal bucket_ce0 : STD_LOGIC;
    signal bucket_we0 : STD_LOGIC;
    signal bucket_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_ce1 : STD_LOGIC;
    signal bucket_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_idle : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_ready : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_ce0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_we0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_ce0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_idle : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_ready : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_458_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_458_out_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_457_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_457_out_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_304_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_304_out_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_303_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_303_out_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_idle : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_ready : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_ce0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_ce0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_we0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_idle : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_ready : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_we0 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce1 : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o_ap_vld : STD_LOGIC;
    signal grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call12 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal bucket_sizes_249_fu_62 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_sizes_fu_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal bucket_pointer_154_fu_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_pointer_fu_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_42 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_62_fu_150_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal bucket_num_fu_46 : STD_LOGIC_VECTOR (31 downto 0);
    signal bucket_num_31_fu_179_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_219_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_226_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_226_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_219_ce : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_226_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_initialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bucket_ce0 : OUT STD_LOGIC;
        bucket_we0 : OUT STD_LOGIC;
        bucket_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_38_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        input_38_ce0 : OUT STD_LOGIC;
        input_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_451_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_451_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_451_out_o_ap_vld : OUT STD_LOGIC;
        bucket_sizes_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_sizes_456 : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_455 : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_301 : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_458_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_458_out_ap_vld : OUT STD_LOGIC;
        bucket_sizes_457_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_457_out_ap_vld : OUT STD_LOGIC;
        bucket_pointer_304_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_304_out_ap_vld : OUT STD_LOGIC;
        bucket_pointer_303_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_303_out_ap_vld : OUT STD_LOGIC );
    end component;


    component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_output_bucket IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bucket_ce0 : OUT STD_LOGIC;
        bucket_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        multi_radix_bin_kmerge_temp0_38_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        multi_radix_bin_kmerge_temp0_38_ce0 : OUT STD_LOGIC;
        multi_radix_bin_kmerge_temp0_38_we0 : OUT STD_LOGIC;
        multi_radix_bin_kmerge_temp0_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_input_bucket IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        bucket_sizes_458_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_457_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_304_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_303_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln41 : IN STD_LOGIC_VECTOR (18 downto 0);
        bucket_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bucket_ce0 : OUT STD_LOGIC;
        bucket_we0 : OUT STD_LOGIC;
        bucket_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bucket_ce1 : OUT STD_LOGIC;
        bucket_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln27 : IN STD_LOGIC_VECTOR (4 downto 0);
        mul_ln43 : IN STD_LOGIC_VECTOR (18 downto 0);
        bucket_sizes_462_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_462_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_462_out_o_ap_vld : OUT STD_LOGIC;
        bucket_sizes_461_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_461_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_sizes_461_out_o_ap_vld : OUT STD_LOGIC;
        bucket_pointer_306_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_306_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_306_out_o_ap_vld : OUT STD_LOGIC;
        bucket_pointer_305_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_305_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        bucket_pointer_305_out_o_ap_vld : OUT STD_LOGIC );
    end component;


    component multi_radix_bin_kmerge_mul_mul_19s_18ns_19_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_bucket_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    bucket_U : component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_bucket_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 312500,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bucket_address0,
        ce0 => bucket_ce0,
        we0 => bucket_we0,
        d0 => bucket_d0,
        q0 => bucket_q0,
        address1 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address1,
        ce1 => bucket_ce1,
        q1 => bucket_q1);

    grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86 : component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_initialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start,
        ap_done => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done,
        ap_idle => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_idle,
        ap_ready => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_ready,
        bucket_address0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_address0,
        bucket_ce0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_ce0,
        bucket_we0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_we0,
        bucket_d0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_d0,
        input_38_address0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_address0,
        input_38_ce0 => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_ce0,
        input_38_q0 => input_38_q0,
        bucket_sizes_451_out_i => bucket_sizes_249_fu_62,
        bucket_sizes_451_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o,
        bucket_sizes_451_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o_ap_vld,
        bucket_sizes_out_i => bucket_sizes_fu_58,
        bucket_sizes_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o,
        bucket_sizes_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o_ap_vld);

    grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96 : component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start,
        ap_done => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done,
        ap_idle => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_idle,
        ap_ready => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_ready,
        bucket_sizes_456 => bucket_sizes_249_fu_62,
        bucket_sizes_455 => bucket_sizes_fu_58,
        bucket_pointer_301 => bucket_pointer_154_fu_54,
        bucket_pointer => bucket_pointer_fu_50,
        bucket_sizes_458_out => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_458_out,
        bucket_sizes_458_out_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_458_out_ap_vld,
        bucket_sizes_457_out => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_457_out,
        bucket_sizes_457_out_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_457_out_ap_vld,
        bucket_pointer_304_out => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_304_out,
        bucket_pointer_304_out_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_304_out_ap_vld,
        bucket_pointer_303_out => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_303_out,
        bucket_pointer_303_out_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_303_out_ap_vld);

    grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108 : component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_output_bucket
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start,
        ap_done => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done,
        ap_idle => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_idle,
        ap_ready => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_ready,
        bucket_address0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_address0,
        bucket_ce0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_ce0,
        bucket_q0 => bucket_q0,
        multi_radix_bin_kmerge_temp0_38_address0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_address0,
        multi_radix_bin_kmerge_temp0_38_ce0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_ce0,
        multi_radix_bin_kmerge_temp0_38_we0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_we0,
        multi_radix_bin_kmerge_temp0_38_d0 => grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_d0);

    grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115 : component multi_radix_bin_kmerge_radix_sort_bin_batch_39_1_Pipeline_input_bucket
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start,
        ap_done => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done,
        ap_idle => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_idle,
        ap_ready => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_ready,
        bucket_sizes_458_reload => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_458_out,
        bucket_sizes_457_reload => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_sizes_457_out,
        bucket_pointer_304_reload => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_304_out,
        bucket_pointer_303_reload => grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_bucket_pointer_303_out,
        mul_ln41 => mul_ln41_reg_339,
        bucket_address0 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address0,
        bucket_ce0 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce0,
        bucket_we0 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_we0,
        bucket_d0 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_d0,
        bucket_address1 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address1,
        bucket_ce1 => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce1,
        bucket_q1 => bucket_q1,
        zext_ln27 => trunc_ln11_reg_312,
        mul_ln43 => mul_ln43_reg_344,
        bucket_sizes_462_out_i => bucket_sizes_249_fu_62,
        bucket_sizes_462_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o,
        bucket_sizes_462_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o_ap_vld,
        bucket_sizes_461_out_i => bucket_sizes_fu_58,
        bucket_sizes_461_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o,
        bucket_sizes_461_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o_ap_vld,
        bucket_pointer_306_out_i => bucket_pointer_154_fu_54,
        bucket_pointer_306_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o,
        bucket_pointer_306_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o_ap_vld,
        bucket_pointer_305_out_i => bucket_pointer_fu_50,
        bucket_pointer_305_out_o => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o,
        bucket_pointer_305_out_o_ap_vld => grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o_ap_vld);

    mul_mul_19s_18ns_19_4_1_U1363 : component multi_radix_bin_kmerge_mul_mul_19s_18ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_219_p0,
        din1 => grp_fu_219_p1,
        ce => grp_fu_219_ce,
        dout => grp_fu_219_p2);

    mul_mul_19s_18ns_19_4_1_U1364 : component multi_radix_bin_kmerge_mul_mul_19s_18ns_19_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 19,
        din1_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_226_p0,
        din1 => grp_fu_226_p1,
        ce => grp_fu_226_ce,
        dout => grp_fu_226_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln27_fu_144_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_ready = ap_const_logic_1)) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_ready = ap_const_logic_1)) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln27_fu_144_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    bucket_num_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                bucket_num_fu_46 <= ap_const_lv32_0;
            elsif (((icmp_ln27_fu_144_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                bucket_num_fu_46 <= bucket_num_31_fu_179_p2;
            end if; 
        end if;
    end process;

    bucket_sizes_249_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o_ap_vld = ap_const_logic_1))) then 
                bucket_sizes_249_fu_62 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_462_out_o;
            elsif (((grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bucket_sizes_249_fu_62 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_451_out_o;
            end if; 
        end if;
    end process;

    bucket_sizes_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o_ap_vld = ap_const_logic_1))) then 
                bucket_sizes_fu_58 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_sizes_461_out_o;
            elsif (((grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bucket_sizes_fu_58 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_sizes_out_o;
            end if; 
        end if;
    end process;

    i_fu_42_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_42 <= ap_const_lv6_0;
            elsif (((icmp_ln27_fu_144_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_42 <= i_62_fu_150_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o_ap_vld = ap_const_logic_1))) then
                bucket_pointer_154_fu_54 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_306_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o_ap_vld = ap_const_logic_1))) then
                bucket_pointer_fu_50 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_pointer_305_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                mul_ln41_reg_339 <= grp_fu_219_p2;
                mul_ln43_reg_344 <= grp_fu_226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_144_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                trunc_ln11_reg_312 <= trunc_ln11_fu_175_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln27_fu_144_p2, grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done, grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done, grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done, grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln27_fu_144_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done)
    begin
        if ((grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done)
    begin
        if ((grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done)
    begin
        if ((grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done)
    begin
        if ((grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call12_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call12 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bucket_address0_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_address0, grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_address0, grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bucket_address0 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_address0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_address0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_address0;
        else 
            bucket_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bucket_ce0_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_ce0, grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_ce0, grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bucket_ce0 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            bucket_ce0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_bucket_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_ce0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_ce0;
        else 
            bucket_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_ce1_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bucket_ce1 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_ce1;
        else 
            bucket_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bucket_d0_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_d0, grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_d0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bucket_d0 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_d0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_d0;
        else 
            bucket_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    bucket_num_31_fu_179_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(bucket_num_fu_46));

    bucket_we0_assign_proc : process(grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_we0, grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_we0, ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            bucket_we0 <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_bucket_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bucket_we0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_bucket_we0;
        else 
            bucket_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_219_ce_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done = ap_const_logic_1)))) then 
            grp_fu_219_ce <= ap_const_logic_1;
        else 
            grp_fu_219_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_219_p0 <= bucket_num_31_fu_179_p2(19 - 1 downto 0);
    grp_fu_219_p1 <= ap_const_lv19_2625A(18 - 1 downto 0);

    grp_fu_226_ce_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_done = ap_const_logic_1)))) then 
            grp_fu_226_ce <= ap_const_logic_1;
        else 
            grp_fu_226_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_226_p0 <= bucket_num_fu_46(19 - 1 downto 0);
    grp_fu_226_p1 <= ap_const_lv19_2625A(18 - 1 downto 0);
    grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start <= grp_radix_sort_bin_batch_39_1_Pipeline_bucket_pointer_initialization_fu_96_ap_start_reg;
    grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_ap_start_reg;
    grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start <= grp_radix_sort_bin_batch_39_1_Pipeline_input_bucket_fu_115_ap_start_reg;
    grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_ap_start_reg;
    i_62_fu_150_p2 <= std_logic_vector(unsigned(i_fu_42) + unsigned(ap_const_lv6_1));
    icmp_ln27_fu_144_p2 <= "1" when (i_fu_42 = ap_const_lv6_20) else "0";
    input_38_address0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_address0;
    input_38_ce0 <= grp_radix_sort_bin_batch_39_1_Pipeline_initialization_fu_86_input_38_ce0;
    multi_radix_bin_kmerge_temp0_38_address0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_address0;
    multi_radix_bin_kmerge_temp0_38_ce0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_ce0;
    multi_radix_bin_kmerge_temp0_38_d0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_d0;
    multi_radix_bin_kmerge_temp0_38_we0 <= grp_radix_sort_bin_batch_39_1_Pipeline_output_bucket_fu_108_multi_radix_bin_kmerge_temp0_38_we0;
    trunc_ln11_fu_175_p1 <= i_fu_42(5 - 1 downto 0);
end behav;
