
---------- Begin Simulation Statistics ----------
final_tick                               2542217097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233536                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   233534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.97                       # Real time elapsed on the host
host_tick_rate                              679460163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195685                       # Number of instructions simulated
sim_ops                                       4195685                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012207                       # Number of seconds simulated
sim_ticks                                 12207252500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.680487                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795900                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2742                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122713                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            877358                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46700                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          286527                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239827                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1092182                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73446                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30742                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195685                       # Number of instructions committed
system.cpu.committedOps                       4195685                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.815754                       # CPI: cycles per instruction
system.cpu.discardedOps                        318740                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   623126                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1483449                       # DTB hits
system.cpu.dtb.data_misses                       9280                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420905                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       878836                       # DTB read hits
system.cpu.dtb.read_misses                       8191                       # DTB read misses
system.cpu.dtb.write_accesses                  202221                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604613                       # DTB write hits
system.cpu.dtb.write_misses                      1089                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18165                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3734765                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1190623                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693864                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17133848                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171947                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1006850                       # ITB accesses
system.cpu.itb.fetch_acv                          813                       # ITB acv
system.cpu.itb.fetch_hits                      998396                       # ITB hits
system.cpu.itb.fetch_misses                      8454                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11266563500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9522500      0.08%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19380500      0.16%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               916118500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12211585000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8184270500     67.02%     67.02% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4027314500     32.98%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24401070                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85391      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541237     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839249     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592541     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195685                       # Class of committed instruction
system.cpu.quiesceCycles                        13435                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7267222                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          445                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22790456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22790456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22790456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22790456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116874.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116874.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116874.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116874.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13029488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13029488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13029488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13029488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66817.887179                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66817.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66817.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66817.887179                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22440959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22440959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116879.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116879.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12829991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12829991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66822.869792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66822.869792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.275580                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539716905000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.275580                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204724                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204724                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131192                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34900                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89087                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34604                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28945                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28945                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89677                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41409                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11436864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11436864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6725113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18173241                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160446                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052650                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160000     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     446      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160446                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837685535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378525500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475567500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5735296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4502336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10237632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5735296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5735296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34900                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34900                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469826933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368824680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838651613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469826933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469826933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182973196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182973196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182973196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469826933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368824680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021624809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000144614750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7487                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7487                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415013                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114275                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123761                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2050                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043293750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846625000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13666.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32416.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.794648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.397584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.148637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35174     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24695     29.71%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10227     12.30%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4670      5.62%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2468      2.97%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1465      1.76%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          974      1.17%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          619      0.74%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83116                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.967677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.379806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.495846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1331     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5657     75.56%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           319      4.26%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.04%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.45%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7487                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6660     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.15%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              486      6.49%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.60%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.73%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7487                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9568704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7787584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10237632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7920704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12207247500                       # Total gap between requests
system.mem_ctrls.avgGap                      43025.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5097792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4470912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7787584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417603551.659146904945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366250472.823430180550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637947318.612439632416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123761                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588225500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2258399500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299829562500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28881.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32102.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2422649.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319100880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169575780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570036180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314405820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5339104500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191496960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7866861000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.441573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445039750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11354792750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274433040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145849440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497472360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320769000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963140880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5279646090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241567200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7722878010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.646700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574241750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11225590750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12200052500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706106                       # number of overall hits
system.cpu.icache.overall_hits::total         1706106                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89678                       # number of overall misses
system.cpu.icache.overall_misses::total         89678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5522542500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5522542500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5522542500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5522542500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1795784                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1795784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1795784                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1795784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049938                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61581.909721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61581.909721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61581.909721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61581.909721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89087                       # number of writebacks
system.cpu.icache.writebacks::total             89087                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5432865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5432865500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5432865500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5432865500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60581.920872                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60581.920872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60581.920872                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60581.920872                       # average overall mshr miss latency
system.cpu.icache.replacements                  89087                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706106                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5522542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5522542500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1795784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1795784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61581.909721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61581.909721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5432865500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5432865500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60581.920872                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60581.920872                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847339                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1760910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.748893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847339                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3681245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3681245                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1339374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1339374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1339374                       # number of overall hits
system.cpu.dcache.overall_hits::total         1339374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106050                       # number of overall misses
system.cpu.dcache.overall_misses::total        106050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6791357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791357500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6791357500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791357500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1445424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1445424                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1445424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1445424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073369                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073369                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073369                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073369                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64039.203206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64039.203206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64039.203206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64039.203206                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34724                       # number of writebacks
system.cpu.dcache.writebacks::total             34724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69481                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21595500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21595500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63644.607878                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63644.607878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63644.607878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63644.607878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103824.519231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103824.519231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       808448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          808448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323480000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66904.479114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66904.479114                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9152                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2704645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2704645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21595500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21595500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66743.454335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66743.454335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199958.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199958.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530926                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56375                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56375                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3467877500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3467877500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61514.456763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61514.456763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27417                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049307                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59308.170454                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59308.170454                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          885                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079096                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71476.271186                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71476.271186                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          885                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62371500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079096                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70476.271186                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70476.271186                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542217097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.246050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1400567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.202914                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.246050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978756                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3005821                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3005821                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741134431500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   321962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   277.69                       # Real time elapsed on the host
host_tick_rate                              708038835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404697                       # Number of instructions simulated
sim_ops                                      89404697                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196613                       # Number of seconds simulated
sim_ticks                                196613488000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.487442                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6183489                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9162429                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3692                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            321182                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9032281                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             376296                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2190082                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1813786                       # Number of indirect misses.
system.cpu.branchPred.lookups                10140054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  444887                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        97789                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469876                       # Number of instructions committed
system.cpu.committedOps                      84469876                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.648804                       # CPI: cycles per instruction
system.cpu.discardedOps                        887821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17051190                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32108834                       # DTB hits
system.cpu.dtb.data_misses                      35654                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634291                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8688538                       # DTB read hits
system.cpu.dtb.read_misses                       9429                       # DTB read misses
system.cpu.dtb.write_accesses                13416899                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23420296                       # DTB write hits
system.cpu.dtb.write_misses                     26225                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4127                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48382521                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9285494                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23900424                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288042641                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.215109                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12140736                       # ITB accesses
system.cpu.itb.fetch_acv                           79                       # ITB acv
system.cpu.itb.fetch_hits                    12139206                       # ITB hits
system.cpu.itb.fetch_misses                      1530                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54471     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1044      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63813                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88766                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29528     46.99%     46.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     201      0.32%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32985     52.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62839                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28235     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      201      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28235     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56796                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180444263500     91.77%     91.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238027000      0.12%     91.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               221670500      0.11%     92.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15712075000      7.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196616036000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956211                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855995                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903834                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6503                      
system.cpu.kern.mode_good::user                  6503                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6503                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795863                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886330                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       117946956500     59.99%     59.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78669080500     40.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        392683929                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026404      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44676314     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61186      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708670     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428565     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564085      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469876                       # Class of committed instruction
system.cpu.quiesceCycles                       543047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       104641288                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2887793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5774907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20961851745                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20961851745                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20961851745                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20961851745                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117908.942204                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117908.942204                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117908.942204                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117908.942204                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           639                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   30                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    21.300000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12062853342                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12062853342                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12062853342                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12062853342                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67852.701890                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67852.701890                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67852.701890                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67852.701890                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43947128                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43947128                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118137.440860                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118137.440860                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25347128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25347128                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68137.440860                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68137.440860                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20917904617                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20917904617                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117908.463074                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117908.463074                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12037506214                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12037506214                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67852.104832                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67852.104832                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1028527                       # Transaction distribution
system.membus.trans_dist::WriteReq               2377                       # Transaction distribution
system.membus.trans_dist::WriteResp              2377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893904                       # Transaction distribution
system.membus.trans_dist::WritebackClean       423096                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570110                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682691                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682691                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         423097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        603916                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1269290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1269290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6858715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6866501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8491359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54156352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54156352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256173696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256182369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321693345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2891033                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016829                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2890214     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     819      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2891033                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7319000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15555020463                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1984379                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12082528250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2227994000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27078208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146317952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173396672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27078208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27078208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121209856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121209856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          423097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2286218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2709323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893904                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137723044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         744190816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881916463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137723044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137723044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      616488000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            616488000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      616488000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137723044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        744190816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1498404463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2313595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    333397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2279132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000167511750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7264559                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2177687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2709323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2316817                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2709323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2316817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3222                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            205646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           179178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            156056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            192501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           131016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151031                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25669130000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13062685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74654198750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9825.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28575.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       656                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2279541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2709323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2316817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2561087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 142301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       638383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    493.864179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   298.662944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.171171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       153806     24.09%     24.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       118258     18.52%     42.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57331      8.98%     51.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39206      6.14%     57.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22127      3.47%     61.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18386      2.88%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15313      2.40%     66.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12480      1.95%     68.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201476     31.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       638383                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.240273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.158185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129661     90.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11105      7.75%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1206      0.84%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          666      0.46%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          510      0.36%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           48      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           15      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143229                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.141071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136486     95.29%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5748      4.01%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           899      0.63%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            63      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167202368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6194304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148070144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173396672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148276288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       753.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    754.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196613488000                       # Total gap between requests
system.mem_ctrls.avgGap                      39118.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21337408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145864448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148070144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 108524639.977904260159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 741884239.396637916565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2604.093977519996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 753102676.251794099808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       423097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2286218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2316817                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11412587000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63240580750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1031000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4885529566500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26973.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27661.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    128875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2108724.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2298737280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1221800250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9282099960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5927174280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15520889280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77299363260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10407314880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121957379190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.289993                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25880587500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6565520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164172421500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2259531540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1200965700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9371871180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6150130920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15520889280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77953578480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9856363200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122313330300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.100404                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24362398500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6565520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165690523500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179785                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179785                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363344                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8673                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365761                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1126500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5407000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926409745                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5519500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              518500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285493.480529                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198631734000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24776041                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24776041                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24776041                       # number of overall hits
system.cpu.icache.overall_hits::total        24776041                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       423097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         423097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       423097                       # number of overall misses
system.cpu.icache.overall_misses::total        423097                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24854851000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24854851000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24854851000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24854851000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25199138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25199138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25199138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25199138                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016790                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016790                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016790                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016790                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58745.041917                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58745.041917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58745.041917                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58745.041917                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       423096                       # number of writebacks
system.cpu.icache.writebacks::total            423096                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       423097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       423097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       423097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       423097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24431754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24431754000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24431754000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24431754000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57745.041917                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57745.041917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57745.041917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57745.041917                       # average overall mshr miss latency
system.cpu.icache.replacements                 423096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24776041                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24776041                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       423097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        423097                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24854851000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24854851000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25199138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25199138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016790                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58745.041917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58745.041917                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       423097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       423097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24431754000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24431754000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57745.041917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57745.041917                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25032227                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            423096                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.164414                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50821373                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50821373                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27641258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27641258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27641258                       # number of overall hits
system.cpu.dcache.overall_hits::total        27641258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4146988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4146988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4146988                       # number of overall misses
system.cpu.dcache.overall_misses::total       4146988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254854764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254854764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254854764000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254854764000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31788246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31788246                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31788246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31788246                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130457                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61455.389791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61455.389791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61455.389791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61455.389791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716496                       # number of writebacks
system.cpu.dcache.writebacks::total           1716496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3892                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134859541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134859541500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134859541500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134859541500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254713500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254713500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071758                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59121.098492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59121.098492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59121.098492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59121.098492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65445.400822                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65445.400822                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2286234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7706808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7706808                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48752495500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48752495500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8506949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8506949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60929.880484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60929.880484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       598355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       598355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35737415500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35737415500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254713500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254713500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59726.108247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59726.108247                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168127.722772                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168127.722772                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206102268500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206102268500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281297                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281297                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143757                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61581.024917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61581.024917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2377                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99122126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99122126000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58905.964042                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58905.964042                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5203                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5203                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    393024500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    393024500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047953                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047953                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75538.054968                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75538.054968                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           12                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5191                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5191                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    387075000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    387075000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047842                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74566.557503                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74566.557503                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108406                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108406                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 198917334000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29746231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2286234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.011018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          715                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66296544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66296544                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3162955330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 526990                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   526990                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1499.04                       # Real time elapsed on the host
host_tick_rate                              281394229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   789978402                       # Number of instructions simulated
sim_ops                                     789978402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.421821                       # Number of seconds simulated
sim_ticks                                421820898500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.343927                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31988413                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37047670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              22594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12536519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          41371427                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             204993                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1230739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1025746                       # Number of indirect misses.
system.cpu.branchPred.lookups                51244294                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6879985                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        82854                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   700573705                       # Number of instructions committed
system.cpu.committedOps                     700573705                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.204216                       # CPI: cycles per instruction
system.cpu.discardedOps                      15333943                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                126762529                       # DTB accesses
system.cpu.dtb.data_acv                            14                       # DTB access violations
system.cpu.dtb.data_hits                    129694661                       # DTB hits
system.cpu.dtb.data_misses                      33633                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99537117                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    100545731                       # DTB read hits
system.cpu.dtb.read_misses                      27766                       # DTB read misses
system.cpu.dtb.write_accesses                27225412                       # DTB write accesses
system.cpu.dtb.write_acv                           14                       # DTB write access violations
system.cpu.dtb.write_hits                    29148930                       # DTB write hits
system.cpu.dtb.write_misses                      5867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              201837                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          596617610                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109547887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         34159324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       207013794                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.830416                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               145264451                       # ITB accesses
system.cpu.itb.fetch_acv                         3203                       # ITB acv
system.cpu.itb.fetch_hits                   145254922                       # ITB hits
system.cpu.itb.fetch_misses                      9529                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   745      1.50%      1.50% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      1.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19243     38.80%     40.31% # number of callpals executed
system.cpu.kern.callpal::rdps                    1119      2.26%     42.56% # number of callpals executed
system.cpu.kern.callpal::rti                     2744      5.53%     48.09% # number of callpals executed
system.cpu.kern.callpal::callsys                 1028      2.07%     50.17% # number of callpals executed
system.cpu.kern.callpal::imb                        2      0.00%     50.17% # number of callpals executed
system.cpu.kern.callpal::rdunique               24713     49.83%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  49596                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      75718                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8697     38.79%     38.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     432      1.93%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13290     59.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22419                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8697     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      432      2.42%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8697     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17826                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             410618886500     97.54%     97.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               652465000      0.15%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9719814500      2.31%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         420991166000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.654402                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.795129                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2722                      
system.cpu.kern.mode_good::user                  2722                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3489                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2722                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.780166                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.876509                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30287827000      7.19%      7.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         390703338000     92.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      745                       # number of times the context was actually changed
system.cpu.numCycles                        843641797                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25727613      3.67%      3.67% # Class of committed instruction
system.cpu.op_class_0::IntAlu               547718892     78.18%     81.85% # Class of committed instruction
system.cpu.op_class_0::IntMult                  92464      0.01%     81.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 87814      0.01%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 22218      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7389      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               97759063     13.95%     95.84% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28687202      4.09%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             38454      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            37987      0.01%     99.94% # Class of committed instruction
system.cpu.op_class_0::IprAccess               394609      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                700573705                       # Class of committed instruction
system.cpu.tickCycles                       636628003                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1848162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3696325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1395660                       # Transaction distribution
system.membus.trans_dist::WriteReq                432                       # Transaction distribution
system.membus.trans_dist::WriteResp               432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       783563                       # Transaction distribution
system.membus.trans_dist::WritebackClean       571667                       # Transaction distribution
system.membus.trans_dist::CleanEvict           492932                       # Transaction distribution
system.membus.trans_dist::ReadExReq            452502                       # Transaction distribution
system.membus.trans_dist::ReadExResp           452502                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         571667                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        823994                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1715001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1715001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3829485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3830351                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5545352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73173376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73173376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    131843712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    131847168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               205020544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1848595                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006660                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1848513    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1848595                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1080000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9509849500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6801606500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3026068750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36586688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       81695680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          118282368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36586688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36586688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50148032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50148032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          571667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1276495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1848162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       783563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             783563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          86735124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193673856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             280408980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     86735124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86735124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118884655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118884655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118884655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         86735124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193673856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            399293635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1339412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    501018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1238995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000579598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80411                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80411                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4848002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1260042                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1848162                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1355195                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1848162                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1355195                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 108149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15783                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             85741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            120055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            107533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            102876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            151417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           116933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           147786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            75033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           123197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            126908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            108116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             61415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             75772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             82034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            118028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             99830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            62291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           114338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           102084                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22122220750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8700065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54747464500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12713.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31463.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1284627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1018357                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1848162                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1355195                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1634795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  101470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       776437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.830006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.748584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.339000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       282512     36.39%     36.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       218779     28.18%     64.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        99435     12.81%     77.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50676      6.53%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39815      5.13%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19316      2.49%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18151      2.34%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9113      1.17%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38640      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       776437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.638719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.599574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.905511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             193      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          11061     13.76%     14.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         55029     68.43%     82.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6742      8.38%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2462      3.06%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1252      1.56%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           895      1.11%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           656      0.82%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           527      0.66%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           425      0.53%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           301      0.37%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           233      0.29%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          198      0.25%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          116      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           93      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           50      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           50      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           45      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           33      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           16      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           11      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           10      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80411                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.657000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.628090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            54996     68.39%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              940      1.17%     69.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22301     27.73%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1528      1.90%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              546      0.68%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80411                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              111360832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6921536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                85721984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               118282368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             86732480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       264.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       203.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    280.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  421820018000                       # Total gap between requests
system.mem_ctrls.avgGap                     131680.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32065152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79295680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     85721984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 76016034.563541188836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 187984237.580395758152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 203218911.876648038626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       571667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1276495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1355195                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16220217250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  38527247250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10072339690500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28373.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30182.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7432391.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2887544520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1534770105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6169745400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3350394360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33298122000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     140204763330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43912055520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       231357395235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.473051                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 112871543500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  14085500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 294863855000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2656201380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1411808310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6253947420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3641304960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33298122000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     142908061860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41635593600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       231805039530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.534270                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 106945061750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  14085500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 300790336750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 432                       # Transaction distribution
system.iobus.trans_dist::WriteResp                432                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3456                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1080000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              432000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    421820898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146658446                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146658446                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146658446                       # number of overall hits
system.cpu.icache.overall_hits::total       146658446                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       571666                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         571666                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       571666                       # number of overall misses
system.cpu.icache.overall_misses::total        571666                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  34856545500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  34856545500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  34856545500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  34856545500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    147230112                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    147230112                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    147230112                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    147230112                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003883                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003883                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003883                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003883                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60973.620086                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60973.620086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60973.620086                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60973.620086                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       571667                       # number of writebacks
system.cpu.icache.writebacks::total            571667                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       571666                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       571666                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       571666                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       571666                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34284878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34284878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34284878500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34284878500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003883                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003883                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003883                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003883                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59973.618337                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59973.618337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59973.618337                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59973.618337                       # average overall mshr miss latency
system.cpu.icache.replacements                 571667                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146658446                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146658446                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       571666                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        571666                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  34856545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  34856545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    147230112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    147230112                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003883                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60973.620086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60973.620086                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       571666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       571666                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34284878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34284878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003883                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59973.618337                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59973.618337                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           147449384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            572179                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.698000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         295031891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        295031891                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126223382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126223382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126223382                       # number of overall hits
system.cpu.dcache.overall_hits::total       126223382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1805949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1805949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1805949                       # number of overall misses
system.cpu.dcache.overall_misses::total       1805949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 112502050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112502050500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 112502050500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112502050500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    128029331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    128029331                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    128029331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    128029331                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62295.253354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62295.253354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62295.253354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62295.253354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       783563                       # number of writebacks
system.cpu.dcache.writebacks::total            783563                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       534682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       534682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       534682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       534682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1271267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1271267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1271267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1271267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  78193290500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78193290500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  78193290500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78193290500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009929                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61508.157216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61508.157216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61508.157216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61508.157216                       # average overall mshr miss latency
system.cpu.dcache.replacements                1276495                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     98479177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        98479177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       917042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        917042                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  58754684500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58754684500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     99396219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     99396219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64069.785790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64069.785790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        98271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        98271                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       818771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       818771                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  51815131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  51815131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63284.033020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63284.033020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27744205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27744205                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       888907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       888907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53747366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53747366000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28633112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28633112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60464.554785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60464.554785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       436411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       436411                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       452496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       452496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          432                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          432                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26378159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26378159500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58294.790451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58294.790451                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5229                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    377893000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    377893000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063936                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063936                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72268.693823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72268.693823                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5229                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    372664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    372664000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063936                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063936                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71268.693823                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71268.693823                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81627                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81627                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81627                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81627                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 421820898500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           128083541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1277519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.259598                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         257661981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        257661981                       # Number of data accesses

---------- End Simulation Statistics   ----------
