$date
	Sat Sep 09 19:01:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module LogicDesign_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#8
1%
0$
0#
0"
#9
1'
0!
0&
#16
0%
1$
#17
0'
1&
#18
1'
#24
1%
#32
0%
0$
1#
#33
0&
1!
#34
0'
#35
0!
#40
1%
#41
1'
#42
1!
#100
