{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718164924408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718164924408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 01:02:04 2024 " "Processing started: Wed Jun 12 01:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718164924408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164924408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164924408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718164924549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718164924549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bola.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bola.v" { { "Info" "ISGN_ENTITY_NAME" "1 bola " "Found entity 1: bola" {  } { { "src/bola.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "src/buffer.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929542 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "entities.v(36) " "Verilog HDL Module Instantiation warning at entities.v(36): ignored dangling comma in List of Port Connections" {  } { { "src/entities.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/entities.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718164929543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/entities.v 1 1 " "Found 1 design units, including 1 entities, in source file src/entities.v" { { "Info" "ISGN_ENTITY_NAME" "1 entities " "Found entity 1: entities" {  } { { "src/entities.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/entities.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inimigo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/inimigo.v" { { "Info" "ISGN_ENTITY_NAME" "1 inimigo " "Found entity 1: inimigo" {  } { { "src/inimigo.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/inimigo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keys.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "src/keys.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/keys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 nave " "Found entity 1: nave" {  } { { "src/nave.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/nave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file src/projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "src/projeto.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tela.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tela.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "src/tela.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "src/vga.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718164929545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "largura_nave entities.v(63) " "Verilog HDL Implicit Net warning at entities.v(63): created implicit net for \"largura_nave\"" {  } { { "src/entities.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/entities.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetInimigo inimigo.v(21) " "Verilog HDL Implicit Net warning at inimigo.v(21): created implicit net for \"resetInimigo\"" {  } { { "src/inimigo.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/inimigo.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetNave nave.v(10) " "Verilog HDL Implicit Net warning at nave.v(10): created implicit net for \"resetNave\"" {  } { { "src/nave.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/nave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "largura_coracao tela.v(109) " "Verilog HDL Implicit Net warning at tela.v(109): created implicit net for \"largura_coracao\"" {  } { { "src/tela.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_R tela.v(152) " "Verilog HDL Implicit Net warning at tela.v(152): created implicit net for \"buffer_fundo_R\"" {  } { { "src/tela.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_G tela.v(153) " "Verilog HDL Implicit Net warning at tela.v(153): created implicit net for \"buffer_fundo_G\"" {  } { { "src/tela.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_B tela.v(154) " "Verilog HDL Implicit Net warning at tela.v(154): created implicit net for \"buffer_fundo_B\"" {  } { { "src/tela.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/tela.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ehAliada bola.v(32) " "Verilog HDL error at bola.v(32): object \"ehAliada\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/bola.v" "" { Text "/home/henrique/Downloads/2024s1-mc613-projeto-circuitos-hatsune-miku/src/bola.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1718164929546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718164929596 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 12 01:02:09 2024 " "Processing ended: Wed Jun 12 01:02:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718164929596 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718164929596 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718164929596 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164929596 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 9 s " "Quartus Prime Flow was unsuccessful. 3 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718164930223 ""}
