#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Fri Mar 14 12:27:45 2014
# Process ID: 3520
# Log file: C:/Users/Станислав/Desktop/zedboard/260214/vivado.log
# Journal file: C:/Users/Станислав/Desktop/zedboard/260214\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Станислав\Desktop\zedboard\260214\260214.xpr}
report_ip_status -name ip_status_1 
open_bd_design {C:/Users/Станислав/Desktop/zedboard/260214/260214.srcs/sources_1/bd/dma/dma.bd}
current_bd_design dma
upgrade_bd_cells [get_bd_cells [list /axi_crossbar_0 /axi_mem_intercon /processing_system7_0 /axi_bram_ctrl_0 /proc_sys_reset /axi_bram_ctrl_0_bram /processing_system7_0_axi_periph /axi_cdma_0 ] ]
report_ip_status -name ip_status_1 
set_property ip_repo_paths  {c:/Users/Станислав/Desktop/zedboard/IPCore/m_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/test_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/init_cdma_1.0 C:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a c:/Users/Станислав/Desktop/zedboard/IPCore/reg_status_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/acp_1.0 c:/Users/Станислав/Desktop/zynq/IP_Core} [current_fileset]
update_ip_catalog
set_property ip_repo_paths  {c:/Users/Станислав/Desktop/zedboard/IPCore/init_cdma_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a c:/Users/Станислав/Desktop/zedboard/IPCore/reg_status_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/acp_1.0} [current_fileset]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv avnet:user:axi_adc_1c:1.0 axi_adc_1c_0
endgroup
ipx::edit_ip_in_project -upgrade true -name {axi_adc_1c_v1_0_project} -directory {C:/Users/axi_adc_1c_v1_0_project} {c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a/component.xml}
ipx::edit_ip_in_project -upgrade true -name {axi_adc_1c_v1_0_project} -directory {C:/Users/axi_adc_1c_v1_0_project} {c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a/component.xml}
ipx::edit_ip_in_project -upgrade true -name {axi_adc_1c_v1_0_project} -directory {C:/Users/axi_adc_1c_v1_0_project} {c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a/component.xml}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.0 axi_fifo_mm_s_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
disconnect_bd_intf_net [get_bd_intf_net axi_mem_intercon_m00_axi] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
startgroup
set_property -dict [list CONFIG.C_USE_RX_CUT_THROUGH {true}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_USE_RX_CUT_THROUGH {false}] [get_bd_cells axi_fifo_mm_s_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property location {2.5 874 1430} [get_bd_cells axi_dma_0]
set_property location {3 1130 1061} [get_bd_cells axi_fifo_mm_s_0]
set_property location {4 1352 1129} [get_bd_cells axi_fifo_mm_s_0]
set_property location {3 1070 1095} [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_mm2s_mapper:1.1 axi_mm2s_mapper_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_adc_1c_0/S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
set_property location {3 1157 1096} [get_bd_cells axi_dma_0]
set_property location {2 657 1017} [get_bd_cells axi_adc_1c_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axi_adc_1c_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_TXD]
delete_bd_objs [get_bd_intf_nets axi_fifo_mm_s_0_AXI_STR_TXD]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_adc_1c_0/S_AXIS_S2MM] [get_bd_intf_pins axis_interconnect_0/M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets axis_interconnect_0_M01_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets S00_AXIS_1]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_fifo_mm_s_0/AXI_STR_RXD]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins axis_interconnect_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins axis_interconnect_0/S00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/M01_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins axis_interconnect_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
delete_bd_objs [get_bd_intf_nets axis_interconnect_0_M01_AXIS]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axis_interconnect_0_M00_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_adc_1c_0/S_AXIS_S2MM] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
delete_bd_objs [get_bd_intf_nets S00_AXIS_1] [get_bd_cells axis_interconnect_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
create_peripheral {xilinx.com} {user} {my} {1.0} -dir {C:/Users}
add_peripheral_interface {M00_AXIS} -interface_mode {master} -axi_type {stream} [ipx::find_open_core xilinx.com:user:my:1.0]
add_peripheral_interface {S00_AXIS} -interface_mode {slave} -axi_type {stream} [ipx::find_open_core xilinx.com:user:my:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:my:1.0]
create_peripheral {xilinx.com} {user} {myip} {1.0} -dir {C:/Users}
add_peripheral_interface {M00_AXIS} -interface_mode {master} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip:1.0]
add_peripheral_interface {S00_AXIS} -interface_mode {slave} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
create_peripheral {xilinx.com} {user} {myip} {1.0} -dir {C:/}
add_peripheral_interface {S00_AXIS} -interface_mode {slave} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property ip_repo_paths  {C:/myip_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/init_cdma_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a c:/Users/Станислав/Desktop/zedboard/IPCore/reg_status_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/acp_1.0} [current_fileset]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
delete_bd_objs [get_bd_cells myip_0]
create_peripheral {xilinx.com} {user} {myip1} {1.0} -dir {C:/}
add_peripheral_interface {S00_AXIS} -interface_mode {slave} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip1:1.0]
add_peripheral_interface {M00_AXI} -interface_mode {master} -axi_type {lite} [ipx::find_open_core xilinx.com:user:myip1:1.0]
generate_peripheral -example_design [ipx::find_open_core xilinx.com:user:myip1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip1:1.0]
set_property ip_repo_paths  {C:/myip1_1.0 C:/myip_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/init_cdma_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a c:/Users/Станислав/Desktop/zedboard/IPCore/reg_status_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/acp_1.0} [current_fileset]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name {edit_myip1_v1_0} -directory {C:/Users/Станислав/Desktop/zedboard/260214} {c:/myip1_1.0/component.xml}
update_compile_order -fileset sim_1
close_project
create_peripheral {xilinx.com} {user} {myip2} {1.0} -dir {C:/}
add_peripheral_interface {S00_AXIS} -interface_mode {slave} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip2:1.0]
add_peripheral_interface {M00_AXIS} -interface_mode {master} -axi_type {stream} [ipx::find_open_core xilinx.com:user:myip2:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:myip2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip2:1.0]
set_property ip_repo_paths  {C:/myip2_1.0 C:/myip1_1.0 C:/myip_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/init_cdma_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/axi_adc_1c_v1_00_a c:/Users/Станислав/Desktop/zedboard/IPCore/reg_status_1.0 c:/Users/Станислав/Desktop/zedboard/IPCore/acp_1.0} [current_fileset]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name {edit_myip2_v1_0} -directory {C:/Users/Станислав/Desktop/zedboard/260214} {c:/myip2_1.0/component.xml}
update_compile_order -fileset sim_1
current_project 260214
