{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@107:117@HdlIdDef", "  // internal signals\n\n  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n  wire   [21:0]     tdd_counter_init_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@110:120", "  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [ 7:0]     tdd_tx_dp_delay_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@111:121", "  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [ 7:0]     tdd_tx_dp_delay_s;\n  wire   [21:0]     tdd_vco_rx_on_1_s;\n  wire   [21:0]     tdd_vco_rx_off_1_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@109:119", "  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n  wire   [ 7:0]     tdd_tx_dp_delay_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@106:116", "\n  // internal signals\n\n  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@105:115", "  output  [34:0]    tdd_dbg;\n\n  // internal signals\n\n  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@108:118", "\n  wire              rst;\n  wire              tdd_start_s;\n  wire              tdd_counter_reset_s;\n  wire              tdd_update_regs_s;\n  wire              tdd_secondary_s;\n  wire              tdd_burst_en_s;\n  wire   [ 5:0]     tdd_burst_count_s;\n  wire              tdd_infinite_burst_s;\n  wire   [21:0]     tdd_counter_init_s;\n  wire   [21:0]     tdd_frame_length_s;\n"]], "Diff Content": {"Delete": [[112, "  wire              tdd_update_regs_s;\n"]], "Add": []}}