// Seed: 3172384286
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  assign module_1.id_11 = 0;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout tri0 id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout supply0 id_1;
  assign id_1 = (id_16);
  wire id_25;
  assign id_8 = -1 + id_1++;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output supply1 id_5
    , id_16,
    input wor id_6
    , id_17,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    input uwire id_10,
    output wire id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_16,
      id_16,
      id_17,
      id_17,
      id_16,
      id_16,
      id_18,
      id_16,
      id_18,
      id_18,
      id_16,
      id_17,
      id_16
  );
  id_19 :
  assert property (@(posedge -1) id_8)
  else;
endmodule
