{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 08 21:22:54 2018 " "Info: Processing started: Sat Dec 08 21:22:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part7 -c part7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part7 -c part7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[4\] HEX0\[2\] 10.901 ns Longest " "Info: Longest tpd from source pin \"SW\[4\]\" to destination pin \"HEX0\[2\]\" is 10.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 PIN PIN_AF14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 16; PIN Node = 'SW\[4\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "part7.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part7/part7.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.419 ns) 3.286 ns bcd_l\[2\]~27 2 COMB LCCOMB_X62_Y3_N10 1 " "Info: 2: + IC(1.868 ns) + CELL(0.419 ns) = 3.286 ns; Loc. = LCCOMB_X62_Y3_N10; Fanout = 1; COMB Node = 'bcd_l\[2\]~27'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { SW[4] bcd_l[2]~27 } "NODE_NAME" } } { "part7.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part7/part7.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 3.987 ns bcd_l\[2\]~33 3 COMB LCCOMB_X62_Y3_N14 7 " "Info: 3: + IC(0.263 ns) + CELL(0.438 ns) = 3.987 ns; Loc. = LCCOMB_X62_Y3_N14; Fanout = 7; COMB Node = 'bcd_l\[2\]~33'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { bcd_l[2]~27 bcd_l[2]~33 } "NODE_NAME" } } { "part7.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part7/part7.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.438 ns) 5.218 ns bcd7seg:digit0\|Mux2~0 4 COMB LCCOMB_X61_Y3_N8 1 " "Info: 4: + IC(0.793 ns) + CELL(0.438 ns) = 5.218 ns; Loc. = LCCOMB_X61_Y3_N8; Fanout = 1; COMB Node = 'bcd7seg:digit0\|Mux2~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { bcd_l[2]~33 bcd7seg:digit0|Mux2~0 } "NODE_NAME" } } { "part7.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part7/part7.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.905 ns) + CELL(2.778 ns) 10.901 ns HEX0\[2\] 5 PIN PIN_AC12 0 " "Info: 5: + IC(2.905 ns) + CELL(2.778 ns) = 10.901 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { bcd7seg:digit0|Mux2~0 HEX0[2] } "NODE_NAME" } } { "part7.vhd" "" { Text "D:/Programming/VHDL/ED2_labs2/Part7/part7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.072 ns ( 46.53 % ) " "Info: Total cell delay = 5.072 ns ( 46.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.829 ns ( 53.47 % ) " "Info: Total interconnect delay = 5.829 ns ( 53.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.901 ns" { SW[4] bcd_l[2]~27 bcd_l[2]~33 bcd7seg:digit0|Mux2~0 HEX0[2] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "10.901 ns" { SW[4] {} SW[4]~combout {} bcd_l[2]~27 {} bcd_l[2]~33 {} bcd7seg:digit0|Mux2~0 {} HEX0[2] {} } { 0.000ns 0.000ns 1.868ns 0.263ns 0.793ns 2.905ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 21:22:54 2018 " "Info: Processing ended: Sat Dec 08 21:22:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
