# All the stuff required for verilog compile.
# This Ruby code. So any legal ruby syntax goes.
#
@files = [
          ENV["UVM_HOME"] + "/src/uvm_pkg.sv",
          ENV["SRM_ROOT"] + "/distrib/src/srm_pkg.sv",
          "../unit_fwk/srm_unit_test_pkg.sv",
          "models/*_pkg.sv",
          "../unit_fwk/srm_unit_test.sv",
          "*_pkg.sv"
         ]

@incdirs = [ ENV['UVM_HOME'] + "/src",
           ENV['SRM_ROOT'] + "/distrib/src",
           "../unit_fwk",
           "models",
           "."
         ]

@unit_tests = ["test_*.svh"]
@unit_test_pkg = "unit_tests_pkg"
