{"library":{"comment":"","current_unit":"1mA","date":"$Date: Wed Dec  2 00:16:48 2020 $","default_cell_leakage_power":0,"default_fanout_load":1,"default_max_transition":320,"default_operating_conditions":"PVT_0P63V_100C","default_output_pin_cap":0,"delay_model":"table_lookup","groups":[{"operating_conditions":{"names":["PVT_0P63V_100C"],"process":1,"temperature":100,"voltage":0.63}},{"lu_table_template":{"names":["constraint_template_7x7"],"variable_1":"constrained_pin_transition","variable_2":"related_pin_transition"}},{"lu_table_template":{"names":["delay_template_7x7"],"variable_1":"input_net_transition","variable_2":"total_output_net_capacitance"}},{"lu_table_template":{"names":["mpw_constraint_template_7x7"],"variable_1":"constrained_pin_transition"}},{"power_lut_template":{"names":["passive_power_template_7x1"],"variable_1":"input_transition_time"}},{"power_lut_template":{"names":["power_template_7x7"],"variable_1":"input_transition_time","variable_2":"total_output_net_capacitance"}},{"lu_table_template":{"names":["waveform_template_name"],"variable_1":"input_net_transition","variable_2":"normalized_voltage"}},{"input_voltage":{"names":["default_VDD_VSS_input"],"vih":0.63,"vil":0,"vimax":0.63,"vimin":0}},{"output_voltage":{"names":["default_VDD_VSS_output"],"voh":0.63,"vol":0,"vomax":0.63,"vomin":0}},{"normalized_driver_waveform":{"driver_waveform_name":"PreDriver20.5:rise","names":["waveform_template_name"]}},{"normalized_driver_waveform":{"driver_waveform_name":"PreDriver20.5:fall","names":["waveform_template_name"]}},{"normalized_driver_waveform":{"names":["waveform_template_name"]}},{"cell":{"area":0.26244,"clock_gating_integrated_cell":"latch_posedge_precontrol","groups":[{"statetable":{"names":["CLK ENA SE","IQ"],"table":"L L L : - : L ,  L L H : - : H , L H L : - : H , L H H : - : H , H - - : - : N "}},{"pg_pin":{"names":["VDD"],"pg_type":"primary_power","voltage_name":"VDD"}},{"pg_pin":{"names":["VSS"],"pg_type":"primary_ground","voltage_name":"VSS"}},{"leakage_power":{"related_pg_pin":"VDD","value":30068.3,"when":"(CLK * ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":32232.6,"when":"(CLK * ENA * SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * ENA * SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":32640.6,"when":"(CLK * ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":34805.4,"when":"(CLK * ENA * !SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * ENA * !SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":32520.3,"when":"(CLK * !ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * !ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":34685.1,"when":"(CLK * !ENA * SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * !ENA * SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":29339.3,"when":"(CLK * !ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * !ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":37524.3,"when":"(CLK * !ENA * !SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(CLK * !ENA * !SE * GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":24162.5,"when":"(!CLK * ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(!CLK * ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":26736.7,"when":"(!CLK * ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(!CLK * ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":26616.4,"when":"(!CLK * !ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(!CLK * !ENA * SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":25034.9,"when":"(!CLK * !ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VSS","value":0,"when":"(!CLK * !ENA * !SE * !GCLK)"}},{"leakage_power":{"related_pg_pin":"VDD","value":30530.5}},{"leakage_power":{"related_pg_pin":"VSS","value":0}},{"pin":{"direction":"internal","internal_node":"IQ","names":["IQ"]}},{"pin":{"clock_gate_out_pin":1,"direction":"output","groups":[{"timing":{"groups":[{"cell_fall":{"names":["delay_template_7x7"]}},{"fall_transition":{"names":["delay_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"(ENA) | (~ENA & SE)","timing_sense":"positive_unate","timing_type":"combinational_fall","when":"(ENA) + (!ENA * SE)"}},{"timing":{"groups":[{"cell_fall":{"names":["delay_template_7x7"]}},{"fall_transition":{"names":["delay_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"(~ENA & ~SE)","timing_sense":"positive_unate","timing_type":"combinational_fall","when":"(!ENA * !SE)"}},{"timing":{"groups":[{"cell_rise":{"names":["delay_template_7x7"]}},{"rise_transition":{"names":["delay_template_7x7"]}},{"cell_fall":{"names":["delay_template_7x7"]}},{"fall_transition":{"names":["delay_template_7x7"]}}],"related_pin":"CLK","timing_sense":"positive_unate"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["power_template_7x7"]}}],"related_pg_pin":"VDD","related_pin":"CLK","when":"(ENA) + (!ENA * SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["power_template_7x7"]}}],"related_pg_pin":"VSS","related_pin":"CLK","when":"(ENA) + (!ENA * SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["power_template_7x7"]}}],"related_pg_pin":"VDD","related_pin":"CLK","when":"(!ENA * !SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["power_template_7x7"]}}],"related_pg_pin":"VSS","related_pin":"CLK","when":"(!ENA * !SE)"}}],"max_capacitance":46.08,"names":["GCLK"],"output_voltage":"default_VDD_VSS_output","power_down_function":"(!VDD) + (VSS)","related_ground_pin":"VSS","related_power_pin":"VDD","state_function":"CLK & IQ"}},{"pin":{"capacitance":2.13747,"clock":1,"clock_gate_clock_pin":1,"direction":"input","driver_waveform_fall":"PreDriver20.5:fall","driver_waveform_rise":"PreDriver20.5:rise","fall_capacitance":2.13747,"groups":[{"timing":{"groups":[{"rise_constraint":{"names":["mpw_constraint_template_7x7"]}},{"fall_constraint":{"names":["mpw_constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"adacond0","timing_type":"min_pulse_width","when":"(ENA) + (!ENA * SE)"}},{"timing":{"groups":[{"fall_constraint":{"names":["mpw_constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"adacond1","timing_type":"min_pulse_width","when":"(!ENA * !SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(ENA * !GCLK) + (!ENA * SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["scalar"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(ENA * !GCLK) + (!ENA * SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(!ENA * !SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(!ENA * !SE * !GCLK)"}}],"input_signal_level":"VDD","input_voltage":"default_VDD_VSS_input","max_transition":320,"names":["CLK"],"related_ground_pin":"VSS","related_power_pin":"VDD","rise_capacitance":2.06793}},{"pin":{"capacitance":0.412581,"clock_gate_enable_pin":1,"direction":"input","driver_waveform_fall":"PreDriver20.5:fall","driver_waveform_rise":"PreDriver20.5:rise","fall_capacitance":0.412581,"groups":[{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"~SE","timing_type":"hold_rising","when":"!SE"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","timing_type":"hold_rising"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"~SE","timing_type":"setup_rising","when":"!SE"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","timing_type":"setup_rising"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(CLK * SE) + (!CLK * SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(CLK * SE) + (!CLK * SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(CLK * !SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(CLK * !SE)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(!CLK * !SE * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(!CLK * !SE * !GCLK)"}}],"input_signal_level":"VDD","input_voltage":"default_VDD_VSS_input","max_transition":320,"names":["ENA"],"related_ground_pin":"VSS","related_power_pin":"VDD","rise_capacitance":0.412358}},{"pin":{"capacitance":0.414674,"clock_gate_test_pin":1,"direction":"input","driver_waveform_fall":"PreDriver20.5:fall","driver_waveform_rise":"PreDriver20.5:rise","fall_capacitance":0.414674,"groups":[{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"~ENA","timing_type":"hold_rising","when":"!ENA"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","timing_type":"hold_rising"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","sdf_cond":"~ENA","timing_type":"setup_rising","when":"!ENA"}},{"timing":{"groups":[{"rise_constraint":{"names":["constraint_template_7x7"]}},{"fall_constraint":{"names":["constraint_template_7x7"]}}],"related_pin":"CLK","timing_type":"setup_rising"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(CLK * ENA) + (!CLK * ENA * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(CLK * ENA) + (!CLK * ENA * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(CLK * !ENA)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(CLK * !ENA)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VDD","when":"(!CLK * !ENA * !GCLK)"}},{"internal_power":{"groups":[{"rise_power":{"names":["passive_power_template_7x1"]}},{"fall_power":{"names":["passive_power_template_7x1"]}}],"related_pg_pin":"VSS","when":"(!CLK * !ENA * !GCLK)"}}],"input_signal_level":"VDD","input_voltage":"default_VDD_VSS_input","max_transition":320,"names":["SE"],"related_ground_pin":"VSS","related_power_pin":"VDD","rise_capacitance":0.411955}}],"names":["ICGx1_ASAP7_75t_L"]}}],"in_place_swap_mode":"match_footprint","input_threshold_pct_fall":50,"input_threshold_pct_rise":50,"leakage_power_unit":"1pW","names":["asap7sc7p5t_SEQ_LVT_SS_nldm_201020"],"nom_process":1,"nom_temperature":100,"nom_voltage":0.63,"output_threshold_pct_fall":50,"output_threshold_pct_rise":50,"pulling_resistance_unit":"1kohm","revision":"1.0","slew_derate_from_library":1,"slew_lower_threshold_pct_fall":10,"slew_lower_threshold_pct_rise":10,"slew_upper_threshold_pct_fall":90,"slew_upper_threshold_pct_rise":90,"time_unit":"1ps","voltage_unit":"1V"}}