Loading plugins phase: Elapsed time ==> 6s.136ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 28s.554ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.406ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ServoControl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -dcpsoc3 ServoControl.v -verilog
======================================================================

======================================================================
Compiling:  ServoControl.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -dcpsoc3 ServoControl.v -verilog
======================================================================

======================================================================
Compiling:  ServoControl.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -dcpsoc3 -verilog ServoControl.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 23 20:12:14 2018


======================================================================
Compiling:  ServoControl.v
Program  :   vpp
Options  :    -yv2 -q10 ServoControl.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 23 20:12:14 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ServoControl.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ServoControl.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -dcpsoc3 -verilog ServoControl.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 23 20:12:18 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\codegentemp\ServoControl.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\codegentemp\ServoControl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  ServoControl.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -dcpsoc3 -verilog ServoControl.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 23 20:12:25 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\codegentemp\ServoControl.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\codegentemp\ServoControl.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Stabilizer:PWMUDB:km_run\
	\Stabilizer:PWMUDB:ctrl_cmpmode2_2\
	\Stabilizer:PWMUDB:ctrl_cmpmode2_1\
	\Stabilizer:PWMUDB:ctrl_cmpmode2_0\
	\Stabilizer:PWMUDB:ctrl_cmpmode1_2\
	\Stabilizer:PWMUDB:ctrl_cmpmode1_1\
	\Stabilizer:PWMUDB:ctrl_cmpmode1_0\
	\Stabilizer:PWMUDB:capt_rising\
	\Stabilizer:PWMUDB:capt_falling\
	\Stabilizer:PWMUDB:trig_rise\
	\Stabilizer:PWMUDB:trig_fall\
	\Stabilizer:PWMUDB:sc_kill\
	\Stabilizer:PWMUDB:min_kill\
	\Stabilizer:PWMUDB:km_tc\
	\Stabilizer:PWMUDB:db_tc\
	\Stabilizer:PWMUDB:dith_sel\
	\Stabilizer:Net_101\
	\Stabilizer:Net_96\
	\Stabilizer:PWMUDB:MODULE_1:b_31\
	\Stabilizer:PWMUDB:MODULE_1:b_30\
	\Stabilizer:PWMUDB:MODULE_1:b_29\
	\Stabilizer:PWMUDB:MODULE_1:b_28\
	\Stabilizer:PWMUDB:MODULE_1:b_27\
	\Stabilizer:PWMUDB:MODULE_1:b_26\
	\Stabilizer:PWMUDB:MODULE_1:b_25\
	\Stabilizer:PWMUDB:MODULE_1:b_24\
	\Stabilizer:PWMUDB:MODULE_1:b_23\
	\Stabilizer:PWMUDB:MODULE_1:b_22\
	\Stabilizer:PWMUDB:MODULE_1:b_21\
	\Stabilizer:PWMUDB:MODULE_1:b_20\
	\Stabilizer:PWMUDB:MODULE_1:b_19\
	\Stabilizer:PWMUDB:MODULE_1:b_18\
	\Stabilizer:PWMUDB:MODULE_1:b_17\
	\Stabilizer:PWMUDB:MODULE_1:b_16\
	\Stabilizer:PWMUDB:MODULE_1:b_15\
	\Stabilizer:PWMUDB:MODULE_1:b_14\
	\Stabilizer:PWMUDB:MODULE_1:b_13\
	\Stabilizer:PWMUDB:MODULE_1:b_12\
	\Stabilizer:PWMUDB:MODULE_1:b_11\
	\Stabilizer:PWMUDB:MODULE_1:b_10\
	\Stabilizer:PWMUDB:MODULE_1:b_9\
	\Stabilizer:PWMUDB:MODULE_1:b_8\
	\Stabilizer:PWMUDB:MODULE_1:b_7\
	\Stabilizer:PWMUDB:MODULE_1:b_6\
	\Stabilizer:PWMUDB:MODULE_1:b_5\
	\Stabilizer:PWMUDB:MODULE_1:b_4\
	\Stabilizer:PWMUDB:MODULE_1:b_3\
	\Stabilizer:PWMUDB:MODULE_1:b_2\
	\Stabilizer:PWMUDB:MODULE_1:b_1\
	\Stabilizer:PWMUDB:MODULE_1:b_0\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_31\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_30\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_29\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_28\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_27\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_26\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_25\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:a_24\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_31\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_30\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_29\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_28\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_27\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_26\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_25\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_24\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_23\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_22\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_21\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_20\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_19\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_18\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_17\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_16\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_15\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_14\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_13\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_12\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_11\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_10\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_9\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_8\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_7\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_6\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_5\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_4\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_3\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_2\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_1\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:b_0\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_31\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_30\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_29\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_28\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_27\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_26\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_25\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_24\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_23\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_22\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_21\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_20\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_19\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_18\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_17\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_16\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_15\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_14\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_13\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_12\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_11\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_10\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_9\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_8\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_7\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_6\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_5\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_4\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_3\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_2\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_115
	Net_109
	Net_106
	\Stabilizer:Net_113\
	\Stabilizer:Net_107\
	\Stabilizer:Net_114\
	\Aileron:PWMUDB:km_run\
	\Aileron:PWMUDB:ctrl_cmpmode2_2\
	\Aileron:PWMUDB:ctrl_cmpmode2_1\
	\Aileron:PWMUDB:ctrl_cmpmode2_0\
	\Aileron:PWMUDB:ctrl_cmpmode1_2\
	\Aileron:PWMUDB:ctrl_cmpmode1_1\
	\Aileron:PWMUDB:ctrl_cmpmode1_0\
	\Aileron:PWMUDB:capt_rising\
	\Aileron:PWMUDB:capt_falling\
	\Aileron:PWMUDB:trig_rise\
	\Aileron:PWMUDB:trig_fall\
	\Aileron:PWMUDB:sc_kill\
	\Aileron:PWMUDB:min_kill\
	\Aileron:PWMUDB:km_tc\
	\Aileron:PWMUDB:db_tc\
	\Aileron:PWMUDB:dith_sel\
	\Aileron:Net_101\
	\Aileron:Net_96\
	\Aileron:PWMUDB:MODULE_2:b_31\
	\Aileron:PWMUDB:MODULE_2:b_30\
	\Aileron:PWMUDB:MODULE_2:b_29\
	\Aileron:PWMUDB:MODULE_2:b_28\
	\Aileron:PWMUDB:MODULE_2:b_27\
	\Aileron:PWMUDB:MODULE_2:b_26\
	\Aileron:PWMUDB:MODULE_2:b_25\
	\Aileron:PWMUDB:MODULE_2:b_24\
	\Aileron:PWMUDB:MODULE_2:b_23\
	\Aileron:PWMUDB:MODULE_2:b_22\
	\Aileron:PWMUDB:MODULE_2:b_21\
	\Aileron:PWMUDB:MODULE_2:b_20\
	\Aileron:PWMUDB:MODULE_2:b_19\
	\Aileron:PWMUDB:MODULE_2:b_18\
	\Aileron:PWMUDB:MODULE_2:b_17\
	\Aileron:PWMUDB:MODULE_2:b_16\
	\Aileron:PWMUDB:MODULE_2:b_15\
	\Aileron:PWMUDB:MODULE_2:b_14\
	\Aileron:PWMUDB:MODULE_2:b_13\
	\Aileron:PWMUDB:MODULE_2:b_12\
	\Aileron:PWMUDB:MODULE_2:b_11\
	\Aileron:PWMUDB:MODULE_2:b_10\
	\Aileron:PWMUDB:MODULE_2:b_9\
	\Aileron:PWMUDB:MODULE_2:b_8\
	\Aileron:PWMUDB:MODULE_2:b_7\
	\Aileron:PWMUDB:MODULE_2:b_6\
	\Aileron:PWMUDB:MODULE_2:b_5\
	\Aileron:PWMUDB:MODULE_2:b_4\
	\Aileron:PWMUDB:MODULE_2:b_3\
	\Aileron:PWMUDB:MODULE_2:b_2\
	\Aileron:PWMUDB:MODULE_2:b_1\
	\Aileron:PWMUDB:MODULE_2:b_0\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_31\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_30\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_29\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_28\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_27\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_26\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_25\
	\Aileron:PWMUDB:MODULE_2:g2:a0:a_24\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_31\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_30\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_29\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_28\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_27\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_26\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_25\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_24\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_23\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_22\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_21\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_20\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_19\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_18\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_17\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_16\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_15\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_14\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_13\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_12\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_11\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_10\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_9\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_8\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_7\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_6\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_5\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_4\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_3\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_2\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_1\
	\Aileron:PWMUDB:MODULE_2:g2:a0:b_0\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_31\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_30\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_29\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_28\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_27\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_26\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_25\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_24\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_23\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_22\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_21\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_20\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_19\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_18\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_17\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_16\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_15\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_14\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_13\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_12\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_11\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_10\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_9\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_8\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_7\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_6\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_5\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_4\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_3\
	\Aileron:PWMUDB:MODULE_2:g2:a0:s_2\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_157
	Net_151
	Net_148
	\Aileron:Net_113\
	\Aileron:Net_107\
	\Aileron:Net_114\
	Net_179
	Net_176
	\Motor_Speed:Net_114\
	Net_722
	Net_727
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\
	\I2C_Orientation:udb_clk\
	Net_940
	\I2C_Orientation:Net_973\
	Net_941
	\I2C_Orientation:Net_974\
	\I2C_Orientation:timeout_clk\
	Net_946
	\I2C_Orientation:Net_975\
	Net_944
	Net_945
	Net_731
	Net_729
	\Counter_Duration:Net_49\
	\Counter_Duration:Net_82\
	\Counter_Duration:Net_95\
	\Counter_Duration:Net_91\
	\Counter_Duration:Net_102\
	\Counter_Duration:CounterUDB:ctrl_cmod_2\
	\Counter_Duration:CounterUDB:ctrl_cmod_1\
	\Counter_Duration:CounterUDB:ctrl_cmod_0\
	Net_730
	\SPI_Altitude:BSPIM:mosi_after_ld\
	\SPI_Altitude:BSPIM:so_send\
	\SPI_Altitude:BSPIM:mosi_fin\
	\SPI_Altitude:BSPIM:mosi_cpha_1\
	\SPI_Altitude:BSPIM:mosi_cpha_0\
	\SPI_Altitude:BSPIM:pre_mosi\
	\SPI_Altitude:BSPIM:dpcounter_zero\
	\SPI_Altitude:BSPIM:control_7\
	\SPI_Altitude:BSPIM:control_6\
	\SPI_Altitude:BSPIM:control_5\
	\SPI_Altitude:BSPIM:control_4\
	\SPI_Altitude:BSPIM:control_3\
	\SPI_Altitude:BSPIM:control_2\
	\SPI_Altitude:BSPIM:control_1\
	\SPI_Altitude:BSPIM:control_0\
	\SPI_Altitude:Net_294\
	\UART_GPS:BUART:reset_sr\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_916
	\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_GPS:BUART:sRX:MODULE_7:lt\
	\UART_GPS:BUART:sRX:MODULE_7:eq\
	\UART_GPS:BUART:sRX:MODULE_7:gt\
	\UART_GPS:BUART:sRX:MODULE_7:gte\
	\UART_GPS:BUART:sRX:MODULE_7:lte\
	\UART_HC12:BUART:reset_sr\
	Net_932
	Net_933
	\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_928
	\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_HC12:BUART:sRX:MODULE_12:lt\
	\UART_HC12:BUART:sRX:MODULE_12:eq\
	\UART_HC12:BUART:sRX:MODULE_12:gt\
	\UART_HC12:BUART:sRX:MODULE_12:gte\
	\UART_HC12:BUART:sRX:MODULE_12:lte\

    Synthesized names
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Aileron:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 375 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Right_Stabilizer_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Left_Aileron_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Right_Aileron_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Motor_Speed_Output_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \Stabilizer:PWMUDB:hwCapture\ to zero
Aliasing \Stabilizer:PWMUDB:trig_out\ to tmpOE__Left_Stabilizer_net_0
Aliasing Net_104 to zero
Aliasing \Stabilizer:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Stabilizer:PWMUDB:ltch_kill_reg\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Stabilizer:PWMUDB:min_kill_reg\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Stabilizer:PWMUDB:final_kill\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Stabilizer:PWMUDB:dith_count_1\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Stabilizer:PWMUDB:dith_count_0\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Stabilizer:PWMUDB:status_6\ to zero
Aliasing \Stabilizer:PWMUDB:status_4\ to zero
Aliasing \Stabilizer:PWMUDB:cmp1_status_reg\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Stabilizer:PWMUDB:cmp2_status_reg\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Stabilizer:PWMUDB:final_kill_reg\\R\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Stabilizer:PWMUDB:cs_addr_0\ to \Stabilizer:PWMUDB:runmode_enable\\R\
Aliasing \Stabilizer:PWMUDB:pwm_temp\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Aileron:PWMUDB:hwCapture\ to zero
Aliasing \Aileron:PWMUDB:trig_out\ to tmpOE__Left_Stabilizer_net_0
Aliasing Net_146 to zero
Aliasing \Aileron:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Aileron:PWMUDB:ltch_kill_reg\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Aileron:PWMUDB:min_kill_reg\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Aileron:PWMUDB:final_kill\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Aileron:PWMUDB:dith_count_1\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Aileron:PWMUDB:dith_count_0\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Aileron:PWMUDB:status_6\ to zero
Aliasing \Aileron:PWMUDB:status_4\ to zero
Aliasing \Aileron:PWMUDB:cmp1_status_reg\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Aileron:PWMUDB:cmp2_status_reg\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Aileron:PWMUDB:final_kill_reg\\R\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Aileron:PWMUDB:cs_addr_0\ to \Aileron:PWMUDB:runmode_enable\\R\
Aliasing \Aileron:PWMUDB:pwm_temp\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Motor_Speed:Net_113\ to tmpOE__Left_Stabilizer_net_0
Aliasing Net_174 to zero
Aliasing Net_181 to zero
Aliasing tmpOE__BMP280_SDI_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing Net_788 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to tmpOE__Left_Stabilizer_net_0
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to zero
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to zero
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to zero
Aliasing \emFile_1:SPI0:Net_274\ to zero
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \emFile_1:tmpOE__miso0_net_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__BMP280_SCL_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \I2C_Orientation:Net_969\ to tmpOE__Left_Stabilizer_net_0
Aliasing \I2C_Orientation:Net_968\ to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Reset_AGM_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Int_AGM_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \Counter_Duration:Net_89\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Counter_Duration:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_Duration:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_Duration:CounterUDB:capt_rising\ to zero
Aliasing Net_649 to zero
Aliasing \Counter_Duration:CounterUDB:tc_i\ to \Counter_Duration:CounterUDB:reload_tc\
Aliasing tmpOE__BNO055_sda_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__BMP280_CSB_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \SPI_Altitude:BSPIM:pol_supprt\ to tmpOE__Left_Stabilizer_net_0
Aliasing \SPI_Altitude:BSPIM:tx_status_3\ to \SPI_Altitude:BSPIM:load_rx_data\
Aliasing \SPI_Altitude:BSPIM:tx_status_6\ to zero
Aliasing \SPI_Altitude:BSPIM:tx_status_5\ to zero
Aliasing \SPI_Altitude:BSPIM:rx_status_3\ to zero
Aliasing \SPI_Altitude:BSPIM:rx_status_2\ to zero
Aliasing \SPI_Altitude:BSPIM:rx_status_1\ to zero
Aliasing \SPI_Altitude:BSPIM:rx_status_0\ to zero
Aliasing \SPI_Altitude:Net_289\ to zero
Aliasing tmpOE__LED_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Button_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__SDO_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__BNO055_scl_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__PPS_GPS_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Tx_GPS_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Rx_GPS_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_GPS:BUART:tx_hd_send_break\ to zero
Aliasing \UART_GPS:BUART:HalfDuplexSend\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_1\ to zero
Aliasing \UART_GPS:BUART:FinalParityType_0\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_GPS:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_GPS:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_GPS:BUART:tx_status_6\ to zero
Aliasing \UART_GPS:BUART:tx_status_5\ to zero
Aliasing \UART_GPS:BUART:tx_status_4\ to zero
Aliasing \UART_GPS:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_1\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:tx_hd_send_break\ to zero
Aliasing \UART_HC12:BUART:HalfDuplexSend\ to zero
Aliasing \UART_HC12:BUART:FinalParityType_1\ to zero
Aliasing \UART_HC12:BUART:FinalParityType_0\ to zero
Aliasing \UART_HC12:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_HC12:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_HC12:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_HC12:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_HC12:BUART:tx_status_6\ to zero
Aliasing \UART_HC12:BUART:tx_status_5\ to zero
Aliasing \UART_HC12:BUART:tx_status_4\ to zero
Aliasing \UART_HC12:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODIN8_1\ to \UART_HC12:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODIN8_0\ to \UART_HC12:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODIN9_1\ to \UART_HC12:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODIN9_0\ to \UART_HC12:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_HC12:BUART:rx_status_1\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__Left_Stabilizer_net_0
Aliasing \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Tx_HC12_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing tmpOE__Rx_HC12_net_0 to tmpOE__Left_Stabilizer_net_0
Aliasing \Stabilizer:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Stabilizer:PWMUDB:prevCapture\\D\ to zero
Aliasing \Stabilizer:PWMUDB:trig_last\\D\ to zero
Aliasing \Stabilizer:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Stabilizer:PWMUDB:tc_i_reg\\D\ to \Stabilizer:PWMUDB:status_2\
Aliasing \Aileron:PWMUDB:min_kill_reg\\D\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Aileron:PWMUDB:prevCapture\\D\ to zero
Aliasing \Aileron:PWMUDB:trig_last\\D\ to zero
Aliasing \Aileron:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Left_Stabilizer_net_0
Aliasing \Aileron:PWMUDB:tc_i_reg\\D\ to \Aileron:PWMUDB:status_2\
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to zero
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \Counter_Duration:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_Duration:CounterUDB:cmp_out_reg_i\\D\ to \Counter_Duration:CounterUDB:prevCompare\\D\
Aliasing \SPI_Altitude:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI_Altitude:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI_Altitude:BSPIM:dpcounter_one_reg\\D\ to \SPI_Altitude:BSPIM:load_rx_data\
Aliasing \SPI_Altitude:BSPIM:ld_ident\\D\ to zero
Aliasing \UART_GPS:BUART:reset_reg\\D\ to zero
Aliasing \UART_GPS:BUART:rx_break_status\\D\ to zero
Aliasing \UART_HC12:BUART:reset_reg\\D\ to zero
Aliasing \UART_HC12:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire Net_1[2] = \Stabilizer:PWMUDB:pwm1_i_reg\[205]
Removing Lhs of wire one[7] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Right_Stabilizer_net_0[10] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_2[11] = \Stabilizer:PWMUDB:pwm2_i_reg\[207]
Removing Lhs of wire tmpOE__Left_Aileron_net_0[17] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_3[18] = \Aileron:PWMUDB:pwm1_i_reg\[585]
Removing Lhs of wire tmpOE__Right_Aileron_net_0[24] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_4[25] = \Aileron:PWMUDB:pwm2_i_reg\[587]
Removing Lhs of wire tmpOE__Motor_Speed_Output_net_0[31] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_185[32] = \Motor_Speed:Net_57\[803]
Removing Lhs of wire \Stabilizer:PWMUDB:ctrl_enable\[51] = \Stabilizer:PWMUDB:control_7\[43]
Removing Lhs of wire \Stabilizer:PWMUDB:hwCapture\[61] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:hwEnable\[62] = \Stabilizer:PWMUDB:control_7\[43]
Removing Lhs of wire \Stabilizer:PWMUDB:trig_out\[66] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:runmode_enable\\R\[68] = zero[6]
Removing Lhs of wire Net_104[69] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:runmode_enable\\S\[70] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:final_enable\[71] = \Stabilizer:PWMUDB:runmode_enable\[67]
Removing Lhs of wire \Stabilizer:PWMUDB:ltch_kill_reg\\R\[75] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:ltch_kill_reg\\S\[76] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:min_kill_reg\\R\[77] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:min_kill_reg\\S\[78] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:final_kill\[81] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_1\[85] = \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_1\[371]
Removing Lhs of wire \Stabilizer:PWMUDB:add_vi_vv_MODGEN_1_0\[87] = \Stabilizer:PWMUDB:MODULE_1:g2:a0:s_0\[372]
Removing Lhs of wire \Stabilizer:PWMUDB:dith_count_1\\R\[88] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:dith_count_1\\S\[89] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:dith_count_0\\R\[90] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:dith_count_0\\S\[91] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:status_6\[94] = zero[6]
Removing Rhs of wire \Stabilizer:PWMUDB:status_5\[95] = \Stabilizer:PWMUDB:final_kill_reg\[110]
Removing Lhs of wire \Stabilizer:PWMUDB:status_4\[96] = zero[6]
Removing Rhs of wire \Stabilizer:PWMUDB:status_3\[97] = \Stabilizer:PWMUDB:fifo_full\[117]
Removing Rhs of wire \Stabilizer:PWMUDB:status_1\[99] = \Stabilizer:PWMUDB:cmp2_status_reg\[109]
Removing Rhs of wire \Stabilizer:PWMUDB:status_0\[100] = \Stabilizer:PWMUDB:cmp1_status_reg\[108]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp1_status_reg\\R\[111] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp1_status_reg\\S\[112] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp2_status_reg\\R\[113] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp2_status_reg\\S\[114] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:final_kill_reg\\R\[115] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:final_kill_reg\\S\[116] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:cs_addr_2\[118] = \Stabilizer:PWMUDB:tc_i\[73]
Removing Lhs of wire \Stabilizer:PWMUDB:cs_addr_1\[119] = \Stabilizer:PWMUDB:runmode_enable\[67]
Removing Lhs of wire \Stabilizer:PWMUDB:cs_addr_0\[120] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:compare1\[201] = \Stabilizer:PWMUDB:cmp1_less\[172]
Removing Lhs of wire \Stabilizer:PWMUDB:compare2\[202] = \Stabilizer:PWMUDB:cmp2_less\[175]
Removing Lhs of wire \Stabilizer:PWMUDB:pwm_temp\[212] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_23\[253] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_22\[254] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_21\[255] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_20\[256] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_19\[257] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_18\[258] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_17\[259] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_16\[260] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_15\[261] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_14\[262] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_13\[263] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_12\[264] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_11\[265] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_10\[266] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_9\[267] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_8\[268] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_7\[269] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_6\[270] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_5\[271] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_4\[272] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_3\[273] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_2\[274] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_1\[275] = \Stabilizer:PWMUDB:MODIN1_1\[276]
Removing Lhs of wire \Stabilizer:PWMUDB:MODIN1_1\[276] = \Stabilizer:PWMUDB:dith_count_1\[84]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:a_0\[277] = \Stabilizer:PWMUDB:MODIN1_0\[278]
Removing Lhs of wire \Stabilizer:PWMUDB:MODIN1_0\[278] = \Stabilizer:PWMUDB:dith_count_0\[86]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[410] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[411] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:ctrl_enable\[431] = \Aileron:PWMUDB:control_7\[423]
Removing Lhs of wire \Aileron:PWMUDB:hwCapture\[441] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:hwEnable\[442] = \Aileron:PWMUDB:control_7\[423]
Removing Lhs of wire \Aileron:PWMUDB:trig_out\[446] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:runmode_enable\\R\[448] = zero[6]
Removing Lhs of wire Net_146[449] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:runmode_enable\\S\[450] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:final_enable\[451] = \Aileron:PWMUDB:runmode_enable\[447]
Removing Lhs of wire \Aileron:PWMUDB:ltch_kill_reg\\R\[455] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:ltch_kill_reg\\S\[456] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:min_kill_reg\\R\[457] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:min_kill_reg\\S\[458] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:final_kill\[461] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:add_vi_vv_MODGEN_2_1\[465] = \Aileron:PWMUDB:MODULE_2:g2:a0:s_1\[751]
Removing Lhs of wire \Aileron:PWMUDB:add_vi_vv_MODGEN_2_0\[467] = \Aileron:PWMUDB:MODULE_2:g2:a0:s_0\[752]
Removing Lhs of wire \Aileron:PWMUDB:dith_count_1\\R\[468] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:dith_count_1\\S\[469] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:dith_count_0\\R\[470] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:dith_count_0\\S\[471] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:status_6\[474] = zero[6]
Removing Rhs of wire \Aileron:PWMUDB:status_5\[475] = \Aileron:PWMUDB:final_kill_reg\[490]
Removing Lhs of wire \Aileron:PWMUDB:status_4\[476] = zero[6]
Removing Rhs of wire \Aileron:PWMUDB:status_3\[477] = \Aileron:PWMUDB:fifo_full\[497]
Removing Rhs of wire \Aileron:PWMUDB:status_1\[479] = \Aileron:PWMUDB:cmp2_status_reg\[489]
Removing Rhs of wire \Aileron:PWMUDB:status_0\[480] = \Aileron:PWMUDB:cmp1_status_reg\[488]
Removing Lhs of wire \Aileron:PWMUDB:cmp1_status_reg\\R\[491] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:cmp1_status_reg\\S\[492] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:cmp2_status_reg\\R\[493] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:cmp2_status_reg\\S\[494] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:final_kill_reg\\R\[495] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:final_kill_reg\\S\[496] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:cs_addr_2\[498] = \Aileron:PWMUDB:tc_i\[453]
Removing Lhs of wire \Aileron:PWMUDB:cs_addr_1\[499] = \Aileron:PWMUDB:runmode_enable\[447]
Removing Lhs of wire \Aileron:PWMUDB:cs_addr_0\[500] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:compare1\[581] = \Aileron:PWMUDB:cmp1_less\[552]
Removing Lhs of wire \Aileron:PWMUDB:compare2\[582] = \Aileron:PWMUDB:cmp2_less\[555]
Removing Lhs of wire \Aileron:PWMUDB:pwm_temp\[592] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_23\[633] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_22\[634] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_21\[635] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_20\[636] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_19\[637] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_18\[638] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_17\[639] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_16\[640] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_15\[641] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_14\[642] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_13\[643] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_12\[644] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_11\[645] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_10\[646] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_9\[647] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_8\[648] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_7\[649] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_6\[650] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_5\[651] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_4\[652] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_3\[653] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_2\[654] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_1\[655] = \Aileron:PWMUDB:MODIN2_1\[656]
Removing Lhs of wire \Aileron:PWMUDB:MODIN2_1\[656] = \Aileron:PWMUDB:dith_count_1\[464]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:a_0\[657] = \Aileron:PWMUDB:MODIN2_0\[658]
Removing Lhs of wire \Aileron:PWMUDB:MODIN2_0\[658] = \Aileron:PWMUDB:dith_count_0\[466]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[790] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[791] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Motor_Speed:Net_107\[799] = zero[6]
Removing Lhs of wire \Motor_Speed:Net_113\[800] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire Net_174[801] = zero[6]
Removing Lhs of wire Net_181[807] = zero[6]
Removing Lhs of wire tmpOE__BMP280_SDI_net_0[811] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_23[812] = \SPI_Altitude:BSPIM:mosi_reg\[1235]
Removing Lhs of wire Net_788[817] = zero[6]
Removing Lhs of wire \Timer_1:Net_260\[821] = zero[6]
Removing Lhs of wire \Timer_1:Net_266\[822] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Timer_1:Net_102\[828] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[829] = \emFile_1:Net_19\[830]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[833] = \emFile_1:SPI0:BSPIM:dpcounter_one\[834]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[835] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[836] = \emFile_1:SPI0:Net_244\[837]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[837] = \emFile_1:Net_16\[930]
Removing Rhs of wire \emFile_1:Net_10\[841] = \emFile_1:SPI0:BSPIM:mosi_fin\[842]
Removing Rhs of wire \emFile_1:Net_10\[841] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[843]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[864] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[865]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[866] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[867]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[868] = \emFile_1:SPI0:BSPIM:load_rx_data\[833]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[870] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[871]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[872] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[873]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[875] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[876] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[877] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[878] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[879] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[880] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[890] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[931] = zero[6]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[933] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[940] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[946] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[952] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__BMP280_SCL_net_0[958] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire \I2C_Orientation:sda_x_wire\[963] = \I2C_Orientation:Net_643_1\[964]
Removing Rhs of wire \I2C_Orientation:Net_697\[966] = \I2C_Orientation:Net_643_2\[972]
Removing Rhs of wire \I2C_Orientation:Net_1109_0\[969] = \I2C_Orientation:scl_yfb\[982]
Removing Rhs of wire \I2C_Orientation:Net_1109_1\[970] = \I2C_Orientation:sda_yfb\[983]
Removing Lhs of wire \I2C_Orientation:scl_x_wire\[973] = \I2C_Orientation:Net_643_0\[971]
Removing Lhs of wire \I2C_Orientation:Net_969\[974] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \I2C_Orientation:Net_968\[975] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \I2C_Orientation:tmpOE__Bufoe_scl_net_0\[985] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \I2C_Orientation:tmpOE__Bufoe_sda_net_0\[988] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Reset_AGM_net_0[996] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Int_AGM_net_0[1002] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Counter_Duration:Net_89\[1012] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Counter_Duration:CounterUDB:ctrl_capmode_1\[1021] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:ctrl_capmode_0\[1022] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:ctrl_enable\[1034] = \Counter_Duration:CounterUDB:control_7\[1026]
Removing Lhs of wire \Counter_Duration:CounterUDB:capt_rising\[1036] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:capt_falling\[1037] = \Counter_Duration:CounterUDB:prevCapture\[1035]
Removing Lhs of wire Net_649[1041] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:final_enable\[1043] = \Counter_Duration:CounterUDB:control_7\[1026]
Removing Lhs of wire \Counter_Duration:CounterUDB:counter_enable\[1044] = \Counter_Duration:CounterUDB:control_7\[1026]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_0\[1045] = \Counter_Duration:CounterUDB:cmp_out_status\[1046]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_1\[1047] = \Counter_Duration:CounterUDB:per_zero\[1048]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_2\[1049] = \Counter_Duration:CounterUDB:overflow_status\[1050]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_3\[1051] = \Counter_Duration:CounterUDB:underflow_status\[1052]
Removing Lhs of wire \Counter_Duration:CounterUDB:status_4\[1053] = \Counter_Duration:CounterUDB:hwCapture\[1039]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_5\[1054] = \Counter_Duration:CounterUDB:fifo_full\[1055]
Removing Rhs of wire \Counter_Duration:CounterUDB:status_6\[1056] = \Counter_Duration:CounterUDB:fifo_nempty\[1057]
Removing Lhs of wire \Counter_Duration:CounterUDB:dp_dir\[1060] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Counter_Duration:CounterUDB:tc_i\[1065] = \Counter_Duration:CounterUDB:reload_tc\[1042]
Removing Rhs of wire \Counter_Duration:CounterUDB:cmp_out_i\[1067] = \Counter_Duration:CounterUDB:cmp_less\[1068]
Removing Lhs of wire \Counter_Duration:CounterUDB:cs_addr_2\[1075] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Counter_Duration:CounterUDB:cs_addr_1\[1076] = \Counter_Duration:CounterUDB:count_enable\[1074]
Removing Lhs of wire \Counter_Duration:CounterUDB:cs_addr_0\[1077] = \Counter_Duration:CounterUDB:reload\[1040]
Removing Lhs of wire tmpOE__BNO055_sda_net_0[1203] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \VDAC8_1:Net_83\[1208] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_81\[1209] = zero[6]
Removing Lhs of wire \VDAC8_1:Net_82\[1210] = zero[6]
Removing Lhs of wire tmpOE__BMP280_CSB_net_0[1214] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire \SPI_Altitude:Net_276\[1220] = \SPI_Altitude:Net_288\[1221]
Removing Rhs of wire \SPI_Altitude:BSPIM:load_rx_data\[1227] = \SPI_Altitude:BSPIM:dpcounter_one\[1228]
Removing Lhs of wire \SPI_Altitude:BSPIM:pol_supprt\[1229] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \SPI_Altitude:BSPIM:miso_to_dp\[1230] = \SPI_Altitude:Net_244\[1231]
Removing Lhs of wire \SPI_Altitude:Net_244\[1231] = Net_19[1321]
Removing Rhs of wire \SPI_Altitude:BSPIM:tx_status_1\[1257] = \SPI_Altitude:BSPIM:dpMOSI_fifo_empty\[1258]
Removing Rhs of wire \SPI_Altitude:BSPIM:tx_status_2\[1259] = \SPI_Altitude:BSPIM:dpMOSI_fifo_not_full\[1260]
Removing Lhs of wire \SPI_Altitude:BSPIM:tx_status_3\[1261] = \SPI_Altitude:BSPIM:load_rx_data\[1227]
Removing Rhs of wire \SPI_Altitude:BSPIM:rx_status_4\[1263] = \SPI_Altitude:BSPIM:dpMISO_fifo_full\[1264]
Removing Rhs of wire \SPI_Altitude:BSPIM:rx_status_5\[1265] = \SPI_Altitude:BSPIM:dpMISO_fifo_not_empty\[1266]
Removing Lhs of wire \SPI_Altitude:BSPIM:tx_status_6\[1268] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:tx_status_5\[1269] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:rx_status_3\[1270] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:rx_status_2\[1271] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:rx_status_1\[1272] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:rx_status_0\[1273] = zero[6]
Removing Lhs of wire \SPI_Altitude:Net_273\[1284] = zero[6]
Removing Lhs of wire \SPI_Altitude:Net_289\[1323] = zero[6]
Removing Lhs of wire tmpOE__LED_net_0[1325] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Button_net_0[1331] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__SDO_net_0[1337] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__BNO055_scl_net_0[1342] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__PPS_GPS_net_0[1347] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Tx_GPS_net_0[1352] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Rx_GPS_net_0[1359] = tmpOE__Left_Stabilizer_net_0[1]
Removing Rhs of wire Net_919[1365] = \UART_GPS:BUART:tx_interrupt_out\[1383]
Removing Rhs of wire Net_920[1367] = \UART_GPS:BUART:rx_interrupt_out\[1384]
Removing Lhs of wire \UART_GPS:Net_61\[1368] = Net_882[1219]
Removing Lhs of wire \UART_GPS:BUART:tx_hd_send_break\[1372] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:HalfDuplexSend\[1373] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_1\[1374] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalParityType_0\[1375] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_2\[1376] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_1\[1377] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:FinalAddrMode_0\[1378] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark\[1379] = zero[6]
Removing Rhs of wire \UART_GPS:BUART:tx_bitclk_enable_pre\[1388] = \UART_GPS:BUART:tx_bitclk_dp\[1424]
Removing Lhs of wire \UART_GPS:BUART:tx_counter_tc\[1434] = \UART_GPS:BUART:tx_counter_dp\[1425]
Removing Lhs of wire \UART_GPS:BUART:tx_status_6\[1435] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_5\[1436] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_4\[1437] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_status_1\[1439] = \UART_GPS:BUART:tx_fifo_empty\[1402]
Removing Lhs of wire \UART_GPS:BUART:tx_status_3\[1441] = \UART_GPS:BUART:tx_fifo_notfull\[1401]
Removing Lhs of wire \UART_GPS:BUART:rx_count7_bit8_wire\[1501] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[1508] = \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[1519]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[1510] = \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[1520]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[1511] = \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1536]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[1512] = \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[1550]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[1513] = MODIN3_1[1514]
Removing Rhs of wire MODIN3_1[1514] = \UART_GPS:BUART:pollcount_1\[1507]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[1515] = MODIN3_0[1516]
Removing Rhs of wire MODIN3_0[1516] = \UART_GPS:BUART:pollcount_0\[1509]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1522] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1523] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1524] = MODIN3_1[1514]
Removing Lhs of wire MODIN4_1[1525] = MODIN3_1[1514]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1526] = MODIN3_0[1516]
Removing Lhs of wire MODIN4_0[1527] = MODIN3_0[1516]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1528] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1529] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1530] = MODIN3_1[1514]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1531] = MODIN3_0[1516]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1532] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1533] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[1538] = MODIN3_1[1514]
Removing Lhs of wire MODIN5_1[1539] = MODIN3_1[1514]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[1540] = MODIN3_0[1516]
Removing Lhs of wire MODIN5_0[1541] = MODIN3_0[1516]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[1542] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[1543] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[1544] = MODIN3_1[1514]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[1545] = MODIN3_0[1516]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[1546] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[1547] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_status_1\[1554] = zero[6]
Removing Rhs of wire \UART_GPS:BUART:rx_status_2\[1555] = \UART_GPS:BUART:rx_parity_error_status\[1556]
Removing Rhs of wire \UART_GPS:BUART:rx_status_3\[1557] = \UART_GPS:BUART:rx_stop_bit_error\[1558]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[1568] = \UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_0\[1617]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1572] = \UART_GPS:BUART:sRX:MODULE_7:g1:a0:xneq\[1639]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_6\[1573] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_5\[1574] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_4\[1575] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_3\[1576] = MODIN6_6[1577]
Removing Rhs of wire MODIN6_6[1577] = \UART_GPS:BUART:rx_count_6\[1496]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_2\[1578] = MODIN6_5[1579]
Removing Rhs of wire MODIN6_5[1579] = \UART_GPS:BUART:rx_count_5\[1497]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_1\[1580] = MODIN6_4[1581]
Removing Rhs of wire MODIN6_4[1581] = \UART_GPS:BUART:rx_count_4\[1498]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newa_0\[1582] = MODIN6_3[1583]
Removing Rhs of wire MODIN6_3[1583] = \UART_GPS:BUART:rx_count_3\[1499]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_6\[1584] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_5\[1585] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_4\[1586] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_3\[1587] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_2\[1588] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_1\[1589] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:newb_0\[1590] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_6\[1591] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_5\[1592] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_4\[1593] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_3\[1594] = MODIN6_6[1577]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_2\[1595] = MODIN6_5[1579]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_1\[1596] = MODIN6_4[1581]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:dataa_0\[1597] = MODIN6_3[1583]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_6\[1598] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_5\[1599] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_4\[1600] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_3\[1601] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_2\[1602] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_1\[1603] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_6:g2:a0:datab_0\[1604] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:newa_0\[1619] = \UART_GPS:BUART:rx_postpoll\[1455]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:newb_0\[1620] = \UART_GPS:BUART:rx_parity_bit\[1571]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:dataa_0\[1621] = \UART_GPS:BUART:rx_postpoll\[1455]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:datab_0\[1622] = \UART_GPS:BUART:rx_parity_bit\[1571]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[1623] = \UART_GPS:BUART:rx_postpoll\[1455]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[1624] = \UART_GPS:BUART:rx_parity_bit\[1571]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[1626] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[1627] = \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1625]
Removing Lhs of wire \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[1628] = \UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1625]
Removing Lhs of wire \UART_HC12:Net_61\[1651] = \UART_HC12:Net_9\[1650]
Removing Lhs of wire \UART_HC12:BUART:tx_hd_send_break\[1655] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:HalfDuplexSend\[1656] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:FinalParityType_1\[1657] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:FinalParityType_0\[1658] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:FinalAddrMode_2\[1659] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:FinalAddrMode_1\[1660] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:FinalAddrMode_0\[1661] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:tx_ctrl_mark\[1662] = zero[6]
Removing Rhs of wire \UART_HC12:BUART:tx_bitclk_enable_pre\[1674] = \UART_HC12:BUART:tx_bitclk_dp\[1710]
Removing Lhs of wire \UART_HC12:BUART:tx_counter_tc\[1720] = \UART_HC12:BUART:tx_counter_dp\[1711]
Removing Lhs of wire \UART_HC12:BUART:tx_status_6\[1721] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:tx_status_5\[1722] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:tx_status_4\[1723] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:tx_status_1\[1725] = \UART_HC12:BUART:tx_fifo_empty\[1688]
Removing Lhs of wire \UART_HC12:BUART:tx_status_3\[1727] = \UART_HC12:BUART:tx_fifo_notfull\[1687]
Removing Lhs of wire \UART_HC12:BUART:rx_count7_bit8_wire\[1787] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1795] = \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1806]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1797] = \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1807]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1798] = \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1823]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1799] = \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1837]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1800] = \UART_HC12:BUART:sRX:s23Poll:MODIN7_1\[1801]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN7_1\[1801] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1802] = \UART_HC12:BUART:sRX:s23Poll:MODIN7_0\[1803]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN7_0\[1803] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1809] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1810] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1811] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN8_1\[1812] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1813] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN8_0\[1814] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1815] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1816] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1817] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1818] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1819] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1820] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1825] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN9_1\[1826] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1827] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODIN9_0\[1828] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1829] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1830] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1831] = \UART_HC12:BUART:pollcount_1\[1793]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1832] = \UART_HC12:BUART:pollcount_0\[1796]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1833] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1834] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_status_1\[1841] = zero[6]
Removing Rhs of wire \UART_HC12:BUART:rx_status_2\[1842] = \UART_HC12:BUART:rx_parity_error_status\[1843]
Removing Rhs of wire \UART_HC12:BUART:rx_status_3\[1844] = \UART_HC12:BUART:rx_stop_bit_error\[1845]
Removing Lhs of wire \UART_HC12:BUART:sRX:cmp_vv_vv_MODGEN_11\[1855] = \UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_0\[1904]
Removing Lhs of wire \UART_HC12:BUART:sRX:cmp_vv_vv_MODGEN_12\[1859] = \UART_HC12:BUART:sRX:MODULE_12:g1:a0:xneq\[1926]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_6\[1860] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_5\[1861] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_4\[1862] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_3\[1863] = \UART_HC12:BUART:sRX:MODIN10_6\[1864]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODIN10_6\[1864] = \UART_HC12:BUART:rx_count_6\[1782]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_2\[1865] = \UART_HC12:BUART:sRX:MODIN10_5\[1866]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODIN10_5\[1866] = \UART_HC12:BUART:rx_count_5\[1783]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_1\[1867] = \UART_HC12:BUART:sRX:MODIN10_4\[1868]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODIN10_4\[1868] = \UART_HC12:BUART:rx_count_4\[1784]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newa_0\[1869] = \UART_HC12:BUART:sRX:MODIN10_3\[1870]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODIN10_3\[1870] = \UART_HC12:BUART:rx_count_3\[1785]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_6\[1871] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_5\[1872] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_4\[1873] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_3\[1874] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_2\[1875] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_1\[1876] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:newb_0\[1877] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1878] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1879] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1880] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1881] = \UART_HC12:BUART:rx_count_6\[1782]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1882] = \UART_HC12:BUART:rx_count_5\[1783]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1883] = \UART_HC12:BUART:rx_count_4\[1784]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1884] = \UART_HC12:BUART:rx_count_3\[1785]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_6\[1885] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_5\[1886] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_4\[1887] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_3\[1888] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_2\[1889] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_1\[1890] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_11:g2:a0:datab_0\[1891] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:newa_0\[1906] = \UART_HC12:BUART:rx_postpoll\[1741]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:newb_0\[1907] = \UART_HC12:BUART:rx_parity_bit\[1858]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1908] = \UART_HC12:BUART:rx_postpoll\[1741]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:datab_0\[1909] = \UART_HC12:BUART:rx_parity_bit\[1858]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1910] = \UART_HC12:BUART:rx_postpoll\[1741]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1911] = \UART_HC12:BUART:rx_parity_bit\[1858]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1913] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1914] = \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1912]
Removing Lhs of wire \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1915] = \UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1912]
Removing Lhs of wire tmpOE__Tx_HC12_net_0[1937] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire tmpOE__Rx_HC12_net_0[1943] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:min_kill_reg\\D\[1947] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:prevCapture\\D\[1948] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:trig_last\\D\[1949] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:ltch_kill_reg\\D\[1952] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Stabilizer:PWMUDB:prevCompare1\\D\[1955] = \Stabilizer:PWMUDB:cmp1\[103]
Removing Lhs of wire \Stabilizer:PWMUDB:prevCompare2\\D\[1956] = \Stabilizer:PWMUDB:cmp2\[106]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp1_status_reg\\D\[1957] = \Stabilizer:PWMUDB:cmp1_status\[104]
Removing Lhs of wire \Stabilizer:PWMUDB:cmp2_status_reg\\D\[1958] = \Stabilizer:PWMUDB:cmp2_status\[107]
Removing Lhs of wire \Stabilizer:PWMUDB:pwm_i_reg\\D\[1960] = \Stabilizer:PWMUDB:pwm_i\[204]
Removing Lhs of wire \Stabilizer:PWMUDB:pwm1_i_reg\\D\[1961] = \Stabilizer:PWMUDB:pwm1_i\[206]
Removing Lhs of wire \Stabilizer:PWMUDB:pwm2_i_reg\\D\[1962] = \Stabilizer:PWMUDB:pwm2_i\[208]
Removing Lhs of wire \Stabilizer:PWMUDB:tc_i_reg\\D\[1963] = \Stabilizer:PWMUDB:status_2\[98]
Removing Lhs of wire \Aileron:PWMUDB:min_kill_reg\\D\[1964] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:prevCapture\\D\[1965] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:trig_last\\D\[1966] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:ltch_kill_reg\\D\[1969] = tmpOE__Left_Stabilizer_net_0[1]
Removing Lhs of wire \Aileron:PWMUDB:prevCompare1\\D\[1972] = \Aileron:PWMUDB:cmp1\[483]
Removing Lhs of wire \Aileron:PWMUDB:prevCompare2\\D\[1973] = \Aileron:PWMUDB:cmp2\[486]
Removing Lhs of wire \Aileron:PWMUDB:cmp1_status_reg\\D\[1974] = \Aileron:PWMUDB:cmp1_status\[484]
Removing Lhs of wire \Aileron:PWMUDB:cmp2_status_reg\\D\[1975] = \Aileron:PWMUDB:cmp2_status\[487]
Removing Lhs of wire \Aileron:PWMUDB:pwm_i_reg\\D\[1977] = \Aileron:PWMUDB:pwm_i\[584]
Removing Lhs of wire \Aileron:PWMUDB:pwm1_i_reg\\D\[1978] = \Aileron:PWMUDB:pwm1_i\[586]
Removing Lhs of wire \Aileron:PWMUDB:pwm2_i_reg\\D\[1979] = \Aileron:PWMUDB:pwm2_i\[588]
Removing Lhs of wire \Aileron:PWMUDB:tc_i_reg\\D\[1980] = \Aileron:PWMUDB:status_2\[478]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1981] = zero[6]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1988] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[857]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1990] = \emFile_1:SPI0:BSPIM:load_rx_data\[833]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1991] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[847]
Removing Lhs of wire \Counter_Duration:CounterUDB:prevCapture\\D\[1996] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:overflow_reg_i\\D\[1997] = \Counter_Duration:CounterUDB:overflow\[1059]
Removing Lhs of wire \Counter_Duration:CounterUDB:underflow_reg_i\\D\[1998] = \Counter_Duration:CounterUDB:underflow\[1062]
Removing Lhs of wire \Counter_Duration:CounterUDB:tc_reg_i\\D\[1999] = \Counter_Duration:CounterUDB:reload_tc\[1042]
Removing Lhs of wire \Counter_Duration:CounterUDB:prevCompare\\D\[2000] = \Counter_Duration:CounterUDB:cmp_out_i\[1067]
Removing Lhs of wire \Counter_Duration:CounterUDB:cmp_out_reg_i\\D\[2001] = \Counter_Duration:CounterUDB:cmp_out_i\[1067]
Removing Lhs of wire \Counter_Duration:CounterUDB:count_stored_i\\D\[2002] = PPS[1073]
Removing Lhs of wire \SPI_Altitude:BSPIM:so_send_reg\\D\[2003] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:mosi_pre_reg\\D\[2009] = zero[6]
Removing Lhs of wire \SPI_Altitude:BSPIM:dpcounter_one_reg\\D\[2011] = \SPI_Altitude:BSPIM:load_rx_data\[1227]
Removing Lhs of wire \SPI_Altitude:BSPIM:mosi_from_dp_reg\\D\[2012] = \SPI_Altitude:BSPIM:mosi_from_dp\[1241]
Removing Lhs of wire \SPI_Altitude:BSPIM:ld_ident\\D\[2013] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:reset_reg\\D\[2015] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_bitclk\\D\[2030] = \UART_GPS:BUART:rx_bitclk_pre\[1490]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_pre\\D\[2039] = \UART_GPS:BUART:rx_parity_error_pre\[1566]
Removing Lhs of wire \UART_GPS:BUART:rx_break_status\\D\[2040] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:reset_reg\\D\[2044] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_bitclk\\D\[2059] = \UART_HC12:BUART:rx_bitclk_pre\[1776]
Removing Lhs of wire \UART_HC12:BUART:rx_parity_error_pre\\D\[2068] = \UART_HC12:BUART:rx_parity_error_pre\[1853]
Removing Lhs of wire \UART_HC12:BUART:rx_break_status\\D\[2069] = zero[6]

------------------------------------------------------
Aliased 0 equations, 476 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Left_Stabilizer_net_0' (cost = 0):
tmpOE__Left_Stabilizer_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:cmp1\' (cost = 0):
\Stabilizer:PWMUDB:cmp1\ <= (\Stabilizer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:cmp2\' (cost = 0):
\Stabilizer:PWMUDB:cmp2\ <= (\Stabilizer:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Stabilizer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Stabilizer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Stabilizer:PWMUDB:dith_count_1\ and \Stabilizer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Aileron:PWMUDB:cmp1\' (cost = 0):
\Aileron:PWMUDB:cmp1\ <= (\Aileron:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Aileron:PWMUDB:cmp2\' (cost = 0):
\Aileron:PWMUDB:cmp2\ <= (\Aileron:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Aileron:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Aileron:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Aileron:PWMUDB:dith_count_1\ and \Aileron:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));

Note:  Expanding virtual equation for '\Counter_Duration:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_Duration:CounterUDB:capt_either_edge\ <= (\Counter_Duration:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_Duration:CounterUDB:overflow\' (cost = 0):
\Counter_Duration:CounterUDB:overflow\ <= (\Counter_Duration:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_Duration:CounterUDB:underflow\' (cost = 0):
\Counter_Duration:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\SPI_Altitude:BSPIM:load_rx_data\' (cost = 1):
\SPI_Altitude:BSPIM:load_rx_data\ <= ((not \SPI_Altitude:BSPIM:count_4\ and not \SPI_Altitude:BSPIM:count_3\ and not \SPI_Altitude:BSPIM:count_2\ and not \SPI_Altitude:BSPIM:count_1\ and \SPI_Altitude:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_addressmatch\' (cost = 0):
\UART_GPS:BUART:rx_addressmatch\ <= (\UART_GPS:BUART:rx_addressmatch2\
	OR \UART_GPS:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre\' (cost = 1):
\UART_GPS:BUART:rx_bitclk_pre\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_GPS:BUART:rx_bitclk_pre16x\ <= ((not \UART_GPS:BUART:rx_count_2\ and \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit1\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit1\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_poll_bit2\' (cost = 1):
\UART_GPS:BUART:rx_poll_bit2\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\ and not \UART_GPS:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:pollingrange\' (cost = 4):
\UART_GPS:BUART:pollingrange\ <= ((not \UART_GPS:BUART:rx_count_2\ and not \UART_GPS:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_GPS:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_addressmatch\' (cost = 0):
\UART_HC12:BUART:rx_addressmatch\ <= (\UART_HC12:BUART:rx_addressmatch2\
	OR \UART_HC12:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_bitclk_pre\' (cost = 1):
\UART_HC12:BUART:rx_bitclk_pre\ <= ((not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_HC12:BUART:rx_bitclk_pre16x\ <= ((not \UART_HC12:BUART:rx_count_2\ and \UART_HC12:BUART:rx_count_1\ and \UART_HC12:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_poll_bit1\' (cost = 1):
\UART_HC12:BUART:rx_poll_bit1\ <= ((not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and \UART_HC12:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_poll_bit2\' (cost = 1):
\UART_HC12:BUART:rx_poll_bit2\ <= ((not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\ and not \UART_HC12:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:pollingrange\' (cost = 4):
\UART_HC12:BUART:pollingrange\ <= ((not \UART_HC12:BUART:rx_count_2\ and not \UART_HC12:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_HC12:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_HC12:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_HC12:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_HC12:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_HC12:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_HC12:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_4\)
	OR (not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_HC12:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_HC12:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_4\)
	OR (not \UART_HC12:BUART:rx_count_6\ and not \UART_HC12:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Stabilizer:PWMUDB:dith_count_0\ and \Stabilizer:PWMUDB:dith_count_1\)
	OR (not \Stabilizer:PWMUDB:dith_count_1\ and \Stabilizer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Aileron:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Aileron:PWMUDB:dith_count_0\ and \Aileron:PWMUDB:dith_count_1\)
	OR (not \Aileron:PWMUDB:dith_count_1\ and \Aileron:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_Duration:CounterUDB:reload_tc\' (cost = 0):
\Counter_Duration:CounterUDB:reload_tc\ <= (\Counter_Duration:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_GPS:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_GPS:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_HC12:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_HC12:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_HC12:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_HC12:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:pollcount_1\)
	OR (not \UART_HC12:BUART:pollcount_1\ and \UART_HC12:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_GPS:BUART:rx_postpoll\' (cost = 72):
\UART_GPS:BUART:rx_postpoll\ <= (MODIN3_1
	OR (Net_834 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_834 and not MODIN3_1 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_834 and MODIN3_0 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_GPS:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_834 and not MODIN3_1 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (not MODIN3_1 and not MODIN3_0 and not \UART_GPS:BUART:rx_parity_bit\)
	OR (MODIN3_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (Net_834 and MODIN3_0 and \UART_GPS:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:rx_postpoll\' (cost = 72):
\UART_HC12:BUART:rx_postpoll\ <= (\UART_HC12:BUART:pollcount_1\
	OR (Net_925 and \UART_HC12:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_HC12:BUART:pollcount_1\ and not Net_925 and not \UART_HC12:BUART:rx_parity_bit\)
	OR (not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\ and not \UART_HC12:BUART:rx_parity_bit\)
	OR (\UART_HC12:BUART:pollcount_1\ and \UART_HC12:BUART:rx_parity_bit\)
	OR (Net_925 and \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_HC12:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_HC12:BUART:pollcount_1\ and not Net_925 and not \UART_HC12:BUART:rx_parity_bit\)
	OR (not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\ and not \UART_HC12:BUART:rx_parity_bit\)
	OR (\UART_HC12:BUART:pollcount_1\ and \UART_HC12:BUART:rx_parity_bit\)
	OR (Net_925 and \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 120 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Stabilizer:PWMUDB:final_capture\ to zero
Aliasing \Stabilizer:PWMUDB:pwm_i\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Aileron:PWMUDB:final_capture\ to zero
Aliasing \Aileron:PWMUDB:pwm_i\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_Duration:CounterUDB:hwCapture\ to zero
Aliasing \Counter_Duration:CounterUDB:status_3\ to zero
Aliasing \Counter_Duration:CounterUDB:underflow\ to zero
Aliasing \UART_GPS:BUART:rx_status_0\ to zero
Aliasing \UART_GPS:BUART:rx_status_6\ to zero
Aliasing \UART_HC12:BUART:rx_status_0\ to zero
Aliasing \UART_HC12:BUART:rx_status_6\ to zero
Aliasing \Stabilizer:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Aileron:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_GPS:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_GPS:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_HC12:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_HC12:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_HC12:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Stabilizer:PWMUDB:final_capture\[122] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:pwm_i\[204] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[381] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[391] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[401] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:final_capture\[502] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:pwm_i\[584] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[761] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[771] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[781] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:hwCapture\[1039] = zero[6]
Removing Rhs of wire \Counter_Duration:CounterUDB:reload\[1040] = \Counter_Duration:CounterUDB:per_equal\[1061]
Removing Lhs of wire \Counter_Duration:CounterUDB:status_3\[1051] = zero[6]
Removing Lhs of wire \Counter_Duration:CounterUDB:underflow\[1062] = zero[6]
Removing Rhs of wire \UART_GPS:BUART:rx_bitclk_enable\[1454] = \UART_GPS:BUART:rx_bitclk\[1502]
Removing Lhs of wire \UART_GPS:BUART:rx_status_0\[1552] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_status_6\[1561] = zero[6]
Removing Rhs of wire \UART_HC12:BUART:rx_bitclk_enable\[1740] = \UART_HC12:BUART:rx_bitclk\[1788]
Removing Lhs of wire \UART_HC12:BUART:rx_status_0\[1839] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_status_6\[1848] = zero[6]
Removing Lhs of wire \Stabilizer:PWMUDB:runmode_enable\\D\[1950] = \Stabilizer:PWMUDB:control_7\[43]
Removing Lhs of wire \Stabilizer:PWMUDB:final_kill_reg\\D\[1959] = zero[6]
Removing Lhs of wire \Aileron:PWMUDB:runmode_enable\\D\[1967] = \Aileron:PWMUDB:control_7\[423]
Removing Lhs of wire \Aileron:PWMUDB:final_kill_reg\\D\[1976] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:tx_ctrl_mark_last\\D\[2022] = \UART_GPS:BUART:tx_ctrl_mark_last\[1445]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_status\\D\[2034] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_error_status\\D\[2035] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_addr_match_status\\D\[2037] = zero[6]
Removing Lhs of wire \UART_GPS:BUART:rx_markspace_pre\\D\[2038] = \UART_GPS:BUART:rx_markspace_pre\[1565]
Removing Lhs of wire \UART_GPS:BUART:rx_parity_bit\\D\[2043] = \UART_GPS:BUART:rx_parity_bit\[1571]
Removing Lhs of wire \UART_HC12:BUART:tx_ctrl_mark_last\\D\[2051] = \UART_HC12:BUART:tx_ctrl_mark_last\[1731]
Removing Lhs of wire \UART_HC12:BUART:rx_markspace_status\\D\[2063] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_parity_error_status\\D\[2064] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_addr_match_status\\D\[2066] = zero[6]
Removing Lhs of wire \UART_HC12:BUART:rx_markspace_pre\\D\[2067] = \UART_HC12:BUART:rx_markspace_pre\[1852]
Removing Lhs of wire \UART_HC12:BUART:rx_parity_bit\\D\[2072] = \UART_HC12:BUART:rx_parity_bit\[1858]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_GPS:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_GPS:BUART:rx_parity_bit\ and Net_834 and MODIN3_0)
	OR (not MODIN3_1 and not MODIN3_0 and \UART_GPS:BUART:rx_parity_bit\)
	OR (not Net_834 and not MODIN3_1 and \UART_GPS:BUART:rx_parity_bit\)
	OR (not \UART_GPS:BUART:rx_parity_bit\ and MODIN3_1));

Note:  Deleted unused equation:
\UART_HC12:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_HC12:BUART:rx_parity_bit\ and Net_925 and \UART_HC12:BUART:pollcount_0\)
	OR (not \UART_HC12:BUART:pollcount_1\ and not \UART_HC12:BUART:pollcount_0\ and \UART_HC12:BUART:rx_parity_bit\)
	OR (not \UART_HC12:BUART:pollcount_1\ and not Net_925 and \UART_HC12:BUART:rx_parity_bit\)
	OR (not \UART_HC12:BUART:rx_parity_bit\ and \UART_HC12:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj" -dcpsoc3 ServoControl.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 16s.268ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 23 December 2018 20:12:27
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Nathan\Documents\MyBuilds\Flight Controller\ServoControl.cydsn\ServoControl.cyprj -d CY8C5888LTI-LP097 ServoControl.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Stabilizer:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Aileron:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Stabilizer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Stabilizer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Stabilizer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Stabilizer:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Aileron:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Aileron:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Aileron:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Aileron:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Duration:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_Duration:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SPI_Altitude:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_Altitude:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_Altitude:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_GPS:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_HC12:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_HC12:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_HC12:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_HC12:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_HC12:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_Orientation_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_UART_GPS'. Fanout=1, Signal=Net_882
    Digital Clock 1: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Digital Clock 2: Automatic-assigning  clock 'SPI_Altitude_IntClock'. Fanout=1, Signal=\SPI_Altitude:Net_276\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_1792
    Digital Clock 4: Automatic-assigning  clock 'UART_HC12_IntClock'. Fanout=1, Signal=\UART_HC12:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'timer_clock'. Fanout=3, Signal=Net_791
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Stabilizer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Aileron:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Duration:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Counter_Duration:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \SPI_Altitude:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_Altitude_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_Altitude_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_GPS:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_UART_GPS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_UART_GPS, EnableOut: Constant 1
    UDB Clk/Enable \UART_HC12:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_HC12_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_HC12_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_HC12:BUART:rx_parity_bit\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_HC12:BUART:rx_address_detected\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_HC12:BUART:rx_parity_error_pre\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_HC12:BUART:rx_markspace_pre\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_HC12:BUART:rx_state_1\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:rx_state_1\ (fanout=8)

    Removing \UART_HC12:BUART:tx_parity_bit\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_HC12:BUART:tx_mark\, Duplicate of \UART_HC12:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_HC12:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:tx_mark\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:rx_address_detected\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_GPS:BUART:rx_parity_error_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_markspace_pre\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_GPS:BUART:rx_state_1\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:rx_state_1\ (fanout=8)

    Removing \UART_GPS:BUART:tx_parity_bit\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_GPS:BUART:tx_mark\, Duplicate of \UART_GPS:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_GPS:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Left_Stabilizer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Stabilizer(0)__PA ,
            pin_input => Net_1 ,
            pad => Left_Stabilizer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Stabilizer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Stabilizer(0)__PA ,
            pin_input => Net_2 ,
            pad => Right_Stabilizer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Aileron(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Aileron(0)__PA ,
            pin_input => Net_3 ,
            pad => Left_Aileron(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Aileron(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Aileron(0)__PA ,
            pin_input => Net_4 ,
            pad => Right_Aileron(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Motor_Speed_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Speed_Output(0)__PA ,
            pin_input => Net_185 ,
            pad => Motor_Speed_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP280_SDI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP280_SDI(0)__PA ,
            pin_input => Net_23 ,
            pad => BMP280_SDI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            pin_input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            pin_input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BMP280_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP280_SCL(0)__PA ,
            pin_input => Net_846 ,
            pad => BMP280_SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset_AGM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset_AGM(0)__PA ,
            pad => Reset_AGM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Int_AGM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Int_AGM(0)__PA ,
            pad => Int_AGM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BNO055_sda(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BNO055_sda(0)__PA ,
            fb => \I2C_Orientation:Net_1109_1\ ,
            pin_input => \I2C_Orientation:sda_x_wire\ ,
            pad => BNO055_sda(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BMP280_CSB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BMP280_CSB(0)__PA ,
            pad => BMP280_CSB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button(0)__PA ,
            pad => Button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDO(0)__PA ,
            fb => Net_19 ,
            pad => SDO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BNO055_scl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BNO055_scl(0)__PA ,
            fb => \I2C_Orientation:Net_1109_0\ ,
            pin_input => \I2C_Orientation:Net_643_0\ ,
            pad => BNO055_scl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PPS_GPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PPS_GPS(0)__PA ,
            fb => PPS ,
            pad => PPS_GPS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_GPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_GPS(0)__PA ,
            pin_input => Net_832 ,
            pad => Tx_GPS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_GPS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: LVTTL
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_GPS(0)__PA ,
            fb => Net_834 ,
            pad => Rx_GPS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_HC12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_HC12(0)__PA ,
            pin_input => Net_926 ,
            pad => Tx_HC12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_HC12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_HC12(0)__PA ,
            fb => Net_925 ,
            pad => Rx_HC12(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=\Stabilizer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * \Stabilizer:PWMUDB:tc_i\
        );
        Output = \Stabilizer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Aileron:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:tc_i\
        );
        Output = \Aileron:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:cmp_out_i\ * 
              !\Counter_Duration:CounterUDB:prevCompare\
        );
        Output = \Counter_Duration:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:reload\ * 
              !\Counter_Duration:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Duration:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:control_7\ * 
              !\Counter_Duration:CounterUDB:count_stored_i\ * PPS
        );
        Output = \Counter_Duration:CounterUDB:count_enable\ (fanout=3)

    MacroCell: Name=\SPI_Altitude:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_Altitude:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\
        );
        Output = \SPI_Altitude:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_Altitude:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
        );
        Output = \SPI_Altitude:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_Altitude:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\ * \SPI_Altitude:BSPIM:rx_status_4\
        );
        Output = \SPI_Altitude:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_832, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_832 (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_834 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_926, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:txn\
        );
        Output = Net_926 (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\
            + !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\
        );
        Output = \UART_HC12:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_fifo_empty\ * \UART_HC12:BUART:tx_state_2\
        );
        Output = \UART_HC12:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_fifo_notfull\
        );
        Output = \UART_HC12:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\
        );
        Output = \UART_HC12:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_HC12:BUART:pollcount_1\
            + Net_925 * \UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_HC12:BUART:rx_load_fifo\ * \UART_HC12:BUART:rx_fifofull\
        );
        Output = \UART_HC12:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_HC12:BUART:rx_fifonotempty\ * 
              \UART_HC12:BUART:rx_state_stop1_reg\
        );
        Output = \UART_HC12:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=\Stabilizer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:control_7\
        );
        Output = \Stabilizer:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Stabilizer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = \Stabilizer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Stabilizer:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = \Stabilizer:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Stabilizer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Stabilizer:PWMUDB:prevCompare1\ * 
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = \Stabilizer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Stabilizer:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Stabilizer:PWMUDB:prevCompare2\ * 
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = \Stabilizer:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * 
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = Net_1 (fanout=1)

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * 
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\Aileron:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:control_7\
        );
        Output = \Aileron:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Aileron:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:cmp1_less\
        );
        Output = \Aileron:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Aileron:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:cmp2_less\
        );
        Output = \Aileron:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Aileron:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Aileron:PWMUDB:prevCompare1\ * \Aileron:PWMUDB:cmp1_less\
        );
        Output = \Aileron:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Aileron:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Aileron:PWMUDB:prevCompare2\ * \Aileron:PWMUDB:cmp2_less\
        );
        Output = \Aileron:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_3, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:cmp1_less\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:cmp2_less\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)

    MacroCell: Name=Net_846, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
        );
        Output = Net_846 (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:reload\
        );
        Output = \Counter_Duration:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Duration:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_Duration:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PPS
        );
        Output = \Counter_Duration:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_23 * !\SPI_Altitude:BSPIM:state_2\ * 
              \SPI_Altitude:BSPIM:state_0\
            + Net_23 * \SPI_Altitude:BSPIM:state_2\ * 
              !\SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPI_Altitude:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              \SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:state_2\ (fanout=11)

    MacroCell: Name=\SPI_Altitude:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * \SPI_Altitude:BSPIM:count_1\ * 
              !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_0\
            + \SPI_Altitude:BSPIM:state_1\ * \SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:state_1\ (fanout=11)

    MacroCell: Name=\SPI_Altitude:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * \SPI_Altitude:BSPIM:count_0\
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:tx_status_1\
            + \SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * \SPI_Altitude:BSPIM:count_1\ * 
              !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
        );
        Output = \SPI_Altitude:BSPIM:state_0\ (fanout=11)

    MacroCell: Name=Net_950, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !Net_950
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !Net_950
        );
        Output = Net_950 (fanout=1)

    MacroCell: Name=\SPI_Altitude:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
        );
        Output = \SPI_Altitude:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_Altitude:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * \SPI_Altitude:BSPIM:cnt_enable\
            + !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_1\ * \SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\ * \SPI_Altitude:BSPIM:cnt_enable\
        );
        Output = \SPI_Altitude:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN3_1
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * MODIN3_1
            + Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !MODIN3_1 * MODIN3_0
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * MODIN3_0
            + Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)

    MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN3_1
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_834
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_HC12:BUART:txn\ * \UART_HC12:BUART:tx_state_1\ * 
              !\UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:txn\ * \UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_shift_out\ * !\UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\ * !\UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_shift_out\ * !\UART_HC12:BUART:tx_state_2\ * 
              !\UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_HC12:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_0\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_HC12:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              !\UART_HC12:BUART:tx_fifo_empty\
            + !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_fifo_empty\ * 
              !\UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_fifo_empty\ * \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_0\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_HC12:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\ * \UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_HC12:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_HC12:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_HC12:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_HC12:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              !\UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              !\UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_HC12:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * !\UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_HC12:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_HC12:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !Net_925 * 
              \UART_HC12:BUART:rx_last\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_HC12:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !\UART_HC12:BUART:rx_count_0\
        );
        Output = \UART_HC12:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_HC12:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * \UART_HC12:BUART:rx_state_3\ * 
              \UART_HC12:BUART:rx_state_2\
        );
        Output = \UART_HC12:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !\UART_HC12:BUART:pollcount_1\ * Net_925 * 
              \UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              \UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              \UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_HC12:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !Net_925 * \UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              Net_925 * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_HC12:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_925
        );
        Output = \UART_HC12:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Stabilizer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1792 ,
            cs_addr_2 => \Stabilizer:PWMUDB:tc_i\ ,
            cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\ ,
            chain_out => \Stabilizer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Stabilizer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Stabilizer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1792 ,
            cs_addr_2 => \Stabilizer:PWMUDB:tc_i\ ,
            cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\ ,
            cl0_comb => \Stabilizer:PWMUDB:cmp1_less\ ,
            z0_comb => \Stabilizer:PWMUDB:tc_i\ ,
            cl1_comb => \Stabilizer:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Stabilizer:PWMUDB:status_3\ ,
            chain_in => \Stabilizer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Stabilizer:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Aileron:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1792 ,
            cs_addr_2 => \Aileron:PWMUDB:tc_i\ ,
            cs_addr_1 => \Aileron:PWMUDB:runmode_enable\ ,
            chain_out => \Aileron:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Aileron:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Aileron:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1792 ,
            cs_addr_2 => \Aileron:PWMUDB:tc_i\ ,
            cs_addr_1 => \Aileron:PWMUDB:runmode_enable\ ,
            cl0_comb => \Aileron:PWMUDB:cmp1_less\ ,
            z0_comb => \Aileron:PWMUDB:tc_i\ ,
            cl1_comb => \Aileron:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Aileron:PWMUDB:status_3\ ,
            chain_in => \Aileron:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Aileron:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u0\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
            chain_out => \Counter_Duration:CounterUDB:sC24:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u1\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
            chain_in => \Counter_Duration:CounterUDB:sC24:counterdp:carry0\ ,
            chain_out => \Counter_Duration:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u0\
        Next in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u2\

    datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u2\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
            ce0_comb => \Counter_Duration:CounterUDB:reload\ ,
            z0_comb => \Counter_Duration:CounterUDB:status_1\ ,
            cl1_comb => \Counter_Duration:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_Duration:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_Duration:CounterUDB:status_5\ ,
            chain_in => \Counter_Duration:CounterUDB:sC24:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u1\

    datapathcell: Name =\SPI_Altitude:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_Altitude:Net_276\ ,
            cs_addr_2 => \SPI_Altitude:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_Altitude:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_Altitude:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPI_Altitude:BSPIM:load_rx_data\ ,
            so_comb => \SPI_Altitude:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_Altitude:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_Altitude:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_Altitude:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_Altitude:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_882 ,
            cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_GPS:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_882 ,
            cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
            ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_882 ,
            cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
            route_si => \UART_GPS:BUART:rx_postpoll\ ,
            f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_HC12:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            cs_addr_2 => \UART_HC12:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_HC12:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_HC12:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_HC12:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_HC12:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_HC12:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            cs_addr_0 => \UART_HC12:BUART:counter_load_not\ ,
            ce0_reg => \UART_HC12:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_HC12:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_HC12:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            cs_addr_2 => \UART_HC12:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_HC12:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_HC12:BUART:rx_bitclk_enable\ ,
            route_si => \UART_HC12:BUART:rx_postpoll\ ,
            f0_load => \UART_HC12:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_HC12:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_HC12:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Stabilizer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1792 ,
            status_3 => \Stabilizer:PWMUDB:status_3\ ,
            status_2 => \Stabilizer:PWMUDB:status_2\ ,
            status_1 => \Stabilizer:PWMUDB:status_1\ ,
            status_0 => \Stabilizer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Aileron:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1792 ,
            status_3 => \Aileron:PWMUDB:status_3\ ,
            status_2 => \Aileron:PWMUDB:status_2\ ,
            status_1 => \Aileron:PWMUDB:status_1\ ,
            status_0 => \Aileron:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_Duration:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_791 ,
            status_6 => \Counter_Duration:CounterUDB:status_6\ ,
            status_5 => \Counter_Duration:CounterUDB:status_5\ ,
            status_2 => \Counter_Duration:CounterUDB:status_2\ ,
            status_1 => \Counter_Duration:CounterUDB:status_1\ ,
            status_0 => \Counter_Duration:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_Altitude:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_Altitude:Net_276\ ,
            status_4 => \SPI_Altitude:BSPIM:tx_status_4\ ,
            status_3 => \SPI_Altitude:BSPIM:load_rx_data\ ,
            status_2 => \SPI_Altitude:BSPIM:tx_status_2\ ,
            status_1 => \SPI_Altitude:BSPIM:tx_status_1\ ,
            status_0 => \SPI_Altitude:BSPIM:tx_status_0\ ,
            interrupt => Net_955 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_Altitude:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_Altitude:Net_276\ ,
            status_6 => \SPI_Altitude:BSPIM:rx_status_6\ ,
            status_5 => \SPI_Altitude:BSPIM:rx_status_5\ ,
            status_4 => \SPI_Altitude:BSPIM:rx_status_4\ ,
            interrupt => Net_953 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_882 ,
            status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_GPS:BUART:tx_status_2\ ,
            status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
            status_0 => \UART_GPS:BUART:tx_status_0\ ,
            interrupt => Net_919 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_882 ,
            status_5 => \UART_GPS:BUART:rx_status_5\ ,
            status_4 => \UART_GPS:BUART:rx_status_4\ ,
            status_3 => \UART_GPS:BUART:rx_status_3\ ,
            interrupt => Net_920 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_HC12:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            status_3 => \UART_HC12:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_HC12:BUART:tx_status_2\ ,
            status_1 => \UART_HC12:BUART:tx_fifo_empty\ ,
            status_0 => \UART_HC12:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_HC12:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            status_5 => \UART_HC12:BUART:rx_status_5\ ,
            status_4 => \UART_HC12:BUART:rx_status_4\ ,
            status_3 => \UART_HC12:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Stabilizer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1792 ,
            control_7 => \Stabilizer:PWMUDB:control_7\ ,
            control_6 => \Stabilizer:PWMUDB:control_6\ ,
            control_5 => \Stabilizer:PWMUDB:control_5\ ,
            control_4 => \Stabilizer:PWMUDB:control_4\ ,
            control_3 => \Stabilizer:PWMUDB:control_3\ ,
            control_2 => \Stabilizer:PWMUDB:control_2\ ,
            control_1 => \Stabilizer:PWMUDB:control_1\ ,
            control_0 => \Stabilizer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Aileron:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1792 ,
            control_7 => \Aileron:PWMUDB:control_7\ ,
            control_6 => \Aileron:PWMUDB:control_6\ ,
            control_5 => \Aileron:PWMUDB:control_5\ ,
            control_4 => \Aileron:PWMUDB:control_4\ ,
            control_3 => \Aileron:PWMUDB:control_3\ ,
            control_2 => \Aileron:PWMUDB:control_2\ ,
            control_1 => \Aileron:PWMUDB:control_1\ ,
            control_0 => \Aileron:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_791 ,
            control_7 => \Counter_Duration:CounterUDB:control_7\ ,
            control_6 => \Counter_Duration:CounterUDB:control_6\ ,
            control_5 => \Counter_Duration:CounterUDB:control_5\ ,
            control_4 => \Counter_Duration:CounterUDB:control_4\ ,
            control_3 => \Counter_Duration:CounterUDB:control_3\ ,
            control_2 => \Counter_Duration:CounterUDB:control_2\ ,
            control_1 => \Counter_Duration:CounterUDB:control_1\ ,
            control_0 => \Counter_Duration:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_Altitude:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_Altitude:Net_276\ ,
            enable => \SPI_Altitude:BSPIM:cnt_enable\ ,
            count_6 => \SPI_Altitude:BSPIM:count_6\ ,
            count_5 => \SPI_Altitude:BSPIM:count_5\ ,
            count_4 => \SPI_Altitude:BSPIM:count_4\ ,
            count_3 => \SPI_Altitude:BSPIM:count_3\ ,
            count_2 => \SPI_Altitude:BSPIM:count_2\ ,
            count_1 => \SPI_Altitude:BSPIM:count_1\ ,
            count_0 => \SPI_Altitude:BSPIM:count_0\ ,
            tc => \SPI_Altitude:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_882 ,
            load => \UART_GPS:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \UART_GPS:BUART:rx_count_2\ ,
            count_1 => \UART_GPS:BUART:rx_count_1\ ,
            count_0 => \UART_GPS:BUART:rx_count_0\ ,
            tc => \UART_GPS:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_HC12:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_HC12:Net_9\ ,
            load => \UART_HC12:BUART:rx_counter_load\ ,
            count_6 => \UART_HC12:BUART:rx_count_6\ ,
            count_5 => \UART_HC12:BUART:rx_count_5\ ,
            count_4 => \UART_HC12:BUART:rx_count_4\ ,
            count_3 => \UART_HC12:BUART:rx_count_3\ ,
            count_2 => \UART_HC12:BUART:rx_count_2\ ,
            count_1 => \UART_HC12:BUART:rx_count_1\ ,
            count_0 => \UART_HC12:BUART:rx_count_0\ ,
            tc => \UART_HC12:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_Orientation:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Orientation:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\SPI_Altitude:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_953 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\SPI_Altitude:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_955 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_GPS:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_920 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :  101 :   91 :  192 : 52.60 %
  Unique P-terms              :  186 :  198 :  384 : 48.44 %
  Total P-terms               :  212 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    4 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    4 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.256ms
Tech Mapping phase: Elapsed time ==> 1s.608ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
[IOP=(12)][IoId=(3)] : BMP280_CSB(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : BMP280_CSB_SIOREF_0 (fixed)
[IOP=(12)][IoId=(2)] : BMP280_SCL(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : BMP280_SCL_SIOREF_0 (fixed)
[IOP=(12)][IoId=(5)] : BMP280_SDI(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : BMP280_SDI_SIOREF_0 (fixed)
IO_0@[IOP=(12)][IoId=(0)] : BNO055_scl(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : BNO055_sda(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Int_AGM(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Left_Aileron(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Left_Stabilizer(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Motor_Speed_Output(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PPS_GPS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Reset_AGM(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Right_Aileron(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Right_Stabilizer(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Rx_GPS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_HC12(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SDO(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Tx_GPS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_HC12(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile_1:miso0(0)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile_1:mosi0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile_1:sclk0(0)\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 42% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 70% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 98% done. (App=cydsfit)
Analog Placement Results:
[IOP=(12)][IoId=(3)] : BMP280_CSB(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : BMP280_CSB_SIOREF_0 (fixed)
[IOP=(12)][IoId=(2)] : BMP280_SCL(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : BMP280_SCL_SIOREF_0 (fixed)
[IOP=(12)][IoId=(5)] : BMP280_SDI(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : BMP280_SDI_SIOREF_0 (fixed)
IO_0@[IOP=(12)][IoId=(0)] : BNO055_scl(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : BNO055_sda(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Button(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Int_AGM(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Left_Aileron(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Left_Stabilizer(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Motor_Speed_Output(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : PPS_GPS(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Reset_AGM(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Right_Aileron(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Right_Stabilizer(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Rx_GPS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_HC12(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : SDO(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Tx_GPS(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_HC12(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile_1:miso0(0)\ (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile_1:mosi0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile_1:sclk0(0)\ (fixed)
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 3s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_845 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_dsm_0_vminus
    dsm_0_vminus
    agl5_x_dsm_0_vminus
    agl5
    agl5_x_sio_p12_23
    sio_p12_23
    agl1_x_sio_p12_45
    sio_p12_45
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  vidac_0_vout                                     -> Net_845
  agl1_x_vidac_0_vout                              -> Net_845
  agl1                                             -> Net_845
  agl1_x_dsm_0_vminus                              -> Net_845
  dsm_0_vminus                                     -> Net_845
  agl5_x_dsm_0_vminus                              -> Net_845
  agl5                                             -> Net_845
  agl5_x_sio_p12_23                                -> Net_845
  sio_p12_23                                       -> Net_845
  agl1_x_sio_p12_45                                -> Net_845
  sio_p12_45                                       -> Net_845
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.354ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 7.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   47 :    1 :   48 :  97.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.06
                   Pterms :            4.23
               Macrocells :            2.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.504ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.29 :       4.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !\UART_HC12:BUART:pollcount_1\ * Net_925 * 
              \UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              \UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              \UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_HC12:BUART:pollcount_1\
            + Net_925 * \UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_HC12:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_925
        );
        Output = \UART_HC12:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_HC12:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_HC12:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !\UART_HC12:BUART:rx_count_0\
        );
        Output = \UART_HC12:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_Altitude:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_Altitude:Net_276\ ,
        status_6 => \SPI_Altitude:BSPIM:rx_status_6\ ,
        status_5 => \SPI_Altitude:BSPIM:rx_status_5\ ,
        status_4 => \SPI_Altitude:BSPIM:rx_status_4\ ,
        interrupt => Net_953 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              !\UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !Net_925
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              !\UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\ * 
              !\UART_HC12:BUART:pollcount_1\ * !\UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\
        );
        Output = \UART_HC12:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_HC12:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * \UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_926, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:txn\
        );
        Output = Net_926 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !Net_925 * 
              \UART_HC12:BUART:rx_last\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * 
              \UART_HC12:BUART:rx_bitclk_enable\ * 
              \UART_HC12:BUART:rx_state_3\ * !\UART_HC12:BUART:rx_state_2\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_5\
            + !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              \UART_HC12:BUART:rx_state_0\ * !\UART_HC12:BUART:rx_state_3\ * 
              !\UART_HC12:BUART:rx_state_2\ * !\UART_HC12:BUART:rx_count_6\ * 
              !\UART_HC12:BUART:rx_count_4\
        );
        Output = \UART_HC12:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              !Net_925 * \UART_HC12:BUART:pollcount_0\
            + !\UART_HC12:BUART:rx_count_2\ * !\UART_HC12:BUART:rx_count_1\ * 
              Net_925 * !\UART_HC12:BUART:pollcount_0\
        );
        Output = \UART_HC12:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Altitude:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * \SPI_Altitude:BSPIM:count_0\
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:tx_status_1\
            + \SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * \SPI_Altitude:BSPIM:count_1\ * 
              !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
        );
        Output = \SPI_Altitude:BSPIM:state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Altitude:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
            + \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              \SPI_Altitude:BSPIM:load_cond\
        );
        Output = \SPI_Altitude:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_GPS:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_882 ,
        status_3 => \UART_GPS:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_GPS:BUART:tx_status_2\ ,
        status_1 => \UART_GPS:BUART:tx_fifo_empty\ ,
        status_0 => \UART_GPS:BUART:tx_status_0\ ,
        interrupt => Net_919 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_fifo_notfull\
        );
        Output = \UART_GPS:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              !\UART_GPS:BUART:tx_fifo_empty\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_fifo_empty\ * !\UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_fifo_empty\ * \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_Altitude:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\ * \SPI_Altitude:BSPIM:rx_status_4\
        );
        Output = \SPI_Altitude:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_GPS:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_882 ,
        cs_addr_2 => \UART_GPS:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_GPS:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_GPS:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_HC12:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        load => \UART_HC12:BUART:rx_counter_load\ ,
        count_6 => \UART_HC12:BUART:rx_count_6\ ,
        count_5 => \UART_HC12:BUART:rx_count_5\ ,
        count_4 => \UART_HC12:BUART:rx_count_4\ ,
        count_3 => \UART_HC12:BUART:rx_count_3\ ,
        count_2 => \UART_HC12:BUART:rx_count_2\ ,
        count_1 => \UART_HC12:BUART:rx_count_1\ ,
        count_0 => \UART_HC12:BUART:rx_count_0\ ,
        tc => \UART_HC12:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Altitude:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\
        );
        Output = \SPI_Altitude:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Altitude:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Altitude:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * \SPI_Altitude:BSPIM:count_1\ * 
              !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_0\
            + \SPI_Altitude:BSPIM:state_1\ * \SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Altitude:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              \SPI_Altitude:BSPIM:count_1\ * !\SPI_Altitude:BSPIM:count_0\ * 
              !\SPI_Altitude:BSPIM:tx_status_1\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:count_4\ * 
              !\SPI_Altitude:BSPIM:count_3\ * !\SPI_Altitude:BSPIM:count_2\ * 
              !\SPI_Altitude:BSPIM:count_1\ * \SPI_Altitude:BSPIM:count_0\
        );
        Output = \SPI_Altitude:BSPIM:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI_Altitude:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_Altitude:Net_276\ ,
        status_4 => \SPI_Altitude:BSPIM:tx_status_4\ ,
        status_3 => \SPI_Altitude:BSPIM:load_rx_data\ ,
        status_2 => \SPI_Altitude:BSPIM:tx_status_2\ ,
        status_1 => \SPI_Altitude:BSPIM:tx_status_1\ ,
        status_0 => \SPI_Altitude:BSPIM:tx_status_0\ ,
        interrupt => Net_955 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_23 * !\SPI_Altitude:BSPIM:state_2\ * 
              \SPI_Altitude:BSPIM:state_0\
            + Net_23 * \SPI_Altitude:BSPIM:state_2\ * 
              !\SPI_Altitude:BSPIM:state_1\ * !\SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_950, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\
            + !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !Net_950
            + \SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !Net_950
        );
        Output = Net_950 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_Altitude:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_Altitude:Net_276\ ,
        cs_addr_2 => \SPI_Altitude:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_Altitude:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_Altitude:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPI_Altitude:BSPIM:load_rx_data\ ,
        so_comb => \SPI_Altitude:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_Altitude:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_Altitude:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_Altitude:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_Altitude:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              !\UART_HC12:BUART:tx_fifo_empty\
            + !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_fifo_empty\ * 
              !\UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_fifo_empty\ * \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_0\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_HC12:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\
            + !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\
        );
        Output = \UART_HC12:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\ * \UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_state_2\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_0\ * !\UART_HC12:BUART:tx_state_2\ * 
              \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_HC12:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        cs_addr_2 => \UART_HC12:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_HC12:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_HC12:BUART:rx_bitclk_enable\ ,
        route_si => \UART_HC12:BUART:rx_postpoll\ ,
        f0_load => \UART_HC12:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_HC12:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_HC12:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_HC12:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        status_3 => \UART_HC12:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_HC12:BUART:tx_status_2\ ,
        status_1 => \UART_HC12:BUART:tx_fifo_empty\ ,
        status_0 => \UART_HC12:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\
            + !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\
        );
        Output = \UART_GPS:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_HC12:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_HC12:BUART:txn\ * \UART_HC12:BUART:tx_state_1\ * 
              !\UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:txn\ * \UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_shift_out\ * !\UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_state_1\ * \UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_state_2\ * !\UART_HC12:BUART:tx_bitclk\
            + \UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              !\UART_HC12:BUART:tx_shift_out\ * !\UART_HC12:BUART:tx_state_2\ * 
              !\UART_HC12:BUART:tx_counter_dp\ * \UART_HC12:BUART:tx_bitclk\
        );
        Output = \UART_HC12:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_fifo_notfull\
        );
        Output = \UART_HC12:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Aileron:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:control_7\
        );
        Output = \Aileron:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_882 ,
        cs_addr_0 => \UART_GPS:BUART:counter_load_not\ ,
        ce0_reg => \UART_GPS:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_GPS:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Aileron:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1792 ,
        control_7 => \Aileron:PWMUDB:control_7\ ,
        control_6 => \Aileron:PWMUDB:control_6\ ,
        control_5 => \Aileron:PWMUDB:control_5\ ,
        control_4 => \Aileron:PWMUDB:control_4\ ,
        control_3 => \Aileron:PWMUDB:control_3\ ,
        control_2 => \Aileron:PWMUDB:control_2\ ,
        control_1 => \Aileron:PWMUDB:control_1\ ,
        control_0 => \Aileron:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_bitclk_enable_pre\ * 
              \UART_HC12:BUART:tx_fifo_empty\ * \UART_HC12:BUART:tx_state_2\
        );
        Output = \UART_HC12:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_bitclk_enable_pre\ * 
              \UART_GPS:BUART:tx_state_2\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_0\ * !\UART_GPS:BUART:tx_state_2\ * 
              \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_GPS:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_HC12:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        cs_addr_2 => \UART_HC12:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_HC12:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_HC12:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_HC12:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_HC12:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_HC12:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_1\ * 
              !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:txn\ * \UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\
            + !\UART_GPS:BUART:tx_state_1\ * \UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_state_2\ * !\UART_GPS:BUART:tx_bitclk\
            + \UART_GPS:BUART:tx_state_1\ * !\UART_GPS:BUART:tx_state_0\ * 
              !\UART_GPS:BUART:tx_shift_out\ * !\UART_GPS:BUART:tx_state_2\ * 
              !\UART_GPS:BUART:tx_counter_dp\ * \UART_GPS:BUART:tx_bitclk\
        );
        Output = \UART_GPS:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_load_fifo\ * \UART_GPS:BUART:rx_fifofull\
        );
        Output = \UART_GPS:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_HC12:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_HC12:BUART:tx_state_1\ * !\UART_HC12:BUART:tx_state_0\ * 
              \UART_HC12:BUART:tx_state_2\
            + !\UART_HC12:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_HC12:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_GPS:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_882 ,
        status_5 => \UART_GPS:BUART:rx_status_5\ ,
        status_4 => \UART_GPS:BUART:rx_status_4\ ,
        status_3 => \UART_GPS:BUART:rx_status_3\ ,
        interrupt => Net_920 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * MODIN3_0
            + Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Altitude:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\ * \SPI_Altitude:BSPIM:cnt_enable\
            + !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:state_0\ * !\SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              \SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_0\ * 
              \SPI_Altitude:BSPIM:cnt_enable\
            + \SPI_Altitude:BSPIM:state_1\ * \SPI_Altitude:BSPIM:state_0\ * 
              !\SPI_Altitude:BSPIM:count_4\ * !\SPI_Altitude:BSPIM:count_3\ * 
              !\SPI_Altitude:BSPIM:count_2\ * !\SPI_Altitude:BSPIM:count_1\ * 
              \SPI_Altitude:BSPIM:count_0\ * \SPI_Altitude:BSPIM:cnt_enable\
        );
        Output = \SPI_Altitude:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_846, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_Altitude:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\SPI_Altitude:BSPIM:state_2\ * \SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
        );
        Output = Net_846 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPI_Altitude:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_Altitude:Net_276\ ,
        enable => \SPI_Altitude:BSPIM:cnt_enable\ ,
        count_6 => \SPI_Altitude:BSPIM:count_6\ ,
        count_5 => \SPI_Altitude:BSPIM:count_5\ ,
        count_4 => \SPI_Altitude:BSPIM:count_4\ ,
        count_3 => \SPI_Altitude:BSPIM:count_3\ ,
        count_2 => \SPI_Altitude:BSPIM:count_2\ ,
        count_1 => \SPI_Altitude:BSPIM:count_1\ ,
        count_0 => \SPI_Altitude:BSPIM:count_0\ ,
        tc => \SPI_Altitude:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * MODIN3_1
            + Net_834 * !\UART_GPS:BUART:rx_count_2\ * 
              !\UART_GPS:BUART:rx_count_1\ * !MODIN3_1 * MODIN3_0
            + !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_GPS:BUART:rx_fifonotempty\ * 
              \UART_GPS:BUART:rx_state_stop1_reg\
        );
        Output = \UART_GPS:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Altitude:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Altitude:BSPIM:state_2\ * !\SPI_Altitude:BSPIM:state_1\ * 
              !\SPI_Altitude:BSPIM:state_0\
        );
        Output = \SPI_Altitude:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_HC12:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_HC12:BUART:rx_load_fifo\ * \UART_HC12:BUART:rx_fifofull\
        );
        Output = \UART_HC12:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_HC12:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_HC12:BUART:rx_fifonotempty\ * 
              \UART_HC12:BUART:rx_state_stop1_reg\
        );
        Output = \UART_HC12:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Aileron:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1792 ,
        cs_addr_2 => \Aileron:PWMUDB:tc_i\ ,
        cs_addr_1 => \Aileron:PWMUDB:runmode_enable\ ,
        chain_out => \Aileron:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Aileron:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_HC12:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        status_5 => \UART_HC12:BUART:rx_status_5\ ,
        status_4 => \UART_HC12:BUART:rx_status_4\ ,
        status_3 => \UART_HC12:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Stabilizer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * \Stabilizer:PWMUDB:tc_i\
        );
        Output = \Stabilizer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_HC12:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_HC12:BUART:tx_ctrl_mark_last\ * 
              !\UART_HC12:BUART:rx_state_0\ * \UART_HC12:BUART:rx_state_3\ * 
              \UART_HC12:BUART:rx_state_2\
        );
        Output = \UART_HC12:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_HC12:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_HC12:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_HC12:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * 
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = Net_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Aileron:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:cmp2_less\
        );
        Output = \Aileron:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Stabilizer:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = \Stabilizer:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_HC12:Net_9\ ,
        cs_addr_0 => \UART_HC12:BUART:counter_load_not\ ,
        ce0_reg => \UART_HC12:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_HC12:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Stabilizer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = \Stabilizer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Stabilizer:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Stabilizer:PWMUDB:prevCompare2\ * 
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = \Stabilizer:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Stabilizer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Stabilizer:PWMUDB:prevCompare1\ * 
              \Stabilizer:PWMUDB:cmp1_less\
        );
        Output = \Stabilizer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Stabilizer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1792 ,
        cs_addr_2 => \Stabilizer:PWMUDB:tc_i\ ,
        cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\ ,
        cl0_comb => \Stabilizer:PWMUDB:cmp1_less\ ,
        z0_comb => \Stabilizer:PWMUDB:tc_i\ ,
        cl1_comb => \Stabilizer:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Stabilizer:PWMUDB:status_3\ ,
        chain_in => \Stabilizer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Stabilizer:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Stabilizer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1792 ,
        status_3 => \Stabilizer:PWMUDB:status_3\ ,
        status_2 => \Stabilizer:PWMUDB:status_2\ ,
        status_1 => \Stabilizer:PWMUDB:status_1\ ,
        status_0 => \Stabilizer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_832, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:txn\
        );
        Output = Net_832 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_GPS:BUART:rx_count_2\ * !\UART_GPS:BUART:rx_count_1\ * 
              !\UART_GPS:BUART:rx_count_0\
        );
        Output = \UART_GPS:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
        );
        Output = \UART_GPS:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u1\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
        chain_in => \Counter_Duration:CounterUDB:sC24:counterdp:carry0\ ,
        chain_out => \Counter_Duration:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u0\
    Next in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u2\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN3_1
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * 
              !\UART_GPS:BUART:rx_state_3\ * \UART_GPS:BUART:rx_state_2\ * 
              !MODIN3_1 * !MODIN3_0
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_834 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_GPS:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_GPS:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * \UART_GPS:BUART:rx_last\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_GPS:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              \UART_GPS:BUART:rx_state_0\ * !\UART_GPS:BUART:rx_state_3\ * 
              !\UART_GPS:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_GPS:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_834 * !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN3_1
            + !\UART_GPS:BUART:tx_ctrl_mark_last\ * 
              !\UART_GPS:BUART:rx_state_0\ * 
              \UART_GPS:BUART:rx_bitclk_enable\ * \UART_GPS:BUART:rx_state_3\ * 
              \UART_GPS:BUART:rx_state_2\ * !MODIN3_1 * !MODIN3_0
        );
        Output = \UART_GPS:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u0\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
        chain_out => \Counter_Duration:CounterUDB:sC24:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u1\

count7cell: Name =\UART_GPS:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_882 ,
        load => \UART_GPS:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \UART_GPS:BUART:rx_count_2\ ,
        count_1 => \UART_GPS:BUART:rx_count_1\ ,
        count_0 => \UART_GPS:BUART:rx_count_0\ ,
        tc => \UART_GPS:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Duration:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:cmp_out_i\
        );
        Output = \Counter_Duration:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_GPS:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_834
        );
        Output = \UART_GPS:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_GPS:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_882) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_GPS:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_GPS:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_882 ,
        cs_addr_2 => \UART_GPS:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_GPS:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_GPS:BUART:rx_bitclk_enable\ ,
        route_si => \UART_GPS:BUART:rx_postpoll\ ,
        f0_load => \UART_GPS:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_GPS:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_GPS:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:cmp2_less\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:runmode_enable\ * 
              \Stabilizer:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Aileron:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Aileron:PWMUDB:prevCompare1\ * \Aileron:PWMUDB:cmp1_less\
        );
        Output = \Aileron:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Aileron:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:cmp1_less\
        );
        Output = \Aileron:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Aileron:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1792 ,
        cs_addr_2 => \Aileron:PWMUDB:tc_i\ ,
        cs_addr_1 => \Aileron:PWMUDB:runmode_enable\ ,
        cl0_comb => \Aileron:PWMUDB:cmp1_less\ ,
        z0_comb => \Aileron:PWMUDB:tc_i\ ,
        cl1_comb => \Aileron:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Aileron:PWMUDB:status_3\ ,
        chain_in => \Aileron:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Aileron:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Counter_Duration:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_791 ,
        control_7 => \Counter_Duration:CounterUDB:control_7\ ,
        control_6 => \Counter_Duration:CounterUDB:control_6\ ,
        control_5 => \Counter_Duration:CounterUDB:control_5\ ,
        control_4 => \Counter_Duration:CounterUDB:control_4\ ,
        control_3 => \Counter_Duration:CounterUDB:control_3\ ,
        control_2 => \Counter_Duration:CounterUDB:control_2\ ,
        control_1 => \Counter_Duration:CounterUDB:control_1\ ,
        control_0 => \Counter_Duration:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:cmp1_less\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Stabilizer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Stabilizer:PWMUDB:control_7\
        );
        Output = \Stabilizer:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Aileron:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1792) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Aileron:PWMUDB:prevCompare2\ * \Aileron:PWMUDB:cmp2_less\
        );
        Output = \Aileron:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Aileron:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Aileron:PWMUDB:runmode_enable\ * \Aileron:PWMUDB:tc_i\
        );
        Output = \Aileron:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_Duration:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:control_7\ * 
              !\Counter_Duration:CounterUDB:count_stored_i\ * PPS
        );
        Output = \Counter_Duration:CounterUDB:count_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Aileron:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1792 ,
        status_3 => \Aileron:PWMUDB:status_3\ ,
        status_2 => \Aileron:PWMUDB:status_2\ ,
        status_1 => \Aileron:PWMUDB:status_1\ ,
        status_0 => \Aileron:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Stabilizer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1792 ,
        control_7 => \Stabilizer:PWMUDB:control_7\ ,
        control_6 => \Stabilizer:PWMUDB:control_6\ ,
        control_5 => \Stabilizer:PWMUDB:control_5\ ,
        control_4 => \Stabilizer:PWMUDB:control_4\ ,
        control_3 => \Stabilizer:PWMUDB:control_3\ ,
        control_2 => \Stabilizer:PWMUDB:control_2\ ,
        control_1 => \Stabilizer:PWMUDB:control_1\ ,
        control_0 => \Stabilizer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Counter_Duration:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              PPS
        );
        Output = \Counter_Duration:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Stabilizer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1792 ,
        cs_addr_2 => \Stabilizer:PWMUDB:tc_i\ ,
        cs_addr_1 => \Stabilizer:PWMUDB:runmode_enable\ ,
        chain_out => \Stabilizer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Stabilizer:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_Duration:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:reload\ * 
              !\Counter_Duration:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_Duration:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Duration:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:cmp_out_i\ * 
              !\Counter_Duration:CounterUDB:prevCompare\
        );
        Output = \Counter_Duration:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_Duration:CounterUDB:sC24:counterdp:u2\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_Duration:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_Duration:CounterUDB:reload\ ,
        ce0_comb => \Counter_Duration:CounterUDB:reload\ ,
        z0_comb => \Counter_Duration:CounterUDB:status_1\ ,
        cl1_comb => \Counter_Duration:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_Duration:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_Duration:CounterUDB:status_5\ ,
        chain_in => \Counter_Duration:CounterUDB:sC24:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_Duration:CounterUDB:sC24:counterdp:u1\

statusicell: Name =\Counter_Duration:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_791 ,
        status_6 => \Counter_Duration:CounterUDB:status_6\ ,
        status_5 => \Counter_Duration:CounterUDB:status_5\ ,
        status_2 => \Counter_Duration:CounterUDB:status_2\ ,
        status_1 => \Counter_Duration:CounterUDB:status_1\ ,
        status_0 => \Counter_Duration:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_Duration:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_Duration:CounterUDB:reload\
        );
        Output = \Counter_Duration:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\SPI_Altitude:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_953 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPI_Altitude:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_955 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_GPS:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_920 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_GPS:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_919 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_Orientation:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Orientation:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = PPS_GPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PPS_GPS(0)__PA ,
        fb => PPS ,
        pad => PPS_GPS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_GPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_GPS(0)__PA ,
        pin_input => Net_832 ,
        pad => Tx_GPS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_GPS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_GPS(0)__PA ,
        fb => Net_834 ,
        pad => Rx_GPS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button(0)__PA ,
        pad => Button(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Reset_AGM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset_AGM(0)__PA ,
        pad => Reset_AGM(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Int_AGM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Int_AGM(0)__PA ,
        pad => Int_AGM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Right_Aileron(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Aileron(0)__PA ,
        pin_input => Net_4 ,
        pad => Right_Aileron(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_Stabilizer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Stabilizer(0)__PA ,
        pin_input => Net_2 ,
        pad => Right_Stabilizer(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        pin_input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        pin_input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = BNO055_scl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BNO055_scl(0)__PA ,
        fb => \I2C_Orientation:Net_1109_0\ ,
        pin_input => \I2C_Orientation:Net_643_0\ ,
        pad => BNO055_scl(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BNO055_sda(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BNO055_sda(0)__PA ,
        fb => \I2C_Orientation:Net_1109_1\ ,
        pin_input => \I2C_Orientation:sda_x_wire\ ,
        pad => BNO055_sda(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BMP280_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP280_SCL(0)__PA ,
        pin_input => Net_846 ,
        pad => BMP280_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BMP280_CSB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP280_CSB(0)__PA ,
        pad => BMP280_CSB(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BMP280_SDI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BMP280_SDI(0)__PA ,
        pin_input => Net_23 ,
        pad => BMP280_SDI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_HC12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_HC12(0)__PA ,
        fb => Net_925 ,
        pad => Rx_HC12(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_HC12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_HC12(0)__PA ,
        pin_input => Net_926 ,
        pad => Tx_HC12(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = Left_Aileron(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Aileron(0)__PA ,
        pin_input => Net_3 ,
        pad => Left_Aileron(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Left_Stabilizer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Stabilizer(0)__PA ,
        pin_input => Net_1 ,
        pad => Left_Stabilizer(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Motor_Speed_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Speed_Output(0)__PA ,
        pin_input => Net_185 ,
        pad => Motor_Speed_Output(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: LVTTL
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDO(0)__PA ,
        fb => Net_19 ,
        pad => SDO(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_882 ,
            dclk_0 => Net_882_local ,
            dclk_glb_1 => \emFile_1:Net_19\ ,
            dclk_1 => \emFile_1:Net_19_local\ ,
            dclk_glb_2 => \SPI_Altitude:Net_276\ ,
            dclk_2 => \SPI_Altitude:Net_276_local\ ,
            dclk_glb_3 => Net_1792 ,
            dclk_3 => Net_1792_local ,
            dclk_glb_4 => \UART_HC12:Net_9\ ,
            dclk_4 => \UART_HC12:Net_9_local\ ,
            dclk_glb_5 => Net_791 ,
            dclk_5 => Net_791_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_Orientation:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_Orientation:Net_1109_0\ ,
            sda_in => \I2C_Orientation:Net_1109_1\ ,
            scl_out => \I2C_Orientation:Net_643_0\ ,
            sda_out => \I2C_Orientation:sda_x_wire\ ,
            interrupt => \I2C_Orientation:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Motor_Speed:PWMHW\
        PORT MAP (
            clock => Net_1792 ,
            enable => __ONE__ ,
            tc => \Motor_Speed:Net_63\ ,
            cmp => Net_185 ,
            irq => \Motor_Speed:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_791 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => \Timer_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_845 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------------------------------------
   0 |   5 |     * |      NONE |    RES_PULL_DOWN |            PPS_GPS(0) | FB(PPS)
     |   6 |     * |      NONE |      RES_PULL_UP |             Tx_GPS(0) | In(Net_832)
     |   7 |     * |      NONE |      RES_PULL_UP |             Rx_GPS(0) | FB(Net_834)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |                LED(0) | 
     |   2 |     * |      NONE |      RES_PULL_UP |             Button(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          Reset_AGM(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            Int_AGM(0) | 
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      Right_Aileron(0) | In(Net_4)
     |   1 |     * |      NONE |         CMOS_OUT |   Right_Stabilizer(0) | In(Net_2)
     |   3 |     * |      NONE |         CMOS_OUT | \emFile_1:SPI0_CS(0)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |   \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   5 |     * |      NONE |         CMOS_OUT |   \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         BNO055_scl(0) | FB(\I2C_Orientation:Net_1109_0\), In(\I2C_Orientation:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         BNO055_sda(0) | FB(\I2C_Orientation:Net_1109_1\), In(\I2C_Orientation:sda_x_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |         BMP280_SCL(0) | In(Net_846)
     |   3 |     * |      NONE |         CMOS_OUT |         BMP280_CSB(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         BMP280_SDI(0) | In(Net_23)
     |   6 |     * |      NONE |      RES_PULL_UP |            Rx_HC12(0) | FB(Net_925)
     |   7 |     * |      NONE |      RES_PULL_UP |            Tx_HC12(0) | In(Net_926)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------------------------------------------------
  15 |   1 |     * |      NONE |         CMOS_OUT |       Left_Aileron(0) | In(Net_3)
     |   2 |     * |      NONE |         CMOS_OUT |    Left_Stabilizer(0) | In(Net_1)
     |   3 |     * |      NONE |         CMOS_OUT | Motor_Speed_Output(0) | In(Net_185)
     |   5 |     * |      NONE |    RES_PULL_DOWN |                SDO(0) | FB(Net_19)
----------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.422ms
Digital Placement phase: Elapsed time ==> 11s.262ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ServoControl_r.vh2" --pcf-path "ServoControl.pco" --des-name "ServoControl" --dsf-path "ServoControl.dsf" --sdc-path "ServoControl.sdc" --lib-path "ServoControl_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 13s.677ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 2s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ServoControl_timing.html.
Static timing analysis phase: Elapsed time ==> 3s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.974ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 37s.801ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 37s.803ms
API generation phase: Elapsed time ==> 16s.685ms
Dependency generation phase: Elapsed time ==> 0s.122ms
Cleanup phase: Elapsed time ==> 0s.002ms
