
*** Running vivado
    with args -log xilinx_transfer_function_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_transfer_function_1.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xilinx_transfer_function_1.tcl -notrace
Command: link_design -top xilinx_transfer_function_1 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.gen/sources_1/ip/xilinx_transfer_function_1_c_addsub_v12_0_i0/xilinx_transfer_function_1_c_addsub_v12_0_i0.dcp' for cell 'xilinx_transfer_function_1_struct/adder1/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.gen/sources_1/ip/xilinx_transfer_function_1_c_addsub_v12_0_i1/xilinx_transfer_function_1_c_addsub_v12_0_i1.dcp' for cell 'xilinx_transfer_function_1_struct/adder2/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.gen/sources_1/ip/xilinx_transfer_function_1_mult_gen_v12_0_i2/xilinx_transfer_function_1_mult_gen_v12_0_i2.dcp' for cell 'xilinx_transfer_function_1_struct/multiply1/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.gen/sources_1/ip/xilinx_transfer_function_1_mult_gen_v12_0_i0/xilinx_transfer_function_1_mult_gen_v12_0_i0.dcp' for cell 'xilinx_transfer_function_1_struct/multiply2/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.gen/sources_1/ip/xilinx_transfer_function_1_mult_gen_v12_0_i1/xilinx_transfer_function_1_mult_gen_v12_0_i1.dcp' for cell 'xilinx_transfer_function_1_struct/multiply3/comp1.core_instance1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1131.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.srcs/constrs_1/imports/sysgen/xilinx_transfer_function_1_clock.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.srcs/constrs_1/imports/sysgen/xilinx_transfer_function_1_clock.xdc]
Parsing XDC File [C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.srcs/constrs_1/imports/sysgen/xilinx_transfer_function_1.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.srcs/constrs_1/imports/sysgen/xilinx_transfer_function_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1131.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1131.930 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1131.930 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 167dfcef3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1375.445 ; gain = 243.516

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 695d6421

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eb33b9c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6bd911ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 6bd911ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.935 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 6bd911ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 6bd911ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              34  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |               9  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1591.711 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 92c8b708

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1591.711 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 92c8b708

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1591.711 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 92c8b708

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1591.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 92c8b708

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1591.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1591.711 ; gain = 459.781
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.runs/impl_1/xilinx_transfer_function_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_transfer_function_1_drc_opted.rpt -pb xilinx_transfer_function_1_drc_opted.pb -rpx xilinx_transfer_function_1_drc_opted.rpx
Command: report_drc -file xilinx_transfer_function_1_drc_opted.rpt -pb xilinx_transfer_function_1_drc_opted.pb -rpx xilinx_transfer_function_1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/TARIK/Desktop/HDL_Example1/hdl_netlist/xilinx_transfer_function_1.runs/impl_1/xilinx_transfer_function_1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.965 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 375a702e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1648.965 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.965 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 257 I/O ports
 while the target  device: 7a35t package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
ERROR: [Place 30-68] Instance clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[32]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[33]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[34]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[35]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[36]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[37]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[38]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[39]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[40]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[41]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[42]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[43]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[44]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[45]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[46]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[47]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[48]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[49]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[50]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[51]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[52]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[53]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[54]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[55]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[56]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[57]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[58]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[59]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[60]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[61]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[62]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[63]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant1_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant2_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant3_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance constant3_IBUF[10]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 375a702e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1648.965 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 375a702e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1648.965 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 375a702e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1648.965 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 19:38:47 2021...
