#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f045e31640 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v000001f045e98620_0 .var "clk", 0 0;
v000001f045e99ac0_0 .var/i "i", 31 0;
v000001f045e98940_0 .var "res", 0 0;
S_000001f045e32b00 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_000001f045e31640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001f045e96f00_0 .net "ALUOp", 1 0, v000001f045e25df0_0;  1 drivers
v000001f045e95740_0 .net "ALUSrc", 0 0, v000001f045e261b0_0;  1 drivers
v000001f045e96a00_0 .net "Branch", 0 0, v000001f045e266b0_0;  1 drivers
v000001f045e96280_0 .net "Jal", 0 0, v000001f045e25e90_0;  1 drivers
v000001f045e963c0_0 .net "Jump", 0 0, v000001f045e27290_0;  1 drivers
v000001f045e96b40_0 .net "MemRead", 0 0, v000001f045e25c10_0;  1 drivers
v000001f045e96fa0_0 .net "MemToReg", 0 0, v000001f045e25cb0_0;  1 drivers
v000001f045e95100_0 .net "MemWrite", 0 0, v000001f045e27010_0;  1 drivers
v000001f045e96500_0 .net "OpCode", 5 0, L_000001f045e989e0;  1 drivers
v000001f045e951a0_0 .net "RegDst", 0 0, v000001f045e25f30_0;  1 drivers
v000001f045e965a0_0 .net "RegWrite", 0 0, v000001f045e262f0_0;  1 drivers
v000001f045e96640_0 .net "clk", 0 0, v000001f045e98620_0;  1 drivers
v000001f045e99f20_0 .net "reset", 0 0, v000001f045e98940_0;  1 drivers
S_000001f045e06c40 .scope module, "Control" "control" 3 23, 4 1 0, S_000001f045e32b00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jal";
v000001f045e261b0_0 .var "ALUSrc", 0 0;
v000001f045e25df0_0 .var "AluOP", 1 0;
v000001f045e266b0_0 .var "Branch", 0 0;
v000001f045e25e90_0 .var "Jal", 0 0;
v000001f045e27290_0 .var "Jump", 0 0;
v000001f045e25c10_0 .var "MemRead", 0 0;
v000001f045e27010_0 .var "MemWrite", 0 0;
v000001f045e25cb0_0 .var "MemtoReg", 0 0;
v000001f045e25f30_0 .var "RegDst", 0 0;
v000001f045e262f0_0 .var "RegWrite", 0 0;
v000001f045e26f70_0 .net "opcode", 5 0, L_000001f045e989e0;  alias, 1 drivers
E_000001f045e116a0 .event anyedge, v000001f045e26f70_0;
S_000001f045e06e90 .scope module, "Datapath" "datapath" 3 21, 5 1 0, S_000001f045e32b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /INPUT 1 "Jump";
    .port_info 12 /INPUT 1 "Jal";
v000001f045e96780_0 .net "ALUCtrl", 3 0, v000001f045e267f0_0;  1 drivers
v000001f045e96c80_0 .net "ALUOp", 1 0, v000001f045e25df0_0;  alias, 1 drivers
v000001f045e95ec0_0 .net "ALUout", 31 0, v000001f045e26610_0;  1 drivers
v000001f045e95d80_0 .net "AluSrc", 0 0, v000001f045e261b0_0;  alias, 1 drivers
v000001f045e95380_0 .net "Branch", 0 0, v000001f045e266b0_0;  alias, 1 drivers
v000001f045e95600_0 .net "Instruction", 31 0, L_000001f045e97110;  1 drivers
v000001f045e95240_0 .net "Jal", 0 0, v000001f045e25e90_0;  alias, 1 drivers
v000001f045e959c0_0 .net "Jump", 0 0, v000001f045e27290_0;  alias, 1 drivers
v000001f045e96000_0 .net "MemRead", 0 0, v000001f045e25c10_0;  alias, 1 drivers
v000001f045e95ce0_0 .net "MemWrite", 0 0, v000001f045e27010_0;  alias, 1 drivers
v000001f045e96820_0 .net "MemtoReg", 0 0, v000001f045e25cb0_0;  alias, 1 drivers
v000001f045e968c0_0 .net "OpCode", 5 0, L_000001f045e989e0;  alias, 1 drivers
v000001f045e96d20_0 .net "PC_adr", 31 0, v000001f045e26b10_0;  1 drivers
v000001f045e960a0_0 .net "PCsel", 0 0, L_000001f045e97f10;  1 drivers
v000001f045e95420_0 .net "ReadData", 31 0, L_000001f045e97650;  1 drivers
v000001f045e96960_0 .net "ReadRegister1", 31 0, L_000001f045e98b20;  1 drivers
v000001f045e95f60_0 .net "ReadRegister2", 31 0, L_000001f045e984e0;  1 drivers
v000001f045e95880_0 .net "RegDst", 0 0, v000001f045e25f30_0;  alias, 1 drivers
v000001f045e95ba0_0 .net "RegWrite", 0 0, v000001f045e262f0_0;  alias, 1 drivers
v000001f045e956a0_0 .net "Zero", 0 0, L_000001f045e986c0;  1 drivers
L_000001f045e9a880 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f045e96dc0_0 .net/2u *"_ivl_24", 31 0, L_000001f045e9a880;  1 drivers
v000001f045e96e60_0 .net "clk", 0 0, v000001f045e98620_0;  alias, 1 drivers
v000001f045e96aa0_0 .net "jSignExtend", 31 0, L_000001f045e99840;  1 drivers
v000001f045e95a60_0 .net "muxPcSel", 0 0, L_000001f045e99b60;  1 drivers
v000001f045e954c0_0 .net "muxRData", 31 0, L_000001f045ef4980;  1 drivers
v000001f045e96140_0 .net "muxRDest", 4 0, L_000001f045ef5a60;  1 drivers
v000001f045e961e0_0 .net "muxSignExtend", 31 0, L_000001f045e995c0;  1 drivers
v000001f045e952e0_0 .net "muxalu_out", 31 0, L_000001f045e98ee0;  1 drivers
v000001f045e95c40_0 .net "muxdata_out", 31 0, L_000001f045e99020;  1 drivers
v000001f045e957e0_0 .net "muxinstr_out", 4 0, L_000001f045e99700;  1 drivers
v000001f045e96460_0 .net "reset", 0 0, v000001f045e98940_0;  alias, 1 drivers
v000001f045e96be0_0 .net "signExtend", 31 0, L_000001f045e99a20;  1 drivers
E_000001f045e12120 .event anyedge, v000001f045e26b10_0;
L_000001f045e989e0 .part L_000001f045e97110, 26, 6;
L_000001f045e992a0 .part v000001f045e26b10_0, 0, 8;
L_000001f045e98300 .part v000001f045e26610_0, 0, 8;
L_000001f045e99480 .part L_000001f045e97110, 21, 5;
L_000001f045e98580 .part L_000001f045e97110, 16, 5;
L_000001f045e98f80 .part L_000001f045e97110, 0, 6;
L_000001f045e98da0 .part L_000001f045e97110, 0, 16;
L_000001f045e98800 .part L_000001f045e97110, 0, 26;
L_000001f045e98a80 .part L_000001f045e97110, 16, 5;
L_000001f045e98d00 .part L_000001f045e97110, 11, 5;
L_000001f045ef57e0 .arith/sum 32, v000001f045e26b10_0, L_000001f045e9a880;
S_000001f045dfe850 .scope module, "Alu" "alu" 5 41, 6 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001f045e26570_0 .net "ALUop", 3 0, v000001f045e267f0_0;  alias, 1 drivers
L_000001f045e9a3b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e25fd0_0 .net/2u *"_ivl_0", 31 0, L_000001f045e9a3b8;  1 drivers
v000001f045e26070_0 .net "opA", 31 0, L_000001f045e98b20;  alias, 1 drivers
v000001f045e26250_0 .net "opB", 31 0, L_000001f045e98ee0;  alias, 1 drivers
v000001f045e26610_0 .var "result", 31 0;
v000001f045e26750_0 .net "zero", 0 0, L_000001f045e986c0;  alias, 1 drivers
E_000001f045e12220 .event anyedge, v000001f045e26250_0, v000001f045e26070_0, v000001f045e26570_0;
L_000001f045e986c0 .cmp/eq 32, v000001f045e26610_0, L_000001f045e9a3b8;
S_000001f045dfe9e0 .scope module, "AluControl" "alucontrol" 5 40, 7 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v000001f045e267f0_0 .var "AluCtrl", 3 0;
v000001f045e26890_0 .net "AluOp", 1 0, v000001f045e25df0_0;  alias, 1 drivers
v000001f045e26a70_0 .net "FnField", 5 0, L_000001f045e98f80;  1 drivers
E_000001f045e123a0 .event anyedge, v000001f045e26a70_0, v000001f045e25df0_0;
S_000001f045dfca60 .scope module, "PC" "pclogic" 5 58, 8 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
    .port_info 5 /INPUT 1 "jmp";
v000001f045e26cf0_0 .net "ain", 31 0, L_000001f045e995c0;  alias, 1 drivers
v000001f045e26b10_0 .var "aout", 31 0;
v000001f045e26bb0_0 .net "clk", 0 0, v000001f045e98620_0;  alias, 1 drivers
v000001f045e26c50_0 .net "jmp", 0 0, v000001f045e27290_0;  alias, 1 drivers
v000001f045e26d90_0 .net "pcsel", 0 0, L_000001f045e97f10;  alias, 1 drivers
v000001f045e26e30_0 .net "reset", 0 0, v000001f045e98940_0;  alias, 1 drivers
E_000001f045e119a0 .event posedge, v000001f045e26bb0_0;
S_000001f045dfcbf0 .scope module, "Signextend" "signextend" 5 44, 9 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v000001f045e270b0_0 .net *"_ivl_1", 0 0, L_000001f045e99ca0;  1 drivers
v000001f045e1bc20_0 .net *"_ivl_2", 15 0, L_000001f045e99660;  1 drivers
v000001f045e8ae60_0 .net "in", 15 0, L_000001f045e98da0;  1 drivers
v000001f045e8bea0_0 .net "out", 31 0, L_000001f045e99a20;  alias, 1 drivers
L_000001f045e99ca0 .part L_000001f045e98da0, 15, 1;
LS_000001f045e99660_0_0 .concat [ 1 1 1 1], L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0;
LS_000001f045e99660_0_4 .concat [ 1 1 1 1], L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0;
LS_000001f045e99660_0_8 .concat [ 1 1 1 1], L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0;
LS_000001f045e99660_0_12 .concat [ 1 1 1 1], L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0, L_000001f045e99ca0;
L_000001f045e99660 .concat [ 4 4 4 4], LS_000001f045e99660_0_0, LS_000001f045e99660_0_4, LS_000001f045e99660_0_8, LS_000001f045e99660_0_12;
L_000001f045e99a20 .concat [ 16 16 0 0], L_000001f045e98da0, L_000001f045e99660;
S_000001f045dfa520 .scope module, "andPC" "andm" 5 43, 10 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_000001f045e97f10 .functor AND 1, v000001f045e266b0_0, L_000001f045e986c0, C4<1>, C4<1>;
v000001f045e8aaa0_0 .net "inA", 0 0, v000001f045e266b0_0;  alias, 1 drivers
v000001f045e8a140_0 .net "inB", 0 0, L_000001f045e986c0;  alias, 1 drivers
v000001f045e8b9a0_0 .net "out", 0 0, L_000001f045e97f10;  alias, 1 drivers
S_000001f045dfa6b0 .scope module, "jumpSignExtend" "Jumpsignextend" 5 46, 9 7 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v000001f045e8b040_0 .net *"_ivl_1", 0 0, L_000001f045e98760;  1 drivers
v000001f045e8bb80_0 .net *"_ivl_2", 5 0, L_000001f045e99340;  1 drivers
v000001f045e8b5e0_0 .net "in", 25 0, L_000001f045e98800;  1 drivers
v000001f045e8b220_0 .net "out", 31 0, L_000001f045e99840;  alias, 1 drivers
L_000001f045e98760 .part L_000001f045e98800, 25, 1;
LS_000001f045e99340_0_0 .concat [ 1 1 1 1], L_000001f045e98760, L_000001f045e98760, L_000001f045e98760, L_000001f045e98760;
LS_000001f045e99340_0_4 .concat [ 1 1 0 0], L_000001f045e98760, L_000001f045e98760;
L_000001f045e99340 .concat [ 4 2 0 0], LS_000001f045e99340_0_0, LS_000001f045e99340_0_4;
L_000001f045e99840 .concat [ 26 6 0 0], L_000001f045e98800, L_000001f045e99340;
S_000001f045df6870 .scope module, "memdata" "mem_sync" 5 37, 11 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_000001f045dc5970 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_000001f045dc59a8 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_000001f045e97650 .functor BUFZ 32, L_000001f045e99d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f045e8b860_0 .net *"_ivl_0", 31 0, L_000001f045e99d40;  1 drivers
v000001f045e8b4a0_0 .net *"_ivl_2", 9 0, L_000001f045e98260;  1 drivers
L_000001f045e9a130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f045e8bc20_0 .net *"_ivl_5", 1 0, L_000001f045e9a130;  1 drivers
v000001f045e8b0e0_0 .net "a", 7 0, L_000001f045e98300;  1 drivers
v000001f045e8a280_0 .net "clk", 0 0, v000001f045e98620_0;  alias, 1 drivers
v000001f045e8a6e0_0 .net "din", 31 0, L_000001f045e984e0;  alias, 1 drivers
v000001f045e8a500_0 .net "dout", 31 0, L_000001f045e97650;  alias, 1 drivers
v000001f045e8bcc0 .array "memory", 0 255, 31 0;
v000001f045e8be00_0 .net "mread", 0 0, v000001f045e25c10_0;  alias, 1 drivers
v000001f045e8bd60_0 .net "mwrite", 0 0, v000001f045e27010_0;  alias, 1 drivers
L_000001f045e99d40 .array/port v000001f045e8bcc0, L_000001f045e98260;
L_000001f045e98260 .concat [ 8 2 0 0], L_000001f045e98300, L_000001f045e9a130;
S_000001f045df6a00 .scope module, "meminstr" "mem_async" 5 36, 12 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_000001f045dc6170 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_000001f045dc61a8 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_000001f045e97110 .functor BUFZ 32, L_000001f045e981c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f045e8b400_0 .net *"_ivl_0", 31 0, L_000001f045e981c0;  1 drivers
v000001f045e8a1e0_0 .net *"_ivl_2", 9 0, L_000001f045e99980;  1 drivers
L_000001f045e9a0e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f045e8af00_0 .net *"_ivl_5", 1 0, L_000001f045e9a0e8;  1 drivers
v000001f045e8b900_0 .net "a", 7 0, L_000001f045e992a0;  1 drivers
v000001f045e8ad20_0 .net "d", 31 0, L_000001f045e97110;  alias, 1 drivers
v000001f045e8a320 .array "memory", 0 255, 31 0;
E_000001f045e12160 .event anyedge, v000001f045e8b900_0;
L_000001f045e981c0 .array/port v000001f045e8a320, L_000001f045e99980;
L_000001f045e99980 .concat [ 8 2 0 0], L_000001f045e992a0, L_000001f045e9a0e8;
S_000001f045df4230 .scope module, "muxRegDest" "mux" 5 55, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_000001f045e127e0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v000001f045e8a5a0_0 .net *"_ivl_0", 31 0, L_000001f045ef4200;  1 drivers
L_000001f045e9a718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8bae0_0 .net *"_ivl_3", 30 0, L_000001f045e9a718;  1 drivers
L_000001f045e9a760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8ba40_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a760;  1 drivers
v000001f045e8b680_0 .net *"_ivl_6", 0 0, L_000001f045ef6000;  1 drivers
v000001f045e8bf40_0 .net "ina", 4 0, L_000001f045e99700;  alias, 1 drivers
L_000001f045e9a7a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f045e8a460_0 .net "inb", 4 0, L_000001f045e9a7a8;  1 drivers
v000001f045e8b720_0 .net "out", 4 0, L_000001f045ef5a60;  alias, 1 drivers
v000001f045e8bfe0_0 .net "sel", 0 0, v000001f045e25e90_0;  alias, 1 drivers
L_000001f045ef4200 .concat [ 1 31 0 0], v000001f045e25e90_0, L_000001f045e9a718;
L_000001f045ef6000 .cmp/eq 32, L_000001f045ef4200, L_000001f045e9a760;
L_000001f045ef5a60 .functor MUXZ 5, L_000001f045e9a7a8, L_000001f045e99700, L_000001f045ef6000, C4<>;
S_000001f045df43c0 .scope module, "muxRegDestData" "mux" 5 56, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f045e12ba0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f045e8a640_0 .net *"_ivl_0", 31 0, L_000001f045ef5420;  1 drivers
L_000001f045e9a7f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8b7c0_0 .net *"_ivl_3", 30 0, L_000001f045e9a7f0;  1 drivers
L_000001f045e9a838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8a3c0_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a838;  1 drivers
v000001f045e8b360_0 .net *"_ivl_6", 0 0, L_000001f045ef5d80;  1 drivers
v000001f045e8a780_0 .net "ina", 31 0, L_000001f045e99020;  alias, 1 drivers
v000001f045e8a820_0 .net "inb", 31 0, L_000001f045ef57e0;  1 drivers
v000001f045e8a8c0_0 .net "out", 31 0, L_000001f045ef4980;  alias, 1 drivers
v000001f045e8b2c0_0 .net "sel", 0 0, v000001f045e25e90_0;  alias, 1 drivers
L_000001f045ef5420 .concat [ 1 31 0 0], v000001f045e25e90_0, L_000001f045e9a7f0;
L_000001f045ef5d80 .cmp/eq 32, L_000001f045ef5420, L_000001f045e9a838;
L_000001f045ef4980 .functor MUXZ 32, L_000001f045ef57e0, L_000001f045e99020, L_000001f045ef5d80, C4<>;
S_000001f045e92400 .scope module, "muxSE" "mux" 5 52, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f045e12960 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f045e8b540_0 .net *"_ivl_0", 31 0, L_000001f045e990c0;  1 drivers
L_000001f045e9a5b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8a960_0 .net *"_ivl_3", 30 0, L_000001f045e9a5b0;  1 drivers
L_000001f045e9a5f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e8aa00_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a5f8;  1 drivers
v000001f045e8ab40_0 .net *"_ivl_6", 0 0, L_000001f045e99520;  1 drivers
v000001f045e8abe0_0 .net "ina", 31 0, L_000001f045e99a20;  alias, 1 drivers
v000001f045e8ac80_0 .net "inb", 31 0, L_000001f045e99840;  alias, 1 drivers
v000001f045e8adc0_0 .net "out", 31 0, L_000001f045e995c0;  alias, 1 drivers
v000001f045e8afa0_0 .net "sel", 0 0, v000001f045e27290_0;  alias, 1 drivers
L_000001f045e990c0 .concat [ 1 31 0 0], v000001f045e27290_0, L_000001f045e9a5b0;
L_000001f045e99520 .cmp/eq 32, L_000001f045e990c0, L_000001f045e9a5f8;
L_000001f045e995c0 .functor MUXZ 32, L_000001f045e99840, L_000001f045e99a20, L_000001f045e99520, C4<>;
S_000001f045e920e0 .scope module, "muxalu" "mux" 5 50, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f045e132a0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f045e8b180_0 .net *"_ivl_0", 31 0, L_000001f045e99fc0;  1 drivers
L_000001f045e9a490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94d10_0 .net *"_ivl_3", 30 0, L_000001f045e9a490;  1 drivers
L_000001f045e9a4d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94ef0_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a4d8;  1 drivers
v000001f045e94f90_0 .net *"_ivl_6", 0 0, L_000001f045e98e40;  1 drivers
v000001f045e94450_0 .net "ina", 31 0, L_000001f045e984e0;  alias, 1 drivers
v000001f045e943b0_0 .net "inb", 31 0, L_000001f045e99a20;  alias, 1 drivers
v000001f045e93410_0 .net "out", 31 0, L_000001f045e98ee0;  alias, 1 drivers
v000001f045e94270_0 .net "sel", 0 0, v000001f045e261b0_0;  alias, 1 drivers
L_000001f045e99fc0 .concat [ 1 31 0 0], v000001f045e261b0_0, L_000001f045e9a490;
L_000001f045e98e40 .cmp/eq 32, L_000001f045e99fc0, L_000001f045e9a4d8;
L_000001f045e98ee0 .functor MUXZ 32, L_000001f045e99a20, L_000001f045e984e0, L_000001f045e98e40, C4<>;
S_000001f045e92270 .scope module, "muxdata" "mux" 5 51, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000001f045e130e0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000001f045e935f0_0 .net *"_ivl_0", 31 0, L_000001f045e98120;  1 drivers
L_000001f045e9a520 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e93190_0 .net *"_ivl_3", 30 0, L_000001f045e9a520;  1 drivers
L_000001f045e9a568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94950_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a568;  1 drivers
v000001f045e94db0_0 .net *"_ivl_6", 0 0, L_000001f045e998e0;  1 drivers
v000001f045e937d0_0 .net "ina", 31 0, v000001f045e26610_0;  alias, 1 drivers
v000001f045e930f0_0 .net "inb", 31 0, L_000001f045e97650;  alias, 1 drivers
v000001f045e944f0_0 .net "out", 31 0, L_000001f045e99020;  alias, 1 drivers
v000001f045e94e50_0 .net "sel", 0 0, v000001f045e25cb0_0;  alias, 1 drivers
L_000001f045e98120 .concat [ 1 31 0 0], v000001f045e25cb0_0, L_000001f045e9a520;
L_000001f045e998e0 .cmp/eq 32, L_000001f045e98120, L_000001f045e9a568;
L_000001f045e99020 .functor MUXZ 32, L_000001f045e97650, v000001f045e26610_0, L_000001f045e998e0, C4<>;
S_000001f045e92590 .scope module, "muxinstr" "mux" 5 48, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_000001f045e13360 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v000001f045e94a90_0 .net *"_ivl_0", 31 0, L_000001f045e993e0;  1 drivers
L_000001f045e9a400 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e93690_0 .net *"_ivl_3", 30 0, L_000001f045e9a400;  1 drivers
L_000001f045e9a448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e93230_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a448;  1 drivers
v000001f045e93a50_0 .net *"_ivl_6", 0 0, L_000001f045e997a0;  1 drivers
v000001f045e94c70_0 .net "ina", 4 0, L_000001f045e98a80;  1 drivers
v000001f045e93ff0_0 .net "inb", 4 0, L_000001f045e98d00;  1 drivers
v000001f045e93cd0_0 .net "out", 4 0, L_000001f045e99700;  alias, 1 drivers
v000001f045e94590_0 .net "sel", 0 0, v000001f045e25f30_0;  alias, 1 drivers
L_000001f045e993e0 .concat [ 1 31 0 0], v000001f045e25f30_0, L_000001f045e9a400;
L_000001f045e997a0 .cmp/eq 32, L_000001f045e993e0, L_000001f045e9a448;
L_000001f045e99700 .functor MUXZ 5, L_000001f045e98d00, L_000001f045e98a80, L_000001f045e997a0, C4<>;
S_000001f045e92bd0 .scope module, "muxpcsel" "mux" 5 53, 13 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "ina";
    .port_info 2 /INPUT 1 "inb";
    .port_info 3 /OUTPUT 1 "out";
P_000001f045e128a0 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000001>;
v000001f045e932d0_0 .net *"_ivl_0", 31 0, L_000001f045e99160;  1 drivers
L_000001f045e9a640 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e934b0_0 .net *"_ivl_3", 30 0, L_000001f045e9a640;  1 drivers
L_000001f045e9a688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94310_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a688;  1 drivers
v000001f045e93af0_0 .net *"_ivl_6", 0 0, L_000001f045e99200;  1 drivers
v000001f045e93730_0 .net "ina", 0 0, L_000001f045e97f10;  alias, 1 drivers
L_000001f045e9a6d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f045e93910_0 .net "inb", 0 0, L_000001f045e9a6d0;  1 drivers
v000001f045e94630_0 .net "out", 0 0, L_000001f045e99b60;  alias, 1 drivers
v000001f045e946d0_0 .net "sel", 0 0, v000001f045e27290_0;  alias, 1 drivers
L_000001f045e99160 .concat [ 1 31 0 0], v000001f045e27290_0, L_000001f045e9a640;
L_000001f045e99200 .cmp/eq 32, L_000001f045e99160, L_000001f045e9a688;
L_000001f045e99b60 .functor MUXZ 1, L_000001f045e9a6d0, L_000001f045e97f10, L_000001f045e99200, C4<>;
S_000001f045e928b0 .scope module, "registerfile" "rf" 5 38, 14 1 0, S_000001f045e06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v000001f045e94770_0 .net "RegWrite", 0 0, v000001f045e262f0_0;  alias, 1 drivers
v000001f045e93f50_0 .net *"_ivl_0", 31 0, L_000001f045e99de0;  1 drivers
v000001f045e93d70_0 .net *"_ivl_10", 6 0, L_000001f045e988a0;  1 drivers
L_000001f045e9a208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f045e93370_0 .net *"_ivl_13", 1 0, L_000001f045e9a208;  1 drivers
L_000001f045e9a250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e93e10_0 .net/2u *"_ivl_14", 31 0, L_000001f045e9a250;  1 drivers
v000001f045e939b0_0 .net *"_ivl_18", 31 0, L_000001f045e983a0;  1 drivers
L_000001f045e9a298 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e949f0_0 .net *"_ivl_21", 26 0, L_000001f045e9a298;  1 drivers
L_000001f045e9a2e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94810_0 .net/2u *"_ivl_22", 31 0, L_000001f045e9a2e0;  1 drivers
v000001f045e93870_0 .net *"_ivl_24", 0 0, L_000001f045e98440;  1 drivers
v000001f045e93550_0 .net *"_ivl_26", 31 0, L_000001f045e98c60;  1 drivers
v000001f045e948b0_0 .net *"_ivl_28", 6 0, L_000001f045e99c00;  1 drivers
L_000001f045e9a178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e93b90_0 .net *"_ivl_3", 26 0, L_000001f045e9a178;  1 drivers
L_000001f045e9a328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f045e93c30_0 .net *"_ivl_31", 1 0, L_000001f045e9a328;  1 drivers
L_000001f045e9a370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94b30_0 .net/2u *"_ivl_32", 31 0, L_000001f045e9a370;  1 drivers
L_000001f045e9a1c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f045e94090_0 .net/2u *"_ivl_4", 31 0, L_000001f045e9a1c0;  1 drivers
v000001f045e93eb0_0 .net *"_ivl_6", 0 0, L_000001f045e98bc0;  1 drivers
v000001f045e94130_0 .net *"_ivl_8", 31 0, L_000001f045e99e80;  1 drivers
v000001f045e941d0_0 .net "clk", 0 0, v000001f045e98620_0;  alias, 1 drivers
v000001f045e94bd0_0 .net "da", 31 0, L_000001f045e98b20;  alias, 1 drivers
v000001f045e95920_0 .net "db", 31 0, L_000001f045e984e0;  alias, 1 drivers
v000001f045e95b00_0 .net "dc", 31 0, L_000001f045ef4980;  alias, 1 drivers
v000001f045e95e20 .array "memory", 0 31, 31 0;
v000001f045e966e0_0 .net "ra", 4 0, L_000001f045e99480;  1 drivers
v000001f045e95560_0 .net "rb", 4 0, L_000001f045e98580;  1 drivers
v000001f045e96320_0 .net "rc", 4 0, L_000001f045ef5a60;  alias, 1 drivers
L_000001f045e99de0 .concat [ 5 27 0 0], L_000001f045e99480, L_000001f045e9a178;
L_000001f045e98bc0 .cmp/ne 32, L_000001f045e99de0, L_000001f045e9a1c0;
L_000001f045e99e80 .array/port v000001f045e95e20, L_000001f045e988a0;
L_000001f045e988a0 .concat [ 5 2 0 0], L_000001f045e99480, L_000001f045e9a208;
L_000001f045e98b20 .functor MUXZ 32, L_000001f045e9a250, L_000001f045e99e80, L_000001f045e98bc0, C4<>;
L_000001f045e983a0 .concat [ 5 27 0 0], L_000001f045e98580, L_000001f045e9a298;
L_000001f045e98440 .cmp/ne 32, L_000001f045e983a0, L_000001f045e9a2e0;
L_000001f045e98c60 .array/port v000001f045e95e20, L_000001f045e99c00;
L_000001f045e99c00 .concat [ 5 2 0 0], L_000001f045e98580, L_000001f045e9a328;
L_000001f045e984e0 .functor MUXZ 32, L_000001f045e9a370, L_000001f045e98c60, L_000001f045e98440, C4<>;
    .scope S_000001f045df6a00;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v000001f045e8a320 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f045df6a00;
T_1 ;
    %wait E_000001f045e12160;
    %vpi_call 12 19 "$display", "instruction access at address %d", v000001f045e8b900_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f045df6870;
T_2 ;
    %wait E_000001f045e119a0;
    %load/vec4 v000001f045e8bd60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001f045e8a6e0_0;
    %load/vec4 v000001f045e8b0e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f045e8bcc0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f045df6870;
T_3 ;
    %vpi_call 11 28 "$readmemh", "memdata.dat", v000001f045e8bcc0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f045e928b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f045e95e20, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001f045e928b0;
T_5 ;
    %wait E_000001f045e119a0;
    %load/vec4 v000001f045e94770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001f045e95b00_0;
    %load/vec4 v000001f045e96320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f045e95e20, 0, 4;
    %vpi_call 14 23 "$display", "reg write[%d] with %d ", v000001f045e96320_0, v000001f045e95b00_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f045dfe9e0;
T_6 ;
    %wait E_000001f045e123a0;
    %load/vec4 v000001f045e26890_0;
    %load/vec4 v000001f045e26a70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001f045e267f0_0, 0, 4;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f045dfe850;
T_7 ;
    %wait E_000001f045e12220;
    %load/vec4 v000001f045e26570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %and;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %or;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %add;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %sub;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001f045e26070_0;
    %load/vec4 v000001f045e26250_0;
    %or;
    %inv;
    %store/vec4 v000001f045e26610_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f045dfca60;
T_8 ;
    %wait E_000001f045e119a0;
    %load/vec4 v000001f045e26e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f045e26b10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f045e26c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 6;
    %load/vec4 v000001f045e26b10_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001f045e26cf0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001f045e26b10_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001f045e26d90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v000001f045e26b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f045e26b10_0, 0;
T_8.4 ;
    %load/vec4 v000001f045e26d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v000001f045e26cf0_0;
    %load/vec4 v000001f045e26b10_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v000001f045e26b10_0, 0;
    %vpi_call 8 24 "$display", "a branch at pc of ain %d", v000001f045e26cf0_0 {0 0 0};
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f045e06e90;
T_9 ;
    %wait E_000001f045e12120;
    %vpi_call 5 60 "$display", "pc is %d", v000001f045e96d20_0 {0 0 0};
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001f045e06c40;
T_10 ;
    %wait E_000001f045e116a0;
    %load/vec4 v000001f045e26f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %pushi/vec4 1160, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %pushi/vec4 960, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1824, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 1300, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 1923, 768, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1794, 1792, 11;
    %split/vec4 1;
    %store/vec4 v000001f045e25e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27290_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001f045e25df0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001f045e266b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e27010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e262f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e25cb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f045e261b0_0, 0, 1;
    %store/vec4 v000001f045e25f30_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %vpi_call 4 28 "$display", "opcode %b", v000001f045e26f70_0 {0 0 0};
    %load/vec4 v000001f045e27290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %vpi_call 4 30 "$display", "jump enables" {0 0 0};
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f045e31640;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v000001f045e98620_0;
    %inv;
    %store/vec4 v000001f045e98620_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001f045e31640;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f045e98620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f045e98940_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f045e98940_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f045e99ac0_0, 0, 32;
T_12.0 ;
    %load/vec4 v000001f045e99ac0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v000001f045e99ac0_0, &A<v000001f045e8bcc0, v000001f045e99ac0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f045e99ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f045e99ac0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f045e99ac0_0, 0, 32;
T_12.2 ;
    %load/vec4 v000001f045e99ac0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 2 22 "$display", "reg[%d] : %d", v000001f045e99ac0_0, &A<v000001f045e95e20, v000001f045e99ac0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f045e99ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001f045e99ac0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
