
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000052                       # Number of seconds simulated
sim_ticks                                    51556500                       # Number of ticks simulated
final_tick                                   51556500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132179                       # Simulator instruction rate (inst/s)
host_op_rate                                   140308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               69274755                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655652                       # Number of bytes of host memory used
host_seconds                                     0.74                       # Real time elapsed on the host
sim_insts                                       98367                       # Number of instructions simulated
sim_ops                                        104419                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          10560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 899                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         641781347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         204823834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          23585775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4965426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     240823175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1115979556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    641781347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     23585775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        665367122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        641781347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        204823834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         23585775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4965426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    240823175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1115979556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         899                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      51517500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   899                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.168539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.971487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.308435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     33.15%     33.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     26.40%     59.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21     11.80%     71.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.06%     76.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      5.06%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.37%     84.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.25%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.12%     88.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     11.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          178                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9613281                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26469531                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4495000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10693.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29443.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1115.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1115.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57305.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1081080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   589875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5522400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31531545                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               527250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42303510                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            900.505774                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1889000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44705000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25604685                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5718000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35726940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            760.734396                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     11345750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36040750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10047                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7857                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1431                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                4965                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4228                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.156093                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    739                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  31                       # Number of system calls
system.cpu0.numCycles                          103114                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         77131                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10047                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4967                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        46101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2921                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 385                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          598                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    23251                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  351                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             63150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.363975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.288826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   23384     37.03%     37.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   15151     23.99%     61.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2861      4.53%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   21754     34.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               63150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.097436                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.748017                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13336                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                12195                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    35541                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  938                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1140                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 878                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 76107                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5197                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1140                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17231                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2980                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          5969                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    32571                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 3259                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 72101                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1811                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   75                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2718                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              84806                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               349493                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          105212                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                72288                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   12518                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                97                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            95                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2102                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               14065                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7575                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             116                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     70108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                229                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    66760                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              528                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        24528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            44                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        63150                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.057165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.219277                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              31299     49.56%     49.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              10068     15.94%     65.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               9467     14.99%     80.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              11509     18.22%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                804      1.27%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          63150                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2534     21.19%     21.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   241      2.02%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  5769     48.25%     71.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3413     28.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                39415     59.04%     59.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6714     10.06%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               13547     20.29%     89.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7081     10.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 66760                       # Type of FU issued
system.cpu0.iq.rate                          0.647439                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      11957                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.179104                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            209078                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            79896                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        64194                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 78668                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              48                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2358                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          919                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1140                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              70351                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                14065                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7575                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                93                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           198                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          975                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1173                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                64883                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                12779                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1877                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       19690                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6623                       # Number of branches executed
system.cpu0.iew.exec_stores                      6911                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.629236                       # Inst execution rate
system.cpu0.iew.wb_sent                         64334                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        64222                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    38620                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    61528                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.622825                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.627682                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7577                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1111                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        61569                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.986974                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.808081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37463     60.85%     60.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        11008     17.88%     78.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         5157      8.38%     87.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3282      5.33%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          906      1.47%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          735      1.19%     95.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          857      1.39%     96.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          130      0.21%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2031      3.30%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        61569                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               55305                       # Number of instructions committed
system.cpu0.commit.committedOps                 60767                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18363                       # Number of memory references committed
system.cpu0.commit.loads                        11707                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      6070                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    55192                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 286                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           35721     58.78%     58.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.99%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11707     19.27%     89.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6656     10.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            60767                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2031                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      127673                       # The number of ROB reads
system.cpu0.rob.rob_writes                     138272                       # The number of ROB writes
system.cpu0.timesIdled                            413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      55305                       # Number of Instructions Simulated
system.cpu0.committedOps                        60767                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.864461                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.864461                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.536348                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.536348                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   92917                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  48071                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   231334                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   27752                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  20700                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          206.669341                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17319                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.556452                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   206.669341                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.201826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.201826                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            38799                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           38799                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        12347                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          12347                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4992                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4992                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        17339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           17339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        17341                       # number of overall hits
system.cpu0.dcache.overall_hits::total          17341                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          241                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1512                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1512                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1753                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1753                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1753                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1753                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13579231                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13579231                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     24574261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     24574261                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       160000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        30001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     38153492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     38153492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     38153492                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     38153492                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        12588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        12588                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19092                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19092                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19094                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19094                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019145                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019145                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.232472                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.232472                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.091819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.091809                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091809                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56345.356846                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56345.356846                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 16252.818122                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 16252.818122                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53333.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15000.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21764.684541                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21764.684541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21764.684541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21764.684541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2183                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            156                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    13.993590                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1274                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1274                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1354                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          238                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          238                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9292764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9292764                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      6296744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6296744                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        26999                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15589508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15589508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15589508                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15589508                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012790                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036593                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020899                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020899                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020897                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57719.031056                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57719.031056                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 26456.907563                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26456.907563                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13499.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 39071.448622                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39071.448622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 39071.448622                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39071.448622                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              236                       # number of replacements
system.cpu0.icache.tags.tagsinuse          252.255518                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              22492                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.512987                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   252.255518                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.492687                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.492687                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            47110                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           47110                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        22492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          22492                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        22492                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           22492                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        22492                       # number of overall hits
system.cpu0.icache.overall_hits::total          22492                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          755                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          755                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          755                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           755                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          755                       # number of overall misses
system.cpu0.icache.overall_misses::total          755                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44413482                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44413482                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44413482                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44413482                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44413482                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44413482                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        23247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        23247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        23247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        23247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        23247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        23247                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.032477                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.032477                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.032477                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.032477                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.032477                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032477                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58825.803974                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58825.803974                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58825.803974                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58825.803974                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58825.803974                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58825.803974                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15914                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              173                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.988439                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          137                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          137                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          137                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     37619745                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37619745                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     37619745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37619745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     37619745                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37619745                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.026584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.026584                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.026584                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.026584                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.026584                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.026584                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 60873.373786                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60873.373786                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 60873.373786                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60873.373786                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 60873.373786                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60873.373786                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5470                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5142                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              300                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                3740                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3636                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.219251                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           27526                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1121                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         48698                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5470                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3751                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        23958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    631                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    13214                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   21                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             25624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.959686                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.105230                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2013      7.86%      7.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10148     39.60%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     322      1.26%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   13141     51.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               25624                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.198721                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.769164                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1426                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1065                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    22770                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                   77                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   286                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 47502                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1348                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   286                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2341                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    105                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           890                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    21924                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                   78                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 46349                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  421                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   62                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              64846                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               227530                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           72290                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                62026                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2820                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      226                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               11208                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                896                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     45860                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    45217                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              172                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           2248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         6824                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        25624                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.764635                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.201372                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               5625     21.95%     21.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4881     19.05%     41.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5478     21.38%     62.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               9180     35.83%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                460      1.80%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          25624                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2045     26.73%     26.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   256      3.35%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4820     62.99%     93.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  531      6.94%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                27257     60.28%     60.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6147     13.59%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               11024     24.38%     98.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                789      1.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 45217                       # Type of FU issued
system.cpu1.iq.rate                          1.642701                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       7652                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.169228                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            123882                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            48149                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        44300                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 52869                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          907                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          168                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   286                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              45903                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                11208                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 896                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           150                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 274                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                44598                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10664                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              619                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       11430                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4846                       # Number of branches executed
system.cpu1.iew.exec_stores                       766                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.620214                       # Inst execution rate
system.cpu1.iew.wb_sent                         44329                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        44300                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    31615                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    44525                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.609387                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.710051                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1575                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              271                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        25282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.726604                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.261724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         8508     33.65%     33.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         8933     35.33%     68.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2206      8.73%     77.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1801      7.12%     84.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          218      0.86%     85.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1465      5.79%     91.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          232      0.92%     92.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           37      0.15%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1882      7.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        25282                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               43062                       # Number of instructions committed
system.cpu1.commit.committedOps                 43652                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         11029                       # Number of memory references committed
system.cpu1.commit.loads                        10301                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      4795                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    38938                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           26476     60.65%     60.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     14.08%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10301     23.60%     98.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           728      1.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            43652                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1882                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       68450                       # The number of ROB reads
system.cpu1.rob.rob_writes                      90797                       # The number of ROB writes
system.cpu1.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       75587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      43062                       # Number of Instructions Simulated
system.cpu1.committedOps                        43652                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.639218                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.639218                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.564412                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.564412                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   69685                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  35138                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   164976                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   27679                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  11661                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           19.362589                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              11175                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           122.802198                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    19.362589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.018909                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.018909                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.088867                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22839                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22839                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        10501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          10501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          669                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           669                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        11170                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           11170                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        11171                       # number of overall hits
system.cpu1.dcache.overall_hits::total          11171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          138                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           53                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          192                       # number of overall misses
system.cpu1.dcache.overall_misses::total          192                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data       771500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       771500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1170750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1170750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      1942250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      1942250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      1942250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      1942250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        10639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        10639                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          722                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          722                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        11361                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        11361                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        11363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        11363                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012971                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.073407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.073407                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016897                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5590.579710                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5590.579710                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22089.622642                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22089.622642                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10168.848168                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10168.848168                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10115.885417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10115.885417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           63                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           91                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           91                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           75                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           25                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          101                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       274500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       362750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       362750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       637250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       637250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       639750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       639750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.034626                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.034626                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008802                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008802                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data         3660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total         3660                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        14510                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        14510                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  6372.500000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6372.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  6334.158416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6334.158416                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           11.413140                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              13158                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           248.264151                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    11.413140                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.022291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.022291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            26481                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           26481                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        13158                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          13158                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        13158                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           13158                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        13158                       # number of overall hits
system.cpu1.icache.overall_hits::total          13158                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2158994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2158994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2158994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2158994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2158994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2158994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        13214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        13214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        13214                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        13214                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        13214                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        13214                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004238                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004238                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 38553.464286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38553.464286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 38553.464286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38553.464286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 38553.464286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38553.464286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          719                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    34.238095                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1948500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1948500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1948500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1948500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1948500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1948500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 36764.150943                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36764.150943                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 36764.150943                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36764.150943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 36764.150943                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36764.150943                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             1240                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1242                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   102                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   418.432186                       # Cycle average of tags in use
system.l2.tags.total_refs                         187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.278689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.434426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       316.960421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        75.812919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.214202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    19.010217                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019836                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9659                       # Number of tag accesses
system.l2.tags.data_accesses                     9659                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  95                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     174                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   95                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  207                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  95                       # number of overall hits
system.l2.overall_hits::cpu0.data                 207                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu1.data                  12                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   670                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  63                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                184                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    733                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               523                       # number of overall misses
system.l2.overall_misses::cpu0.data               184                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 4                       # number of overall misses
system.l2.overall_misses::total                   733                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     36690500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9032750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1719000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        47442250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      4833750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       302250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5136000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     36690500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     13866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       302250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52578250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     36690500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     13866500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1719000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       302250                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52578250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 844                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               234                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              618                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              391                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1078                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             618                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             391                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1078                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.846278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.776398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.415094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.793839                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.256522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.269231                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.846278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.415094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.679963                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.846278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.415094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.679963                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70153.919694                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        72262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 78136.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70809.328358                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 81927.966102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 75562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81523.809524                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70153.919694                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 75361.413043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 78136.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 75562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71730.218281                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70153.919694                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 75361.413043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 78136.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 75562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71730.218281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 23                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  27                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 27                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              647                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            231                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             59                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              937                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     31755250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7134750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1425500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40315500                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        55004                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      4077750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       267750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4345500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     31755250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11212500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1425500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       267750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     44661000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     31755250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11212500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1425500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       267750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     11080491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55741491                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.838188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.683230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.358491                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.766588                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.239130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.252137                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.838188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.421995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.358491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.654917                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.838188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.421995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.358491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869202                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61303.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 64861.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 75026.315789                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62311.437403                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47967.493506                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13751                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        14001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 74140.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73652.542373                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61303.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67954.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 75026.315789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63259.206799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61303.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67954.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 75026.315789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 66937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59489.318036                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 840                       # Transaction distribution
system.membus.trans_dist::ReadResp                839                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq                59                       # Transaction distribution
system.membus.trans_dist::ReadExResp               59                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples               910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 910                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1170558                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4758745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                913                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               911                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  69440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             380                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.193351                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.395060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1189     80.66%     80.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    285     19.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1474                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             603999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1029495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            625991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83497                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            154250                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
