#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan  3 08:43:57 2024
# Process ID: 10640
# Current directory: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4880 C:\Users\rinu2\Documents\kichi@git\verilog-learning\prj\transmitter\transmitter.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/rinu2/Documents/kichi@git/verilog-learning/prj/transmitter/transmitter.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets GPIO_MSB_OUT_0_GPIO_MSB_DATA_OUT] [get_bd_cells GPIO_MSB_OUT_0]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o]
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property name xlslice_clk [get_bd_cells xlslice_0]
set_property name xlslice_0 [get_bd_cells xlslice_1]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
delete_bd_objs [get_bd_cells xlslice_4]
set_property location {3 1636 482} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_WIDTH {32}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {3} CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {32}] [get_bd_cells xlslice_3]
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {32}] [get_bd_cells xlslice_2]
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_WIDTH {32}] [get_bd_cells xlslice_1]
set_property location {3 1633 145} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins DIO_combine_0/DIO_PORT2_data]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins DIO_combine_0/DIO_PORT3_data]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins DIO_combine_0/DIO_PORT4_data]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins DIO_combine_0/DIO_PORT5_data]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {4} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {8} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DIN_FROM {12} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_3]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
