Fitter report for AudioBoard
Mon Sep 10 17:57:37 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 10 17:57:37 2018      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; AudioBoard                                 ;
; Top-level Entity Name              ; AudioBoard                                 ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE10E22C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 482 / 10,320 ( 5 % )                       ;
;     Total combinational functions  ; 386 / 10,320 ( 4 % )                       ;
;     Dedicated logic registers      ; 285 / 10,320 ( 3 % )                       ;
; Total registers                    ; 285                                        ;
; Total pins                         ; 23 / 92 ( 25 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 3.63        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  37.5%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; LED0        ; Missing drive strength ;
; LED1        ; Missing drive strength ;
; LED2        ; Missing drive strength ;
; LED3        ; Missing drive strength ;
; LED4        ; Missing drive strength ;
; LED5        ; Missing drive strength ;
; LED6        ; Missing drive strength ;
; LED7        ; Missing drive strength ;
; AudioMCLK   ; Missing drive strength ;
; AudioTxClk  ; Missing drive strength ;
; AudioTxWs   ; Missing drive strength ;
; AudioTxData ; Missing drive strength ;
; UartTx      ; Missing drive strength ;
; AudioScl    ; Missing drive strength ;
; AudioSda    ; Missing drive strength ;
+-------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 731 ) ; 0.00 % ( 0 / 731 )         ; 0.00 % ( 0 / 731 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 731 ) ; 0.00 % ( 0 / 731 )         ; 0.00 % ( 0 / 731 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 718 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Projects/FPGA/bramvk38_fpga/audioboard/quartus/output_files/AudioBoard.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 482 / 10,320 ( 5 % ) ;
;     -- Combinational with no register       ; 197                  ;
;     -- Register only                        ; 96                   ;
;     -- Combinational with a register        ; 189                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 243                  ;
;     -- 3 input functions                    ; 52                   ;
;     -- <=2 input functions                  ; 91                   ;
;     -- Register only                        ; 96                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 342                  ;
;     -- arithmetic mode                      ; 44                   ;
;                                             ;                      ;
; Total registers*                            ; 285 / 10,732 ( 3 % ) ;
;     -- Dedicated logic registers            ; 285 / 10,320 ( 3 % ) ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 36 / 645 ( 6 % )     ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 23 / 92 ( 25 % )     ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 2                    ;
; M9Ks                                        ; 0 / 46 ( 0 % )       ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ;
; PLLs                                        ; 1 / 2 ( 50 % )       ;
; Global clocks                               ; 2 / 10 ( 20 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 1%         ;
; Peak interconnect usage (total/H/V)         ; 2% / 1% / 2%         ;
; Maximum fan-out                             ; 229                  ;
; Highest non-global fan-out                  ; 40                   ;
; Total fan-out                               ; 2219                 ;
; Average fan-out                             ; 2.78                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 482 / 10320 ( 5 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 197                 ; 0                              ;
;     -- Register only                        ; 96                  ; 0                              ;
;     -- Combinational with a register        ; 189                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 243                 ; 0                              ;
;     -- 3 input functions                    ; 52                  ; 0                              ;
;     -- <=2 input functions                  ; 91                  ; 0                              ;
;     -- Register only                        ; 96                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 342                 ; 0                              ;
;     -- arithmetic mode                      ; 44                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 285                 ; 0                              ;
;     -- Dedicated logic registers            ; 285 / 10320 ( 3 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 36 / 645 ( 6 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 23                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )       ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )      ; 2 / 12 ( 16 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 64                  ; 1                              ;
;     -- Registered Input Connections         ; 56                  ; 0                              ;
;     -- Output Connections                   ; 3                   ; 62                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2211                ; 71                             ;
;     -- Registered Connections               ; 1090                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 4                   ; 63                             ;
;     -- hard_block:auto_generated_inst       ; 63                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 8                   ; 1                              ;
;     -- Output Ports                         ; 13                  ; 2                              ;
;     -- Bidir Ports                          ; 2                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AudioRxClk  ; 25    ; 2        ; 0            ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; AudioRxData ; 137   ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; AudioRxWs   ; 143   ; 8        ; 1            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; ClkSys      ; 23    ; 1        ; 0            ; 11           ; 7            ; 230                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; ClkUser     ; 24    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY0        ; 86    ; 5        ; 34           ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY1        ; 87    ; 5        ; 34           ; 10           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; UartRx      ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AudioMCLK   ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; AudioTxClk  ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; AudioTxData ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; AudioTxWs   ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED0        ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1        ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2        ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED3        ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED4        ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED5        ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED6        ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED7        ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; UartTx      ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                             ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+
; AudioScl ; 125   ; 7        ; 18           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT (inverted) ; -                   ;
; AudioSda ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; Fitter               ; 0 pF ; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT (inverted) ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+--------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; KEY0                    ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; KEY1                    ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; AudioRxData             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 11 ( 55 % )  ; 3.3V          ; --           ;
; 2        ; 2 / 8 ( 25 % )   ; 3.3V          ; --           ;
; 3        ; 3 / 11 ( 27 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 14 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 10 / 13 ( 77 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 10 ( 10 % )  ; 3.3V          ; --           ;
; 7        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 8        ; 4 / 12 ( 33 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; AudioTxClk                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; ClkSys                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; ClkUser                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 26         ; 2        ; AudioRxClk                                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; AudioMCLK                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; UartTx                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; UartRx                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; LED0                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; LED1                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; LED2                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; LED3                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; LED4                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; LED5                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; LED6                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; LED7                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; KEY0                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; KEY1                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; AudioSda                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; AudioScl                                                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; AudioRxData                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; AudioTxData                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; AudioRxWs                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; AudioTxWs                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+
; SDC pin name                  ; audio_mclk|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                              ;
; Compensate clock              ; clock0                                                                              ;
; Compensated input/output pins ; --                                                                                  ;
; Switchover type               ; --                                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                                            ;
; Input frequency 1             ; --                                                                                  ;
; Nominal PFD frequency         ; 5.6 MHz                                                                             ;
; Nominal VCO frequency         ; 405.6 MHz                                                                           ;
; VCO post scale K counter      ; 2                                                                                   ;
; VCO frequency control         ; Auto                                                                                ;
; VCO phase shift step          ; 308 ps                                                                              ;
; VCO multiply                  ; --                                                                                  ;
; VCO divide                    ; --                                                                                  ;
; Freq min lock                 ; 48.6 MHz                                                                            ;
; Freq max lock                 ; 80.17 MHz                                                                           ;
; M VCO Tap                     ; 0                                                                                   ;
; M Initial                     ; 1                                                                                   ;
; M value                       ; 73                                                                                  ;
; N value                       ; 9                                                                                   ;
; Charge pump current           ; setting 1                                                                           ;
; Loop filter resistance        ; setting 16                                                                          ;
; Loop filter capacitance       ; setting 0                                                                           ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                  ;
; Bandwidth type                ; Medium                                                                              ;
; Real time reconfigurable      ; Off                                                                                 ;
; Scan chain MIF file           ; --                                                                                  ;
; Preserve PLL counter order    ; Off                                                                                 ;
; PLL location                  ; PLL_1                                                                               ;
; Inclk0 signal                 ; ClkSys                                                                              ;
; Inclk1 signal                 ; --                                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ;
; Inclk1 signal type            ; --                                                                                  ;
+-------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                           ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 73   ; 297 ; 12.29 MHz        ; 0 (0 ps)    ; 1.36 (308 ps)    ; 50/50      ; C0      ; 33            ; 17/16 Odd  ; --            ; 1       ; 0       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                        ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------+--------------+
; |AudioBoard                                 ; 482 (16)    ; 285 (9)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 23   ; 0            ; 197 (7)      ; 96 (0)            ; 189 (10)         ; |AudioBoard                                                                                ; work         ;
;    |I2cMaster_UDA1380:i2c_UDA1380|          ; 176 (176)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 9 (9)             ; 65 (65)          ; |AudioBoard|I2cMaster_UDA1380:i2c_UDA1380                                                  ; work         ;
;    |i2s_interface:i2s_UDA1380|              ; 73 (73)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 35 (35)           ; 21 (21)          ; |AudioBoard|i2s_interface:i2s_UDA1380                                                      ; work         ;
;    |uart2reg:registers|                     ; 92 (92)     ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 22 (22)           ; 62 (62)          ; |AudioBoard|uart2reg:registers                                                             ; work         ;
;    |uart:serial_simple|                     ; 149 (149)   ; 85 (85)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 30 (30)           ; 56 (56)          ; |AudioBoard|uart:serial_simple                                                             ; work         ;
;    |uda1380pll:audio_mclk|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |AudioBoard|uda1380pll:audio_mclk                                                          ; work         ;
;       |altpll:altpll_component|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |AudioBoard|uda1380pll:audio_mclk|altpll:altpll_component                                  ; work         ;
;          |uda1380pll_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |AudioBoard|uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; ClkUser     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED1        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED2        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED3        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED4        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED5        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED6        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED7        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AudioMCLK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AudioTxClk  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AudioTxWs   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AudioTxData ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; UartTx      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AudioScl    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AudioSda    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY0        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY1        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AudioRxClk  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AudioRxWs   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ClkSys      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AudioRxData ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; UartRx      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------+-------------------+---------+
; ClkUser                                          ;                   ;         ;
; AudioScl                                         ;                   ;         ;
; AudioSda                                         ;                   ;         ;
;      - I2cMaster_UDA1380:i2c_UDA1380|sda_in_q~0  ; 0                 ; 6       ;
; KEY0                                             ;                   ;         ;
;      - LED0~0                                    ; 0                 ; 6       ;
;      - uart2reg:registers|TxData[0]~12           ; 0                 ; 6       ;
; KEY1                                             ;                   ;         ;
;      - LED1~0                                    ; 1                 ; 6       ;
;      - uart2reg:registers|TxData[1]~17           ; 1                 ; 6       ;
; AudioRxClk                                       ;                   ;         ;
; AudioRxWs                                        ;                   ;         ;
;      - i2s_interface:i2s_UDA1380|zlrclk          ; 1                 ; 6       ;
;      - AudioTxWs~output                          ; 1                 ; 6       ;
; ClkSys                                           ;                   ;         ;
; AudioRxData                                      ;                   ;         ;
;      - i2s_interface:i2s_UDA1380|sr_in[0]~feeder ; 1                 ; 6       ;
; UartRx                                           ;                   ;         ;
;      - uart:serial_simple|uart_rx                ; 0                 ; 6       ;
+--------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; ClkSys                                                                                          ; PIN_23             ; 229     ; Clock                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ClkSys                                                                                          ; PIN_23             ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[6]~0                                                        ; LCCOMB_X19_Y18_N28 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~18                                                        ; LCCOMB_X19_Y18_N6  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~19                                                        ; LCCOMB_X21_Y19_N14 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~14                                                     ; LCCOMB_X18_Y20_N30 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~52                                                     ; LCCOMB_X18_Y20_N18 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~56                                                     ; LCCOMB_X22_Y20_N2  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[7]~9                                                        ; LCCOMB_X19_Y20_N22 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                      ; FF_X19_Y20_N29     ; 18      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                     ; FF_X19_Y20_N27     ; 31      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|state~63                                                          ; LCCOMB_X19_Y20_N4  ; 9       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|state~69                                                          ; LCCOMB_X21_Y20_N18 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; I2cMaster_UDA1380:i2c_UDA1380|state~93                                                          ; LCCOMB_X18_Y20_N0  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; i2s_interface:i2s_UDA1380|get_data~0                                                            ; LCCOMB_X2_Y21_N0   ; 20      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; i2s_interface:i2s_UDA1380|sr_out[19]~0                                                          ; LCCOMB_X2_Y21_N4   ; 20      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Address[6]~0                                                                 ; LCCOMB_X23_Y20_N20 ; 7       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Decoder0~0                                                                   ; LCCOMB_X24_Y18_N16 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Decoder0~1                                                                   ; LCCOMB_X22_Y18_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Decoder0~2                                                                   ; LCCOMB_X24_Y18_N0  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Decoder0~3                                                                   ; LCCOMB_X24_Y18_N10 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Decoder0~4                                                                   ; LCCOMB_X24_Y18_N28 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|RxData[0]~0                                                                  ; LCCOMB_X23_Y20_N24 ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|Selector2~1                                                                  ; LCCOMB_X23_Y20_N18 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart2reg:registers|State.S_READ_REG                                                             ; FF_X23_Y20_N17     ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_gen_state[10]                                                             ; FF_X28_Y22_N1      ; 6       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_gen_state[3]~7                                                            ; LCCOMB_X29_Y22_N28 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_symbol_ce                                                                 ; FF_X29_Y22_N9      ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_symbol_complete_d1                                                        ; FF_X23_Y20_N7      ; 9       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_symbol_count[9]~27                                                        ; LCCOMB_X28_Y21_N14 ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|rx_symbol_count[9]~28                                                        ; LCCOMB_X29_Y22_N16 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|tx_byte_next[6]~0                                                            ; LCCOMB_X24_Y20_N16 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|tx_byte_working[6]~0                                                         ; LCCOMB_X24_Y20_N6  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; uart:serial_simple|tx_gen_state[31]                                                             ; FF_X24_Y20_N27     ; 13      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 56      ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ClkSys                                                                                          ; PIN_23   ; 229     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 56      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------+---------+
; TIC                                                                                                                 ; 40      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                         ; 31      ;
; uart2reg:registers|Address[0]                                                                                       ; 22      ;
; uart2reg:registers|Address[1]                                                                                       ; 21      ;
; i2s_interface:i2s_UDA1380|get_data~0                                                                                ; 20      ;
; i2s_interface:i2s_UDA1380|sr_out[19]~0                                                                              ; 20      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                          ; 18      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                      ; 18      ;
; uart:serial_simple|rx_gen_state[1]                                                                                  ; 17      ;
; uart:serial_simple|rx_symbol_count[9]~28                                                                            ; 16      ;
; uart:serial_simple|rx_symbol_count[9]~27                                                                            ; 16      ;
; uart:serial_simple|rx_gen_state[0]                                                                                  ; 16      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                      ; 16      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKDOWN                                                                  ; 16      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                      ; 15      ;
; uart:serial_simple|rx_gen_state[3]                                                                                  ; 14      ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~2                                                                               ; 14      ;
; uart:serial_simple|tx_gen_state[31]                                                                                 ; 13      ;
; uart:serial_simple|rx_gen_state[2]                                                                                  ; 13      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                      ; 13      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                       ; 12      ;
; uart2reg:registers|State.S_READ_REG                                                                                 ; 12      ;
; i2s_interface:i2s_UDA1380|cnt[1]                                                                                    ; 12      ;
; i2s_interface:i2s_UDA1380|cnt[0]                                                                                    ; 12      ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[6]~3                                                                            ; 11      ;
; uart2reg:registers|UartTx_data[2]~1                                                                                 ; 11      ;
; uart2reg:registers|LessThan0~0                                                                                      ; 11      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK                                                                       ; 10      ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE                                                                      ; 10      ;
; uart:serial_simple|tx_gen_state[1]                                                                                  ; 10      ;
; uart:serial_simple|tx_gen_state[0]                                                                                  ; 10      ;
; I2cMaster_UDA1380:i2c_UDA1380|state~63                                                                              ; 9       ;
; uart2reg:registers|UartTx_data[2]~0                                                                                 ; 9       ;
; uart:serial_simple|uart_rx                                                                                          ; 9       ;
; uart:serial_simple|rx_symbol_ce                                                                                     ; 9       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~2                                                                             ; 9       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLUP                                                                       ; 9       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                       ; 9       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                   ; 9       ;
; uart:serial_simple|rx_symbol_complete_d1                                                                            ; 9       ;
; uart2reg:registers|RxData[0]~0                                                                                      ; 9       ;
; uart:serial_simple|tx_symbol_ce                                                                                     ; 9       ;
; uart:serial_simple|tx_gen_state[3]                                                                                  ; 9       ;
; uart2reg:registers|Decoder0~4                                                                                       ; 8       ;
; uart2reg:registers|Decoder0~3                                                                                       ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~18                                                                            ; 8       ;
; uart2reg:registers|Decoder0~2                                                                                       ; 8       ;
; uart2reg:registers|Decoder0~1                                                                                       ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[6]~0                                                                            ; 8       ;
; uart:serial_simple|Equal1~2                                                                                         ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~69                                                                              ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                    ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                     ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                     ; 8       ;
; uart:serial_simple|tx_byte_next[6]~0                                                                                ; 8       ;
; uart:serial_simple|tx_byte_working[6]~0                                                                             ; 8       ;
; uart:serial_simple|rx_byte_last_valid                                                                               ; 8       ;
; uart:serial_simple|tx_byte_valid                                                                                    ; 8       ;
; uart:serial_simple|tx_gen_state[2]                                                                                  ; 8       ;
; uart2reg:registers|Decoder0~0                                                                                       ; 8       ;
; uart2reg:registers|Address[2]                                                                                       ; 8       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[0]                                                                              ; 8       ;
; uart:serial_simple|Selector33~0                                                                                     ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~52                                                                         ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[7]~9                                                                            ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                     ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                           ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                       ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                     ; 7       ;
; uart:serial_simple|Equal14~4                                                                                        ; 7       ;
; uart2reg:registers|Address[6]~0                                                                                     ; 7       ;
; i2s_interface:i2s_UDA1380|new_sample                                                                                ; 7       ;
; i2s_interface:i2s_UDA1380|cnt[2]                                                                                    ; 7       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~61                                                                              ; 6       ;
; uart2reg:registers|UartTx_data[2]~2                                                                                 ; 6       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                     ; 6       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_STOP                                                                          ; 6       ;
; uart2reg:registers|valid_cpy                                                                                        ; 6       ;
; i2s_interface:i2s_UDA1380|cnt[4]                                                                                    ; 6       ;
; i2s_interface:i2s_UDA1380|cnt[3]                                                                                    ; 6       ;
; uart:serial_simple|rx_gen_state[10]                                                                                 ; 6       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                    ; 6       ;
; i2s_interface:i2s_UDA1380|cnt[1]~8                                                                                  ; 5       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB~0                                                                   ; 5       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~4                                                                          ; 5       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                      ; 5       ;
; i2s_interface:i2s_UDA1380|cnt[4]~2                                                                                  ; 5       ;
; i2s_interface:i2s_UDA1380|pos_edge                                                                                  ; 5       ;
; uart2reg:registers|State.S_IDLE                                                                                     ; 5       ;
; uart2reg:registers|RxData[7]                                                                                        ; 5       ;
; uart2reg:registers|RxData[6]                                                                                        ; 5       ;
; uart2reg:registers|RxData[5]                                                                                        ; 5       ;
; uart2reg:registers|RxData[4]                                                                                        ; 5       ;
; uart2reg:registers|RxData[3]                                                                                        ; 5       ;
; uart2reg:registers|RxData[2]                                                                                        ; 5       ;
; uart2reg:registers|RxData[1]                                                                                        ; 5       ;
; uart2reg:registers|RxData[0]                                                                                        ; 5       ;
; uart:serial_simple|uart_tx                                                                                          ; 5       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[3]                                                                            ; 5       ;
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_locked                     ; 5       ;
; uart:serial_simple|Selector33~5                                                                                     ; 4       ;
; uart:serial_simple|Equal0~4                                                                                         ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~14                                                                         ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~74                                                                              ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~71                                                                              ; 4       ;
; Equal0~1                                                                                                            ; 4       ;
; Equal0~0                                                                                                            ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~62                                                                              ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~60                                                                              ; 4       ;
; uart2reg:registers|Reg_Write[2][1]                                                                                  ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_LSB                                                                 ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~54                                                                              ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT                                                                               ; 4       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                               ; 4       ;
; uart2reg:registers|p_WriteReg~0                                                                                     ; 4       ;
; ~GND                                                                                                                ; 3       ;
; uart:serial_simple|rx_symbol_count[9]~26                                                                            ; 3       ;
; uart:serial_simple|rx_start_det                                                                                     ; 3       ;
; uart:serial_simple|Selector32~0                                                                                     ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~84                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~67                                                                              ; 3       ;
; uart2reg:registers|Reg_Written                                                                                      ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~57                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~53                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~1                                                                               ; 3       ;
; i2s_interface:i2s_UDA1380|zzbclk                                                                                    ; 3       ;
; i2s_interface:i2s_UDA1380|LessThan1~0                                                                               ; 3       ;
; uart:serial_simple|rx_byte_last[7]                                                                                  ; 3       ;
; uart2reg:registers|RxDataValid                                                                                      ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[2]                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[4]                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[5]                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[3]                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[1]                                                                              ; 3       ;
; uart:serial_simple|rx_symbol_count[15]                                                                              ; 3       ;
; uart:serial_simple|rx_symbol_count[14]                                                                              ; 3       ;
; uart:serial_simple|rx_symbol_count[6]                                                                               ; 3       ;
; uart:serial_simple|rx_symbol_count[8]                                                                               ; 3       ;
; uart:serial_simple|rx_symbol_count[3]                                                                               ; 3       ;
; uart:serial_simple|rx_symbol_count[0]                                                                               ; 3       ;
; uart:serial_simple|rx_symbol_count[5]                                                                               ; 3       ;
; uart:serial_simple|rx_symbol_count[1]                                                                               ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[6]                                                                              ; 3       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[7]                                                                              ; 3       ;
; AudioRxWs~input                                                                                                     ; 2       ;
; AudioRxClk~input                                                                                                    ; 2       ;
; KEY1~input                                                                                                          ; 2       ;
; KEY0~input                                                                                                          ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~56                                                                         ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~19                                                                            ; 2       ;
; uart:serial_simple|rx_gen_state[3]~7                                                                                ; 2       ;
; uart:serial_simple|Selector33~9                                                                                     ; 2       ;
; uart:serial_simple|Selector33~6                                                                                     ; 2       ;
; uart:serial_simple|Selector33~2                                                                                     ; 2       ;
; uart:serial_simple|rx_gen_state[3]~2                                                                                ; 2       ;
; uart:serial_simple|Selector0~1                                                                                      ; 2       ;
; uart:serial_simple|Equal0~1                                                                                         ; 2       ;
; uart:serial_simple|Equal0~0                                                                                         ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~114                                                                             ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_IDLE                                                                     ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~93                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~89                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~88                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~87                                                                              ; 2       ;
; counter[6]                                                                                                          ; 2       ;
; counter[4]                                                                                                          ; 2       ;
; counter[7]                                                                                                          ; 2       ;
; counter[5]                                                                                                          ; 2       ;
; counter[3]                                                                                                          ; 2       ;
; counter[2]                                                                                                          ; 2       ;
; counter[1]                                                                                                          ; 2       ;
; counter[0]                                                                                                          ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~68                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|p_State~0                                                                             ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~66                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~65                                                                              ; 2       ;
; uart2reg:registers|Reg_Write[3][2]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][2]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][2]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][4]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][4]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][4]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][5]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][5]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][5]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][3]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][3]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][3]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][1]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][1]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][1]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][0]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[2][0]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][0]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][0]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][7]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][7]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][7]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[3][6]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[4][6]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[5][6]                                                                                  ; 2       ;
; uart:serial_simple|rx_symbol_complete                                                                               ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~7                                                                             ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~55                                                                              ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~6                                                                             ; 2       ;
; i2s_interface:i2s_UDA1380|zzlrclk                                                                                   ; 2       ;
; i2s_interface:i2s_UDA1380|zzzbclk                                                                                   ; 2       ;
; uart:serial_simple|rx_byte_working[7]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[1]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[2]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[6]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[5]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[4]                                                                               ; 2       ;
; uart:serial_simple|rx_byte_working[3]                                                                               ; 2       ;
; uart2reg:registers|Selector2~1                                                                                      ; 2       ;
; uart2reg:registers|RxData[0]~1                                                                                      ; 2       ;
; uart:serial_simple|tx_active                                                                                        ; 2       ;
; uart2reg:registers|UartTx_write                                                                                     ; 2       ;
; uart:serial_simple|Equal15~0                                                                                        ; 2       ;
; uart:serial_simple|tx_symbol_count[15]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[14]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[13]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[12]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[11]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[10]                                                                              ; 2       ;
; uart:serial_simple|tx_symbol_count[9]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[8]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[6]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[7]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[5]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[4]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[3]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[2]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[0]                                                                               ; 2       ;
; uart:serial_simple|tx_symbol_count[1]                                                                               ; 2       ;
; uart:serial_simple|Selector50~0                                                                                     ; 2       ;
; i2s_interface:i2s_UDA1380|neg_edge                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[4]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[0]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[1]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[2]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[3]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[5]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[8]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[6]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[7]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[18]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[17]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[9]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[12]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[11]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[10]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[13]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[16]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[14]                                                                                 ; 2       ;
; i2s_interface:i2s_UDA1380|sr_in[15]                                                                                 ; 2       ;
; uart:serial_simple|rx_byte_last[1]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[2]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[6]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[5]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[4]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[3]                                                                                  ; 2       ;
; uart:serial_simple|rx_byte_last[0]                                                                                  ; 2       ;
; i2s_interface:i2s_UDA1380|dac_data~0                                                                                ; 2       ;
; i2s_interface:i2s_UDA1380|dac_data                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][7]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][6]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][5]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][4]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][3]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][2]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][1]                                                                                  ; 2       ;
; uart2reg:registers|Reg_Write[0][0]                                                                                  ; 2       ;
; uart:serial_simple|rx_symbol_count[13]                                                                              ; 2       ;
; uart:serial_simple|rx_symbol_count[12]                                                                              ; 2       ;
; uart:serial_simple|rx_symbol_count[11]                                                                              ; 2       ;
; uart:serial_simple|rx_symbol_count[10]                                                                              ; 2       ;
; uart:serial_simple|rx_symbol_count[9]                                                                               ; 2       ;
; uart:serial_simple|rx_symbol_count[2]                                                                               ; 2       ;
; uart:serial_simple|rx_symbol_count[7]                                                                               ; 2       ;
; uart:serial_simple|rx_symbol_count[4]                                                                               ; 2       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_IDLE~feeder                                                              ; 1       ;
; uart:serial_simple|tx_gen_state[31]~feeder                                                                          ; 1       ;
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl_e_AudioMCLK ; 1       ;
; UartRx~input                                                                                                        ; 1       ;
; AudioRxData~input                                                                                                   ; 1       ;
; ClkSys~input                                                                                                        ; 1       ;
; AudioSda~input                                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q~0                                                                            ; 1       ;
; uart:serial_simple|Selector54~6                                                                                     ; 1       ;
; uart:serial_simple|Selector54~5                                                                                     ; 1       ;
; uart:serial_simple|Selector53~2                                                                                     ; 1       ;
; uart:serial_simple|Selector53~1                                                                                     ; 1       ;
; uart:serial_simple|uart_tx~13                                                                                       ; 1       ;
; uart:serial_simple|uart_tx~4                                                                                        ; 1       ;
; uart:serial_simple|rx_gen_state[3]~9                                                                                ; 1       ;
; uart:serial_simple|Selector1~5                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~116                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|sda_in_q                                                                              ; 1       ;
; uart:serial_simple|rx_start_detector~0                                                                              ; 1       ;
; uart:serial_simple|uart_rx_d1                                                                                       ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~34                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~33                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~32                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~31                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~30                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~29                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~28                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~27                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~26                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~25                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~24                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~23                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~22                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~21                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~20                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~19                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~18                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~17                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~16                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|sda_in_qq                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~15                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~14                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~13                                                                              ; 1       ;
; uart:serial_simple|rx_gen_state[3]~8                                                                                ; 1       ;
; uart:serial_simple|rx_gen_state[3]~6                                                                                ; 1       ;
; uart:serial_simple|rx_gen_state[3]~5                                                                                ; 1       ;
; uart:serial_simple|rx_gen_state[3]~4                                                                                ; 1       ;
; uart:serial_simple|rx_gen_state[3]~3                                                                                ; 1       ;
; uart:serial_simple|Selector31~0                                                                                     ; 1       ;
; uart:serial_simple|Selector32~4                                                                                     ; 1       ;
; uart:serial_simple|Selector32~3                                                                                     ; 1       ;
; uart:serial_simple|Selector32~2                                                                                     ; 1       ;
; uart:serial_simple|Selector32~1                                                                                     ; 1       ;
; uart:serial_simple|Selector33~8                                                                                     ; 1       ;
; uart:serial_simple|Selector33~7                                                                                     ; 1       ;
; uart:serial_simple|Selector33~4                                                                                     ; 1       ;
; uart:serial_simple|Selector33~3                                                                                     ; 1       ;
; uart:serial_simple|Selector33~1                                                                                     ; 1       ;
; uart:serial_simple|Selector23~3                                                                                     ; 1       ;
; uart:serial_simple|Selector23~2                                                                                     ; 1       ;
; uart:serial_simple|Selector23~1                                                                                     ; 1       ;
; uart:serial_simple|Equal0~3                                                                                         ; 1       ;
; uart:serial_simple|Equal0~2                                                                                         ; 1       ;
; uart:serial_simple|Selector23~0                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~12                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~11                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~10                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~55                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~54                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~13                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state~53                                                                         ; 1       ;
; counter~2                                                                                                           ; 1       ;
; counter~1                                                                                                           ; 1       ;
; counter~0                                                                                                           ; 1       ;
; uart:serial_simple|Selector1~4                                                                                      ; 1       ;
; uart:serial_simple|Selector1~3                                                                                      ; 1       ;
; uart:serial_simple|Selector1~2                                                                                      ; 1       ;
; uart:serial_simple|rx_symbol_ce~1                                                                                   ; 1       ;
; uart:serial_simple|rx_symbol_ce~0                                                                                   ; 1       ;
; uart:serial_simple|Selector0~0                                                                                      ; 1       ;
; uart:serial_simple|Equal1~1                                                                                         ; 1       ;
; uart:serial_simple|Equal1~0                                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[7]~8                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[7]~7                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~6                                                                               ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~5                                                                               ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift~4                                                                               ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~115                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB~0                                                                   ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_MSB                                                                ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR~0                                                                  ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_ADDR                                                               ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB~1                                                                   ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_WRITE_LSB                                                                ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~113                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~112                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~111                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~110                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~109                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~108                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_SR                                                                  ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_START~0                                                                       ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~107                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~106                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~105                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~104                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~103                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~102                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~101                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~100                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~99                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~98                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~97                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~96                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~95                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~94                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~92                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~91                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~90                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~86                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~85                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~83                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~82                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~81                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~80                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_END                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~79                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~78                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~77                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~76                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~75                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~73                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~72                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~70                                                                              ; 1       ;
; Equal0~2                                                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB~0                                                                    ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB~0                                                                    ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~64                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~59                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~58                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|next_state.S_READ_MSB                                                                 ; 1       ;
; uart2reg:registers|TxData[2]~39                                                                                     ; 1       ;
; uart2reg:registers|TxData[2]~38                                                                                     ; 1       ;
; uart2reg:registers|TxData[2]~37                                                                                     ; 1       ;
; uart2reg:registers|TxData[2]~36                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                              ; 1       ;
; uart2reg:registers|TxData[2]~35                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[2]                                                                              ; 1       ;
; uart2reg:registers|Reg_Write[2][2]                                                                                  ; 1       ;
; uart2reg:registers|TxData[4]~34                                                                                     ; 1       ;
; uart2reg:registers|TxData[4]~33                                                                                     ; 1       ;
; uart2reg:registers|TxData[4]~32                                                                                     ; 1       ;
; uart2reg:registers|Reg_Write[2][4]                                                                                  ; 1       ;
; uart2reg:registers|TxData[4]~31                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[4]                                                                              ; 1       ;
; uart2reg:registers|TxData[4]~30                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[4]                                                                              ; 1       ;
; uart2reg:registers|TxData[5]~29                                                                                     ; 1       ;
; uart2reg:registers|TxData[5]~28                                                                                     ; 1       ;
; uart2reg:registers|TxData[5]~27                                                                                     ; 1       ;
; uart2reg:registers|TxData[5]~26                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[5]                                                                              ; 1       ;
; uart2reg:registers|TxData[5]~25                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[5]                                                                              ; 1       ;
; uart2reg:registers|Reg_Write[2][5]                                                                                  ; 1       ;
; uart2reg:registers|TxData[3]~24                                                                                     ; 1       ;
; uart2reg:registers|TxData[3]~23                                                                                     ; 1       ;
; uart2reg:registers|TxData[3]~22                                                                                     ; 1       ;
; uart2reg:registers|Reg_Write[2][3]                                                                                  ; 1       ;
; uart2reg:registers|TxData[3]~21                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                              ; 1       ;
; uart2reg:registers|TxData[3]~20                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[3]                                                                              ; 1       ;
; uart2reg:registers|TxData[1]~19                                                                                     ; 1       ;
; uart2reg:registers|TxData[1]~18                                                                                     ; 1       ;
; uart2reg:registers|TxData[1]~17                                                                                     ; 1       ;
; uart2reg:registers|TxData[1]~16                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[1]                                                                              ; 1       ;
; uart2reg:registers|TxData[1]~15                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[1]                                                                              ; 1       ;
; uart2reg:registers|TxData[0]~14                                                                                     ; 1       ;
; uart2reg:registers|TxData[0]~13                                                                                     ; 1       ;
; uart2reg:registers|TxData[0]~12                                                                                     ; 1       ;
; uart2reg:registers|TxData[0]~11                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[0]                                                                              ; 1       ;
; uart2reg:registers|TxData[0]~10                                                                                     ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[0]                                                                              ; 1       ;
; uart2reg:registers|TxData[7]~9                                                                                      ; 1       ;
; uart2reg:registers|TxData[7]~8                                                                                      ; 1       ;
; uart2reg:registers|TxData[7]~7                                                                                      ; 1       ;
; uart2reg:registers|TxData[7]~6                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[7]                                                                              ; 1       ;
; uart2reg:registers|TxData[7]~5                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[7]                                                                              ; 1       ;
; uart2reg:registers|Reg_Write[2][7]                                                                                  ; 1       ;
; uart2reg:registers|TxData[6]~4                                                                                      ; 1       ;
; uart2reg:registers|TxData[6]~3                                                                                      ; 1       ;
; uart2reg:registers|TxData[6]~2                                                                                      ; 1       ;
; uart2reg:registers|Reg_Write[2][6]                                                                                  ; 1       ;
; uart2reg:registers|TxData[6]~1                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[6]                                                                              ; 1       ;
; uart2reg:registers|TxData[6]~0                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[6]                                                                              ; 1       ;
; i2s_interface:i2s_UDA1380|zlrclk                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|zbclk                                                                                     ; 1       ;
; uart2reg:registers|Selector0~0                                                                                      ; 1       ;
; uart2reg:registers|Selector3~0                                                                                      ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~17                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~16                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~15                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~14                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~13                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~12                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~11                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~10                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~9                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~8                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~6                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~5                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~4                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SDA_OUT~3                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~56                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~12                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~11                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~10                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~9                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~8                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~7                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~5                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~4                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~3                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~2                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~1                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT~0                                                                             ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|state~52                                                                              ; 1       ;
; uart2reg:registers|UartTx_data[2]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[4]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[5]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[3]                                                                                   ; 1       ;
; uart:serial_simple|tx_active~0                                                                                      ; 1       ;
; uart2reg:registers|UartTx_data[1]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[0]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[7]                                                                                   ; 1       ;
; uart2reg:registers|UartTx_data[6]                                                                                   ; 1       ;
; uart:serial_simple|tx_symbol_count~5                                                                                ; 1       ;
; uart:serial_simple|tx_symbol_count~4                                                                                ; 1       ;
; uart:serial_simple|tx_symbol_count~3                                                                                ; 1       ;
; uart:serial_simple|tx_symbol_count~2                                                                                ; 1       ;
; uart:serial_simple|tx_symbol_count~1                                                                                ; 1       ;
; uart:serial_simple|tx_symbol_count~0                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|neg_edge~0                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|detect_lr_edge~0                                                                          ; 1       ;
; i2s_interface:i2s_UDA1380|zzzlrclk                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|pos_edge~0                                                                                ; 1       ;
; uart2reg:registers|Selector1~0                                                                                      ; 1       ;
; uart:serial_simple|rx_byte_last_valid~0                                                                             ; 1       ;
; uart2reg:registers|UartRx_read                                                                                      ; 1       ;
; uart2reg:registers|Selector2~0                                                                                      ; 1       ;
; uart:serial_simple|rx_byte_working[0]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_next[2]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[4]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[5]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[3]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_valid~0                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[1]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[0]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[7]                                                                                  ; 1       ;
; uart:serial_simple|tx_byte_next[6]                                                                                  ; 1       ;
; uart:serial_simple|Equal14~3                                                                                        ; 1       ;
; uart:serial_simple|Equal14~2                                                                                        ; 1       ;
; uart:serial_simple|Equal14~1                                                                                        ; 1       ;
; uart:serial_simple|Equal14~0                                                                                        ; 1       ;
; uart:serial_simple|Selector51~0                                                                                     ; 1       ;
; uart:serial_simple|Selector52~1                                                                                     ; 1       ;
; uart:serial_simple|Selector52~0                                                                                     ; 1       ;
; uart:serial_simple|Selector53~0                                                                                     ; 1       ;
; uart:serial_simple|Selector50~1                                                                                     ; 1       ;
; i2s_interface:i2s_UDA1380|new_sample~3                                                                              ; 1       ;
; i2s_interface:i2s_UDA1380|new_sample~2                                                                              ; 1       ;
; i2s_interface:i2s_UDA1380|new_sample~1                                                                              ; 1       ;
; i2s_interface:i2s_UDA1380|new_sample~0                                                                              ; 1       ;
; i2s_interface:i2s_UDA1380|cnt[4]~7                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|sr_in[19]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|cnt[3]~6                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|cnt[2]~5                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|cnt[1]~4                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|cnt[0]~3                                                                                  ; 1       ;
; i2s_interface:i2s_UDA1380|lr_edge                                                                                   ; 1       ;
; i2s_interface:i2s_UDA1380|LessThan1~1                                                                               ; 1       ;
; uart2reg:registers|State.S_WRITE_REG                                                                                ; 1       ;
; uart:serial_simple|uart_tx~12                                                                                       ; 1       ;
; uart:serial_simple|uart_tx~11                                                                                       ; 1       ;
; uart:serial_simple|Selector54~4                                                                                     ; 1       ;
; uart:serial_simple|tx_byte_working[2]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[4]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[5]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[3]                                                                               ; 1       ;
; uart:serial_simple|Selector54~3                                                                                     ; 1       ;
; uart:serial_simple|Selector54~2                                                                                     ; 1       ;
; uart:serial_simple|Selector54~1                                                                                     ; 1       ;
; uart:serial_simple|Selector54~0                                                                                     ; 1       ;
; uart:serial_simple|tx_byte_working[1]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[0]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[7]                                                                               ; 1       ;
; uart:serial_simple|tx_byte_working[6]                                                                               ; 1       ;
; uart:serial_simple|uart_tx~10                                                                                       ; 1       ;
; uart:serial_simple|uart_tx~9                                                                                        ; 1       ;
; i2s_interface:i2s_UDA1380|dac_data~4                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|dac_data~3                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|dac_data~2                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|dac_data~1                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[4]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[0]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[1]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[2]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[3]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~9                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~8                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[5]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~7                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[8]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[6]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[7]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~6                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~5                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[18]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~4                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[19]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[17]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~3                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[9]                                                                                 ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~2                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[12]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[11]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[10]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~1                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[13]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|Mux0~0                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[16]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[14]                                                                                ; 1       ;
; i2s_interface:i2s_UDA1380|sr_out[15]                                                                                ; 1       ;
; uart2reg:registers|Address[6]                                                                                       ; 1       ;
; uart2reg:registers|Address[5]                                                                                       ; 1       ;
; uart2reg:registers|Address[4]                                                                                       ; 1       ;
; uart2reg:registers|Address[3]                                                                                       ; 1       ;
; LED1~0                                                                                                              ; 1       ;
; LED0~0                                                                                                              ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|shift[0]~0                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[15]~49                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[14]~48                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[14]~47                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[13]~46                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[13]~45                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[12]~44                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[12]~43                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[11]~42                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[11]~41                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[10]~40                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[10]~39                                                                           ; 1       ;
; uart:serial_simple|rx_symbol_count[9]~38                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[9]~37                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[8]~36                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[8]~35                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[7]~34                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[7]~33                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[6]~32                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[6]~31                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[5]~30                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[5]~29                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[4]~25                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[4]~24                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[3]~23                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[3]~22                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[2]~21                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[2]~20                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[1]~19                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[1]~18                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[0]~17                                                                            ; 1       ;
; uart:serial_simple|rx_symbol_count[0]~16                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[3]~11                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[2]~10                                                                         ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[2]~9                                                                          ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[1]~8                                                                          ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[1]~7                                                                          ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~6                                                                          ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]~5                                                                          ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[0]                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[1]                                                                            ; 1       ;
; I2cMaster_UDA1380:i2c_UDA1380|counter[2]                                                                            ; 1       ;
; Add0~14                                                                                                             ; 1       ;
; Add0~13                                                                                                             ; 1       ;
; Add0~12                                                                                                             ; 1       ;
; Add0~11                                                                                                             ; 1       ;
; Add0~10                                                                                                             ; 1       ;
; Add0~9                                                                                                              ; 1       ;
; Add0~8                                                                                                              ; 1       ;
; Add0~7                                                                                                              ; 1       ;
; Add0~6                                                                                                              ; 1       ;
; Add0~5                                                                                                              ; 1       ;
; Add0~4                                                                                                              ; 1       ;
; Add0~3                                                                                                              ; 1       ;
; Add0~2                                                                                                              ; 1       ;
; Add0~1                                                                                                              ; 1       ;
; Add0~0                                                                                                              ; 1       ;
; uart:serial_simple|Add1~30                                                                                          ; 1       ;
; uart:serial_simple|Add1~29                                                                                          ; 1       ;
; uart:serial_simple|Add1~28                                                                                          ; 1       ;
; uart:serial_simple|Add1~27                                                                                          ; 1       ;
; uart:serial_simple|Add1~26                                                                                          ; 1       ;
; uart:serial_simple|Add1~25                                                                                          ; 1       ;
; uart:serial_simple|Add1~24                                                                                          ; 1       ;
; uart:serial_simple|Add1~23                                                                                          ; 1       ;
; uart:serial_simple|Add1~22                                                                                          ; 1       ;
; uart:serial_simple|Add1~21                                                                                          ; 1       ;
; uart:serial_simple|Add1~20                                                                                          ; 1       ;
; uart:serial_simple|Add1~19                                                                                          ; 1       ;
; uart:serial_simple|Add1~18                                                                                          ; 1       ;
; uart:serial_simple|Add1~17                                                                                          ; 1       ;
; uart:serial_simple|Add1~16                                                                                          ; 1       ;
; uart:serial_simple|Add1~15                                                                                          ; 1       ;
; uart:serial_simple|Add1~14                                                                                          ; 1       ;
; uart:serial_simple|Add1~13                                                                                          ; 1       ;
; uart:serial_simple|Add1~12                                                                                          ; 1       ;
; uart:serial_simple|Add1~11                                                                                          ; 1       ;
; uart:serial_simple|Add1~10                                                                                          ; 1       ;
; uart:serial_simple|Add1~9                                                                                           ; 1       ;
; uart:serial_simple|Add1~8                                                                                           ; 1       ;
; uart:serial_simple|Add1~7                                                                                           ; 1       ;
; uart:serial_simple|Add1~6                                                                                           ; 1       ;
; uart:serial_simple|Add1~5                                                                                           ; 1       ;
; uart:serial_simple|Add1~4                                                                                           ; 1       ;
; uart:serial_simple|Add1~3                                                                                           ; 1       ;
; uart:serial_simple|Add1~2                                                                                           ; 1       ;
; uart:serial_simple|Add1~1                                                                                           ; 1       ;
; uart:serial_simple|Add1~0                                                                                           ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~8                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~7                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~6                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~5                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~4                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~3                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~2                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~1                                                                                    ; 1       ;
; i2s_interface:i2s_UDA1380|Add0~0                                                                                    ; 1       ;
; uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_fbout                      ; 1       ;
+---------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 518 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 13 / 1,326 ( < 1 % )   ;
; C4 interconnects      ; 213 / 21,816 ( < 1 % ) ;
; Direct links          ; 163 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 314 / 10,320 ( 3 % )   ;
; R24 interconnects     ; 12 / 1,289 ( < 1 % )   ;
; R4 interconnects      ; 225 / 28,186 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.39) ; Number of LABs  (Total = 36) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 2                            ;
; 15                                          ; 4                            ;
; 16                                          ; 21                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.72) ; Number of LABs  (Total = 36) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 5                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Clock enables                    ; 8                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 20.42) ; Number of LABs  (Total = 36) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.58) ; Number of LABs  (Total = 36) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 4                            ;
; 8                                               ; 4                            ;
; 9                                               ; 4                            ;
; 10                                              ; 1                            ;
; 11                                              ; 3                            ;
; 12                                              ; 2                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 3                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
; 20                                              ; 0                            ;
; 21                                              ; 1                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 0                            ;
; 25                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.44) ; Number of LABs  (Total = 36) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 1                            ;
; 3                                            ; 3                            ;
; 4                                            ; 0                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 4                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 0                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 14           ; 0            ; 14           ; 0            ; 0            ; 23        ; 14           ; 0            ; 23        ; 23        ; 0            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 10           ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 23        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 9            ; 23           ; 9            ; 23           ; 23           ; 0         ; 9            ; 23           ; 0         ; 0         ; 23           ; 23           ; 23           ; 23           ; 13           ; 23           ; 23           ; 13           ; 23           ; 23           ; 21           ; 23           ; 23           ; 23           ; 23           ; 23           ; 23           ; 0         ; 23           ; 23           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ClkUser            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED4               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED5               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED6               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED7               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioMCLK          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioTxClk         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioTxWs          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioTxData        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UartTx             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioScl           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioSda           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioRxClk         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioRxWs          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ClkSys             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AudioRxData        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UartRx             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "AudioBoard"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 73, clock division of 297, and phase shift of 0 degrees (0 ps) for uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 9 pins of 23 total pins
    Info (169086): Pin AudioMCLK not assigned to an exact location on the device
    Info (169086): Pin AudioTxClk not assigned to an exact location on the device
    Info (169086): Pin AudioTxWs not assigned to an exact location on the device
    Info (169086): Pin AudioTxData not assigned to an exact location on the device
    Info (169086): Pin AudioScl not assigned to an exact location on the device
    Info (169086): Pin AudioSda not assigned to an exact location on the device
    Info (169086): Pin AudioRxClk not assigned to an exact location on the device
    Info (169086): Pin AudioRxWs not assigned to an exact location on the device
    Info (169086): Pin AudioRxData not assigned to an exact location on the device
Info (332104): Reading SDC File: 'AudioBoard.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {audio_mclk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 297 -multiply_by 73 -duty_cycle 50.00 -name {audio_mclk|altpll_component|auto_generated|pll1|clk[0]} {audio_mclk|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   81.369 audio_mclk|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   20.000       ClkSys
Info (176353): Automatically promoted node ClkSys~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node uda1380pll:audio_mclk|altpll:altpll_component|uda1380pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 3 input, 3 output, 2 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.47 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 10 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ClkUser uses I/O standard 3.3-V LVTTL at 24
    Info (169178): Pin AudioScl uses I/O standard 3.3-V LVTTL at 125
    Info (169178): Pin AudioSda uses I/O standard 3.3-V LVTTL at 124
    Info (169178): Pin KEY0 uses I/O standard 3.3-V LVTTL at 86
    Info (169178): Pin KEY1 uses I/O standard 3.3-V LVTTL at 87
    Info (169178): Pin AudioRxClk uses I/O standard 3.3-V LVTTL at 25
    Info (169178): Pin AudioRxWs uses I/O standard 3.3-V LVTTL at 143
    Info (169178): Pin ClkSys uses I/O standard 3.3-V LVTTL at 23
    Info (169178): Pin AudioRxData uses I/O standard 3.3-V LVTTL at 137
    Info (169178): Pin UartRx uses I/O standard 3.3-V LVTTL at 52
Info (144001): Generated suppressed messages file D:/Projects/FPGA/bramvk38_fpga/audioboard/quartus/output_files/AudioBoard.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5670 megabytes
    Info: Processing ended: Mon Sep 10 17:57:38 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Projects/FPGA/bramvk38_fpga/audioboard/quartus/output_files/AudioBoard.fit.smsg.


