Loading plugins phase: Elapsed time ==> 0s.136ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -d CY8C5868AXI-LP035 -s C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.682ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -dcpsoc3 Keys2NotewDisplay.v -verilog
======================================================================

======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -dcpsoc3 Keys2NotewDisplay.v -verilog
======================================================================

======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -dcpsoc3 -verilog Keys2NotewDisplay.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 14 14:20:25 2024


======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   vpp
Options  :    -yv2 -q10 Keys2NotewDisplay.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 14 14:20:25 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Keys2NotewDisplay.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -dcpsoc3 -verilog Keys2NotewDisplay.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 14 14:20:25 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\codegentemp\Keys2NotewDisplay.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\codegentemp\Keys2NotewDisplay.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Keys2NotewDisplay.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -dcpsoc3 -verilog Keys2NotewDisplay.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 14 14:20:26 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\codegentemp\Keys2NotewDisplay.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\codegentemp\Keys2NotewDisplay.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_840
	\Wave_Out:Net_80\
	\Wave_Out:Net_9\
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	\ADC_VolumePedal:Net_268\
	\ADC_VolumePedal:Net_270\
	Net_875
	\UpdateNote:Net_260\
	Net_945
	\UpdateNote:Net_53\
	\UpdateNote:TimerUDB:ctrl_ten\
	\UpdateNote:TimerUDB:ctrl_cmode_0\
	\UpdateNote:TimerUDB:ctrl_tmode_1\
	\UpdateNote:TimerUDB:ctrl_tmode_0\
	\UpdateNote:TimerUDB:ctrl_ic_1\
	\UpdateNote:TimerUDB:ctrl_ic_0\
	Net_942
	\UpdateNote:Net_102\
	\UpdateNote:Net_266\
	Net_983
	\Control_Reg_2:control_out_6\
	Net_984
	\Control_Reg_2:control_out_7\


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__SaxKeys_net_12 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_11 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_10 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_9 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_8 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_7 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_6 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_5 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_4 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_3 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_2 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_1 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SaxKeys_net_0 to tmpOE__SaxKeys_net_13
Aliasing one to tmpOE__SaxKeys_net_13
Aliasing \KeyNote_High:status_6\ to zero
Aliasing \KeyNote_High:status_7\ to zero
Aliasing Net_12 to zero
Aliasing \Waveform_Send:Net_260\ to zero
Aliasing \Waveform_Send:Net_102\ to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Fs_net_0 to tmpOE__SaxKeys_net_13
Aliasing \Wave_Out:VDAC8:Net_83\ to zero
Aliasing \Wave_Out:VDAC8:Net_81\ to zero
Aliasing \Wave_Out:VDAC8:Net_82\ to zero
Aliasing tmpOE__Waveform_net_0 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__MISO_net_0 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SCLK_net_0 to tmpOE__SaxKeys_net_13
Aliasing \SPIM_1:BSPIM:pol_supprt\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to zero
Aliasing \SPIM_1:BSPIM:tx_status_5\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_3\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_2\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_1\ to zero
Aliasing \SPIM_1:BSPIM:rx_status_0\ to zero
Aliasing \SPIM_1:Net_289\ to zero
Aliasing tmpOE__MOSI_net_0 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__SS_net_0 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__DC_net_0 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__RESET_net_0 to tmpOE__SaxKeys_net_13
Aliasing Net_855 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__LED_net_0 to tmpOE__SaxKeys_net_13
Aliasing Net_856 to tmpOE__SaxKeys_net_13
Aliasing \ADC_VolumePedal:Net_482\ to zero
Aliasing \ADC_VolumePedal:Net_252\ to zero
Aliasing \ADC_VolumePedal:soc\ to tmpOE__SaxKeys_net_13
Aliasing tmpOE__VolumePedalIn_net_0 to tmpOE__SaxKeys_net_13
Aliasing Net_870 to zero
Aliasing \ReadInputs:Net_260\ to zero
Aliasing \ReadInputs:Net_102\ to tmpOE__SaxKeys_net_13
Aliasing Net_940 to zero
Aliasing \UpdateNote:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \UpdateNote:TimerUDB:trigger_enable\ to tmpOE__SaxKeys_net_13
Aliasing \UpdateNote:TimerUDB:status_6\ to zero
Aliasing \UpdateNote:TimerUDB:status_5\ to zero
Aliasing \UpdateNote:TimerUDB:status_4\ to zero
Aliasing \UpdateNote:TimerUDB:status_0\ to \UpdateNote:TimerUDB:tc_i\
Aliasing tmpOE__Output_LED_net_13 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_12 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_11 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_10 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_9 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_8 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_7 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_6 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_5 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_4 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_3 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_2 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_1 to tmpOE__SaxKeys_net_13
Aliasing tmpOE__Output_LED_net_0 to tmpOE__SaxKeys_net_13
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_617
Aliasing Net_786D to zero
Aliasing Net_785D to zero
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Net_652
Aliasing Net_789D to zero
Aliasing Net_788D to zero
Aliasing \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ to Net_386
Aliasing Net_792D to zero
Aliasing Net_791D to zero
Aliasing \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\ to Net_620
Aliasing Net_795D to zero
Aliasing Net_794D to zero
Aliasing \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\ to Net_647
Aliasing Net_798D to zero
Aliasing Net_797D to zero
Aliasing \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\ to Net_646
Aliasing Net_801D to zero
Aliasing Net_800D to zero
Aliasing \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\ to Net_645
Aliasing Net_804D to zero
Aliasing Net_803D to zero
Aliasing \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\ to Net_644
Aliasing Net_807D to zero
Aliasing Net_806D to zero
Aliasing \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\ to Net_643
Aliasing Net_810D to zero
Aliasing Net_809D to zero
Aliasing \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\ to Net_642
Aliasing Net_813D to zero
Aliasing Net_812D to zero
Aliasing \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\ to Net_625
Aliasing Net_816D to zero
Aliasing Net_815D to zero
Aliasing \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\ to Net_612
Aliasing Net_819D to zero
Aliasing Net_818D to zero
Aliasing \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\ to Net_623
Aliasing Net_822D to zero
Aliasing Net_821D to zero
Aliasing \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\ to Net_622
Aliasing Net_825D to zero
Aliasing Net_824D to zero
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \UpdateNote:TimerUDB:capture_last\\D\ to zero
Aliasing \UpdateNote:TimerUDB:hwEnable_reg\\D\ to \UpdateNote:TimerUDB:run_mode\
Aliasing \UpdateNote:TimerUDB:capture_out_reg_i\\D\ to \UpdateNote:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire tmpOE__SaxKeys_net_12[11] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_11[12] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_10[13] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_9[14] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_8[15] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_7[16] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_6[17] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_5[18] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_4[19] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_3[20] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_2[21] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_1[22] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SaxKeys_net_0[23] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire one[64] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_617[71] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[69]
Removing Rhs of wire Net_652[90] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[88]
Removing Rhs of wire Net_386[98] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[96]
Removing Rhs of wire Net_620[106] = \Debouncer_4:DEBOUNCER[0]:d_sync_0\[104]
Removing Rhs of wire Net_647[114] = \Debouncer_14:DEBOUNCER[0]:d_sync_0\[112]
Removing Rhs of wire Net_646[122] = \Debouncer_13:DEBOUNCER[0]:d_sync_0\[120]
Removing Rhs of wire Net_645[130] = \Debouncer_12:DEBOUNCER[0]:d_sync_0\[128]
Removing Rhs of wire Net_644[138] = \Debouncer_11:DEBOUNCER[0]:d_sync_0\[136]
Removing Rhs of wire Net_643[146] = \Debouncer_10:DEBOUNCER[0]:d_sync_0\[144]
Removing Rhs of wire Net_642[154] = \Debouncer_9:DEBOUNCER[0]:d_sync_0\[152]
Removing Rhs of wire Net_625[162] = \Debouncer_8:DEBOUNCER[0]:d_sync_0\[160]
Removing Rhs of wire Net_612[170] = \Debouncer_7:DEBOUNCER[0]:d_sync_0\[168]
Removing Rhs of wire Net_623[178] = \Debouncer_6:DEBOUNCER[0]:d_sync_0\[176]
Removing Rhs of wire Net_622[186] = \Debouncer_5:DEBOUNCER[0]:d_sync_0\[184]
Removing Lhs of wire \KeyNote_Low:status_0\[198] = Net_617[71]
Removing Lhs of wire \KeyNote_Low:status_1\[199] = Net_652[90]
Removing Lhs of wire \KeyNote_Low:status_2\[200] = Net_386[98]
Removing Lhs of wire \KeyNote_Low:status_3\[201] = Net_620[106]
Removing Lhs of wire \KeyNote_Low:status_4\[202] = Net_622[186]
Removing Lhs of wire \KeyNote_Low:status_5\[203] = Net_623[178]
Removing Lhs of wire \KeyNote_Low:status_6\[204] = Net_612[170]
Removing Lhs of wire \KeyNote_Low:status_7\[205] = Net_625[162]
Removing Lhs of wire \KeyNote_High:status_0\[207] = Net_642[154]
Removing Lhs of wire \KeyNote_High:status_1\[208] = Net_643[146]
Removing Lhs of wire \KeyNote_High:status_2\[209] = Net_644[138]
Removing Lhs of wire \KeyNote_High:status_3\[210] = Net_645[130]
Removing Lhs of wire \KeyNote_High:status_4\[211] = Net_646[122]
Removing Lhs of wire \KeyNote_High:status_5\[212] = Net_647[114]
Removing Lhs of wire \KeyNote_High:status_6\[213] = zero[24]
Removing Lhs of wire \KeyNote_High:status_7\[214] = zero[24]
Removing Lhs of wire Net_12[218] = zero[24]
Removing Lhs of wire \Waveform_Send:Net_260\[220] = zero[24]
Removing Lhs of wire \Waveform_Send:Net_266\[221] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_839[225] = \Waveform_Send:Net_57\[224]
Removing Lhs of wire \Waveform_Send:Net_102\[227] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Fs_net_0[229] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire \Wave_Out:Net_12\[238] = \Wave_Out:Net_21\[248]
Removing Lhs of wire \Wave_Out:VDAC8:Net_83\[241] = zero[24]
Removing Lhs of wire \Wave_Out:VDAC8:Net_81\[242] = zero[24]
Removing Lhs of wire \Wave_Out:VDAC8:Net_82\[243] = zero[24]
Removing Lhs of wire tmpOE__Waveform_net_0[256] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__MISO_net_0[266] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SCLK_net_0[272] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire \SPIM_1:Net_276\[278] = \SPIM_1:Net_288\[279]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[283] = \SPIM_1:BSPIM:dpcounter_one\[284]
Removing Lhs of wire \SPIM_1:BSPIM:pol_supprt\[285] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[286] = \SPIM_1:Net_244\[287]
Removing Lhs of wire \SPIM_1:Net_244\[287] = Net_19[268]
Removing Rhs of wire Net_848[291] = \SPIM_1:BSPIM:mosi_reg\[292]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[314] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[315]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[316] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[317]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[318] = \SPIM_1:BSPIM:load_rx_data\[283]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[320] = \SPIM_1:BSPIM:dpMISO_fifo_full\[321]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[322] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[323]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[325] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[326] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[327] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[328] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[329] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[330] = zero[24]
Removing Lhs of wire \SPIM_1:Net_273\[340] = zero[24]
Removing Lhs of wire \SPIM_1:Net_289\[379] = zero[24]
Removing Lhs of wire tmpOE__MOSI_net_0[381] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__SS_net_0[387] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__DC_net_0[393] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__RESET_net_0[399] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire Net_855[400] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__LED_net_0[406] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire Net_856[407] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire \ADC_VolumePedal:Net_488\[424] = \ADC_VolumePedal:Net_250\[460]
Removing Lhs of wire \ADC_VolumePedal:Net_481\[427] = zero[24]
Removing Lhs of wire \ADC_VolumePedal:Net_482\[428] = zero[24]
Removing Lhs of wire \ADC_VolumePedal:Net_252\[462] = zero[24]
Removing Lhs of wire \ADC_VolumePedal:soc\[464] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__VolumePedalIn_net_0[468] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire Net_870[475] = zero[24]
Removing Lhs of wire \ReadInputs:Net_260\[477] = zero[24]
Removing Lhs of wire \ReadInputs:Net_266\[478] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_874[482] = \ReadInputs:Net_57\[481]
Removing Lhs of wire \ReadInputs:Net_102\[484] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire Net_940[488] = zero[24]
Removing Rhs of wire Net_944[490] = \UpdateNote:Net_55\[491]
Removing Lhs of wire \UpdateNote:TimerUDB:ctrl_enable\[507] = \UpdateNote:TimerUDB:control_7\[499]
Removing Lhs of wire \UpdateNote:TimerUDB:ctrl_cmode_1\[509] = zero[24]
Removing Rhs of wire \UpdateNote:TimerUDB:timer_enable\[518] = \UpdateNote:TimerUDB:runmode_enable\[530]
Removing Rhs of wire \UpdateNote:TimerUDB:run_mode\[519] = \UpdateNote:TimerUDB:hwEnable\[520]
Removing Lhs of wire \UpdateNote:TimerUDB:run_mode\[519] = \UpdateNote:TimerUDB:control_7\[499]
Removing Lhs of wire \UpdateNote:TimerUDB:trigger_enable\[522] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire \UpdateNote:TimerUDB:tc_i\[524] = \UpdateNote:TimerUDB:status_tc\[521]
Removing Lhs of wire \UpdateNote:TimerUDB:capt_fifo_load_int\[529] = \UpdateNote:TimerUDB:capt_fifo_load\[517]
Removing Lhs of wire \UpdateNote:TimerUDB:status_6\[532] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:status_5\[533] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:status_4\[534] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:status_0\[535] = \UpdateNote:TimerUDB:status_tc\[521]
Removing Lhs of wire \UpdateNote:TimerUDB:status_1\[536] = \UpdateNote:TimerUDB:capt_fifo_load\[517]
Removing Rhs of wire \UpdateNote:TimerUDB:status_2\[537] = \UpdateNote:TimerUDB:fifo_full\[538]
Removing Rhs of wire \UpdateNote:TimerUDB:status_3\[539] = \UpdateNote:TimerUDB:fifo_nempty\[540]
Removing Lhs of wire \UpdateNote:TimerUDB:cs_addr_2\[542] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:cs_addr_1\[543] = \UpdateNote:TimerUDB:trig_reg\[531]
Removing Lhs of wire \UpdateNote:TimerUDB:cs_addr_0\[544] = \UpdateNote:TimerUDB:per_zero\[523]
Removing Lhs of wire tmpOE__Output_LED_net_13[723] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_12[724] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_11[725] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_10[726] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_9[727] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_8[728] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_7[729] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_6[730] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_5[731] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_4[732] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_3[733] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_2[734] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_1[735] = tmpOE__SaxKeys_net_13[10]
Removing Lhs of wire tmpOE__Output_LED_net_0[736] = tmpOE__SaxKeys_net_13[10]
Removing Rhs of wire Net_990[737] = \Control_Reg_2:control_out_5\[807]
Removing Rhs of wire Net_990[737] = \Control_Reg_2:control_5\[815]
Removing Rhs of wire Net_989[738] = \Control_Reg_2:control_out_4\[806]
Removing Rhs of wire Net_989[738] = \Control_Reg_2:control_4\[816]
Removing Rhs of wire Net_988[739] = \Control_Reg_2:control_out_3\[805]
Removing Rhs of wire Net_988[739] = \Control_Reg_2:control_3\[817]
Removing Rhs of wire Net_987[740] = \Control_Reg_2:control_out_2\[804]
Removing Rhs of wire Net_987[740] = \Control_Reg_2:control_2\[818]
Removing Rhs of wire Net_998[741] = \Control_Reg_2:control_out_1\[803]
Removing Rhs of wire Net_998[741] = \Control_Reg_2:control_1\[819]
Removing Rhs of wire Net_997[742] = \Control_Reg_2:control_out_0\[802]
Removing Rhs of wire Net_997[742] = \Control_Reg_2:control_0\[820]
Removing Rhs of wire Net_996[743] = \Control_Reg_1:control_out_7\[790]
Removing Rhs of wire Net_996[743] = \Control_Reg_1:control_7\[792]
Removing Rhs of wire Net_995[744] = \Control_Reg_1:control_out_6\[789]
Removing Rhs of wire Net_995[744] = \Control_Reg_1:control_6\[793]
Removing Rhs of wire Net_994[745] = \Control_Reg_1:control_out_5\[788]
Removing Rhs of wire Net_994[745] = \Control_Reg_1:control_5\[794]
Removing Rhs of wire Net_993[746] = \Control_Reg_1:control_out_4\[787]
Removing Rhs of wire Net_993[746] = \Control_Reg_1:control_4\[795]
Removing Rhs of wire Net_992[747] = \Control_Reg_1:control_out_3\[786]
Removing Rhs of wire Net_992[747] = \Control_Reg_1:control_3\[796]
Removing Rhs of wire Net_991[748] = \Control_Reg_1:control_out_2\[785]
Removing Rhs of wire Net_991[748] = \Control_Reg_1:control_2\[797]
Removing Rhs of wire Net_986[749] = \Control_Reg_1:control_out_1\[784]
Removing Rhs of wire Net_986[749] = \Control_Reg_1:control_1\[798]
Removing Rhs of wire Net_965[750] = \Control_Reg_1:control_out_0\[783]
Removing Rhs of wire Net_965[750] = \Control_Reg_1:control_0\[799]
Removing Lhs of wire \Control_Reg_1:clk\[781] = zero[24]
Removing Lhs of wire \Control_Reg_1:rst\[782] = zero[24]
Removing Lhs of wire \Control_Reg_2:clk\[800] = zero[24]
Removing Lhs of wire \Control_Reg_2:rst\[801] = zero[24]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[821] = Net_381[38]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[822] = Net_617[71]
Removing Lhs of wire Net_786D[823] = zero[24]
Removing Lhs of wire Net_785D[824] = zero[24]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[826] = Net_387[37]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[827] = Net_652[90]
Removing Lhs of wire Net_789D[828] = zero[24]
Removing Lhs of wire Net_788D[829] = zero[24]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[831] = Net_393[36]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[832] = Net_386[98]
Removing Lhs of wire Net_792D[833] = zero[24]
Removing Lhs of wire Net_791D[834] = zero[24]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_0\\D\[836] = Net_495[35]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\[837] = Net_620[106]
Removing Lhs of wire Net_795D[838] = zero[24]
Removing Lhs of wire Net_794D[839] = zero[24]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_0\\D\[841] = Net_561[25]
Removing Lhs of wire \Debouncer_14:DEBOUNCER[0]:d_sync_1\\D\[842] = Net_647[114]
Removing Lhs of wire Net_798D[843] = zero[24]
Removing Lhs of wire Net_797D[844] = zero[24]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_0\\D\[846] = Net_555[26]
Removing Lhs of wire \Debouncer_13:DEBOUNCER[0]:d_sync_1\\D\[847] = Net_646[122]
Removing Lhs of wire Net_801D[848] = zero[24]
Removing Lhs of wire Net_800D[849] = zero[24]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_0\\D\[851] = Net_549[27]
Removing Lhs of wire \Debouncer_12:DEBOUNCER[0]:d_sync_1\\D\[852] = Net_645[130]
Removing Lhs of wire Net_804D[853] = zero[24]
Removing Lhs of wire Net_803D[854] = zero[24]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_0\\D\[856] = Net_537[28]
Removing Lhs of wire \Debouncer_11:DEBOUNCER[0]:d_sync_1\\D\[857] = Net_644[138]
Removing Lhs of wire Net_807D[858] = zero[24]
Removing Lhs of wire Net_806D[859] = zero[24]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_0\\D\[861] = Net_531[29]
Removing Lhs of wire \Debouncer_10:DEBOUNCER[0]:d_sync_1\\D\[862] = Net_643[146]
Removing Lhs of wire Net_810D[863] = zero[24]
Removing Lhs of wire Net_809D[864] = zero[24]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_0\\D\[866] = Net_525[30]
Removing Lhs of wire \Debouncer_9:DEBOUNCER[0]:d_sync_1\\D\[867] = Net_642[154]
Removing Lhs of wire Net_813D[868] = zero[24]
Removing Lhs of wire Net_812D[869] = zero[24]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_0\\D\[871] = Net_519[31]
Removing Lhs of wire \Debouncer_8:DEBOUNCER[0]:d_sync_1\\D\[872] = Net_625[162]
Removing Lhs of wire Net_816D[873] = zero[24]
Removing Lhs of wire Net_815D[874] = zero[24]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_0\\D\[876] = Net_513[32]
Removing Lhs of wire \Debouncer_7:DEBOUNCER[0]:d_sync_1\\D\[877] = Net_612[170]
Removing Lhs of wire Net_819D[878] = zero[24]
Removing Lhs of wire Net_818D[879] = zero[24]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_0\\D\[881] = Net_507[33]
Removing Lhs of wire \Debouncer_6:DEBOUNCER[0]:d_sync_1\\D\[882] = Net_623[178]
Removing Lhs of wire Net_822D[883] = zero[24]
Removing Lhs of wire Net_821D[884] = zero[24]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_0\\D\[886] = Net_501[34]
Removing Lhs of wire \Debouncer_5:DEBOUNCER[0]:d_sync_1\\D\[887] = Net_622[186]
Removing Lhs of wire Net_825D[888] = zero[24]
Removing Lhs of wire Net_824D[889] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[892] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[898] = zero[24]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[900] = \SPIM_1:BSPIM:load_rx_data\[283]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[901] = \SPIM_1:BSPIM:mosi_from_dp\[298]
Removing Lhs of wire \UpdateNote:TimerUDB:capture_last\\D\[904] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:tc_reg_i\\D\[905] = \UpdateNote:TimerUDB:status_tc\[521]
Removing Lhs of wire \UpdateNote:TimerUDB:hwEnable_reg\\D\[906] = \UpdateNote:TimerUDB:control_7\[499]
Removing Lhs of wire \UpdateNote:TimerUDB:capture_out_reg_i\\D\[907] = \UpdateNote:TimerUDB:capt_fifo_load\[517]

------------------------------------------------------
Aliased 0 equations, 224 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SaxKeys_net_13' (cost = 0):
tmpOE__SaxKeys_net_13 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_616' (cost = 2):
Net_616 <= (Net_799
	OR Net_796);

Note:  Expanding virtual equation for 'Net_611' (cost = 3):
Net_611 <= (Net_790
	OR Net_787
	OR Net_784);

Note:  Expanding virtual equation for 'Net_657' (cost = 3):
Net_657 <= (Net_823
	OR Net_820
	OR Net_793);

Note:  Expanding virtual equation for 'Net_614' (cost = 3):
Net_614 <= (Net_817
	OR Net_814
	OR Net_811);

Note:  Expanding virtual equation for 'Net_615' (cost = 3):
Net_615 <= (Net_808
	OR Net_805
	OR Net_802);

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UpdateNote:TimerUDB:fifo_load_polarized\' (cost = 0):
\UpdateNote:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\UpdateNote:TimerUDB:timer_enable\' (cost = 0):
\UpdateNote:TimerUDB:timer_enable\ <= (\UpdateNote:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 10 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UpdateNote:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \UpdateNote:TimerUDB:capt_fifo_load\[517] = zero[24]
Removing Lhs of wire \UpdateNote:TimerUDB:trig_reg\[531] = \UpdateNote:TimerUDB:control_7\[499]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj" -dcpsoc3 Keys2NotewDisplay.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.909ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 14 May 2024 14:20:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\simon\OneDrive\Documents\PSoC Creator\FinalProject\Keys2NotewDisplay.cydsn\Keys2NotewDisplay.cyprj -d CY8C5868AXI-LP035 Keys2NotewDisplay.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_786 from registered to combinatorial
    Converted constant MacroCell: Net_785 from registered to combinatorial
    Converted constant MacroCell: Net_789 from registered to combinatorial
    Converted constant MacroCell: Net_788 from registered to combinatorial
    Converted constant MacroCell: Net_792 from registered to combinatorial
    Converted constant MacroCell: Net_791 from registered to combinatorial
    Converted constant MacroCell: Net_795 from registered to combinatorial
    Converted constant MacroCell: Net_794 from registered to combinatorial
    Converted constant MacroCell: Net_798 from registered to combinatorial
    Converted constant MacroCell: Net_797 from registered to combinatorial
    Converted constant MacroCell: Net_801 from registered to combinatorial
    Converted constant MacroCell: Net_800 from registered to combinatorial
    Converted constant MacroCell: Net_804 from registered to combinatorial
    Converted constant MacroCell: Net_803 from registered to combinatorial
    Converted constant MacroCell: Net_807 from registered to combinatorial
    Converted constant MacroCell: Net_806 from registered to combinatorial
    Converted constant MacroCell: Net_810 from registered to combinatorial
    Converted constant MacroCell: Net_809 from registered to combinatorial
    Converted constant MacroCell: Net_813 from registered to combinatorial
    Converted constant MacroCell: Net_812 from registered to combinatorial
    Converted constant MacroCell: Net_816 from registered to combinatorial
    Converted constant MacroCell: Net_815 from registered to combinatorial
    Converted constant MacroCell: Net_819 from registered to combinatorial
    Converted constant MacroCell: Net_818 from registered to combinatorial
    Converted constant MacroCell: Net_822 from registered to combinatorial
    Converted constant MacroCell: Net_821 from registered to combinatorial
    Converted constant MacroCell: Net_825 from registered to combinatorial
    Converted constant MacroCell: Net_824 from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \UpdateNote:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \UpdateNote:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock Wave_Out_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_VolumePedal_Ext_CP_Clk'. Fanout=1, Signal=\ADC_VolumePedal:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'SPIM_1_IntClock'. Fanout=1, Signal=\SPIM_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'Wave_Out_IntClock'. Fanout=2, Signal=\Wave_Out:Net_12\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_VolumePedal_theACLK'. Fanout=1, Signal=\ADC_VolumePedal:Net_488\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=14, Signal=Net_659
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_4:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_14:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_13:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_12:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_11:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_10:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_9:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_8:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_7:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_6:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_5:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UpdateNote:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UpdateNote:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Output_LED(6) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named Output_LED(7) at location P3[7] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SaxKeys(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(0)__PA ,
            fb => Net_381 ,
            annotation => Net_773 ,
            pad => SaxKeys(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(1)__PA ,
            fb => Net_387 ,
            annotation => Net_772 ,
            pad => SaxKeys(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(2)__PA ,
            fb => Net_393 ,
            annotation => Net_771 ,
            pad => SaxKeys(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(3)__PA ,
            fb => Net_495 ,
            annotation => Net_770 ,
            pad => SaxKeys(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(4)__PA ,
            fb => Net_501 ,
            annotation => Net_778 ,
            pad => SaxKeys(4)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(5)__PA ,
            fb => Net_507 ,
            annotation => Net_779 ,
            pad => SaxKeys(5)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(6)__PA ,
            fb => Net_513 ,
            annotation => Net_780 ,
            pad => SaxKeys(6)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(7)__PA ,
            fb => Net_519 ,
            annotation => Net_781 ,
            pad => SaxKeys(7)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(8)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(8)__PA ,
            fb => Net_525 ,
            annotation => Net_782 ,
            pad => SaxKeys(8)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(9)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(9)__PA ,
            fb => Net_531 ,
            annotation => Net_783 ,
            pad => SaxKeys(9)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(10)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(10)__PA ,
            fb => Net_537 ,
            annotation => Net_774 ,
            pad => SaxKeys(10)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(11)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(11)__PA ,
            fb => Net_549 ,
            annotation => Net_775 ,
            pad => SaxKeys(11)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(12)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(12)__PA ,
            fb => Net_555 ,
            annotation => Net_776 ,
            pad => SaxKeys(12)_PAD );
        Properties:
        {
        }

    Pin : Name = SaxKeys(13)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SaxKeys(13)__PA ,
            fb => Net_561 ,
            annotation => Net_777 ,
            pad => SaxKeys(13)_PAD );
        Properties:
        {
        }

    Pin : Name = Fs(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Fs(0)__PA ,
            pad => Fs(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Waveform(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Waveform(0)__PA ,
            analog_term => Net_845 ,
            annotation => Net_316 ,
            pad => Waveform(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_848 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pin_input => Net_851 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DC(0)__PA ,
            pad => DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET(0)__PA ,
            pin_input => __ONE__ ,
            pad => RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VolumePedalIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VolumePedalIn(0)__PA ,
            analog_term => Net_862 ,
            pad => VolumePedalIn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(0)__PA ,
            pin_input => Net_965 ,
            pad => Output_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(1)__PA ,
            pin_input => Net_986 ,
            pad => Output_LED(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(2)__PA ,
            pin_input => Net_991 ,
            pad => Output_LED(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(3)__PA ,
            pin_input => Net_992 ,
            pad => Output_LED(3)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(4)__PA ,
            pin_input => Net_993 ,
            pad => Output_LED(4)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(5)__PA ,
            pin_input => Net_994 ,
            pad => Output_LED(5)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(6)__PA ,
            pin_input => Net_995 ,
            pad => Output_LED(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(7)__PA ,
            pin_input => Net_996 ,
            pad => Output_LED(7)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(8)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(8)__PA ,
            pin_input => Net_997 ,
            pad => Output_LED(8)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(9)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(9)__PA ,
            pin_input => Net_998 ,
            pad => Output_LED(9)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(10)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(10)__PA ,
            pin_input => Net_987 ,
            pad => Output_LED(10)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(11)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(11)__PA ,
            pin_input => Net_988 ,
            pad => Output_LED(11)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(12)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(12)__PA ,
            pin_input => Net_989 ,
            pad => Output_LED(12)_PAD );
        Properties:
        {
        }

    Pin : Name = Output_LED(13)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Output_LED(13)__PA ,
            pin_input => Net_990 ,
            pad => Output_LED(13)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_827_split, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_784 * !Net_787 * !Net_790
        );
        Output = Net_827_split (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)

    MacroCell: Name=Net_827, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_793 * !Net_796 * !Net_799 * !Net_802 * !Net_805 * !Net_808 * 
              !Net_811 * !Net_814 * !Net_817 * !Net_820 * !Net_823 * 
              Net_827_split
        );
        Output = Net_827 (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\UpdateNote:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpdateNote:TimerUDB:control_7\ * 
              \UpdateNote:TimerUDB:per_zero\
        );
        Output = \UpdateNote:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_617, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_381
        );
        Output = Net_617 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_617
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_784, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_617
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_617
        );
        Output = Net_784 (fanout=1)

    MacroCell: Name=Net_652, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = Net_652 (fanout=3)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_652
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_787, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\ * Net_652
            + \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_652
        );
        Output = Net_787 (fanout=1)

    MacroCell: Name=Net_386, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_393
        );
        Output = Net_386 (fanout=3)

    MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_386
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_790, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\ * Net_386
            + \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_386
        );
        Output = Net_790 (fanout=1)

    MacroCell: Name=Net_620, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_495
        );
        Output = Net_620 (fanout=3)

    MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_620
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_793, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_1\ * Net_620
            + \Debouncer_4:DEBOUNCER[0]:d_sync_1\ * !Net_620
        );
        Output = Net_793 (fanout=1)

    MacroCell: Name=Net_647, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_561
        );
        Output = Net_647 (fanout=3)

    MacroCell: Name=\Debouncer_14:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_647
        );
        Output = \Debouncer_14:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_796, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_14:DEBOUNCER[0]:d_sync_1\ * Net_647
            + \Debouncer_14:DEBOUNCER[0]:d_sync_1\ * !Net_647
        );
        Output = Net_796 (fanout=1)

    MacroCell: Name=Net_646, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_555
        );
        Output = Net_646 (fanout=3)

    MacroCell: Name=\Debouncer_13:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_646
        );
        Output = \Debouncer_13:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_799, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_13:DEBOUNCER[0]:d_sync_1\ * Net_646
            + \Debouncer_13:DEBOUNCER[0]:d_sync_1\ * !Net_646
        );
        Output = Net_799 (fanout=1)

    MacroCell: Name=Net_645, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_549
        );
        Output = Net_645 (fanout=3)

    MacroCell: Name=\Debouncer_12:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_645
        );
        Output = \Debouncer_12:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_802, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_12:DEBOUNCER[0]:d_sync_1\ * Net_645
            + \Debouncer_12:DEBOUNCER[0]:d_sync_1\ * !Net_645
        );
        Output = Net_802 (fanout=1)

    MacroCell: Name=Net_644, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_537
        );
        Output = Net_644 (fanout=3)

    MacroCell: Name=\Debouncer_11:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_644
        );
        Output = \Debouncer_11:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_805, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_11:DEBOUNCER[0]:d_sync_1\ * Net_644
            + \Debouncer_11:DEBOUNCER[0]:d_sync_1\ * !Net_644
        );
        Output = Net_805 (fanout=1)

    MacroCell: Name=Net_643, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_531
        );
        Output = Net_643 (fanout=3)

    MacroCell: Name=\Debouncer_10:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_643
        );
        Output = \Debouncer_10:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_808, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_10:DEBOUNCER[0]:d_sync_1\ * Net_643
            + \Debouncer_10:DEBOUNCER[0]:d_sync_1\ * !Net_643
        );
        Output = Net_808 (fanout=1)

    MacroCell: Name=Net_642, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_525
        );
        Output = Net_642 (fanout=3)

    MacroCell: Name=\Debouncer_9:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_642
        );
        Output = \Debouncer_9:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_811, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_9:DEBOUNCER[0]:d_sync_1\ * Net_642
            + \Debouncer_9:DEBOUNCER[0]:d_sync_1\ * !Net_642
        );
        Output = Net_811 (fanout=1)

    MacroCell: Name=Net_625, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_519
        );
        Output = Net_625 (fanout=3)

    MacroCell: Name=\Debouncer_8:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_625
        );
        Output = \Debouncer_8:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_814, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_8:DEBOUNCER[0]:d_sync_1\ * Net_625
            + \Debouncer_8:DEBOUNCER[0]:d_sync_1\ * !Net_625
        );
        Output = Net_814 (fanout=1)

    MacroCell: Name=Net_612, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_513
        );
        Output = Net_612 (fanout=3)

    MacroCell: Name=\Debouncer_7:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \Debouncer_7:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_817, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_7:DEBOUNCER[0]:d_sync_1\ * Net_612
            + \Debouncer_7:DEBOUNCER[0]:d_sync_1\ * !Net_612
        );
        Output = Net_817 (fanout=1)

    MacroCell: Name=Net_623, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_623 (fanout=3)

    MacroCell: Name=\Debouncer_6:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_623
        );
        Output = \Debouncer_6:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_820, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_6:DEBOUNCER[0]:d_sync_1\ * Net_623
            + \Debouncer_6:DEBOUNCER[0]:d_sync_1\ * !Net_623
        );
        Output = Net_820 (fanout=1)

    MacroCell: Name=Net_622, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_501
        );
        Output = Net_622 (fanout=3)

    MacroCell: Name=\Debouncer_5:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Debouncer_5:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_823, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_5:DEBOUNCER[0]:d_sync_1\ * Net_622
            + \Debouncer_5:DEBOUNCER[0]:d_sync_1\ * !Net_622
        );
        Output = Net_823 (fanout=1)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_848, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_848 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_848 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_851, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_851
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_851
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_851
        );
        Output = Net_851 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
            cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
            chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
            cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
            chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u0\
        Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
            cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
            chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u1\
        Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
            cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
            z0_comb => \UpdateNote:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \UpdateNote:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \UpdateNote:TimerUDB:status_2\ ,
            chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\KeyNote_Low:sts:sts_reg\
        PORT MAP (
            status_7 => Net_625 ,
            status_6 => Net_612 ,
            status_5 => Net_623 ,
            status_4 => Net_622 ,
            status_3 => Net_620 ,
            status_2 => Net_386 ,
            status_1 => Net_652 ,
            status_0 => Net_617 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\KeyNote_High:sts:sts_reg\
        PORT MAP (
            status_5 => Net_647 ,
            status_4 => Net_646 ,
            status_3 => Net_645 ,
            status_2 => Net_644 ,
            status_1 => Net_643 ,
            status_0 => Net_642 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UpdateNote:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \UpdateNote:TimerUDB:status_3\ ,
            status_2 => \UpdateNote:TimerUDB:status_2\ ,
            status_0 => \UpdateNote:TimerUDB:status_tc\ ,
            interrupt => Net_944 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UpdateNote:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \UpdateNote:TimerUDB:control_7\ ,
            control_6 => \UpdateNote:TimerUDB:control_6\ ,
            control_5 => \UpdateNote:TimerUDB:control_5\ ,
            control_4 => \UpdateNote:TimerUDB:control_4\ ,
            control_3 => \UpdateNote:TimerUDB:control_3\ ,
            control_2 => \UpdateNote:TimerUDB:control_2\ ,
            control_1 => \UpdateNote:TimerUDB:control_1\ ,
            control_0 => \UpdateNote:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_996 ,
            control_6 => Net_995 ,
            control_5 => Net_994 ,
            control_4 => Net_993 ,
            control_3 => Net_992 ,
            control_2 => Net_991 ,
            control_1 => Net_986 ,
            control_0 => Net_965 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => Net_990 ,
            control_4 => Net_989 ,
            control_3 => Net_988 ,
            control_2 => Net_987 ,
            control_1 => Net_998 ,
            control_0 => Net_997 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM_1:Net_276\ ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\Wave_Out:DMA\
        PORT MAP (
            dmareq => \Wave_Out:Net_12_local\ ,
            termin => zero ,
            termout => \Wave_Out:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Button_Switch
        PORT MAP (
            interrupt => Net_827 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Waveform_ISR
        PORT MAP (
            interrupt => Net_839 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_VolumePedal:IRQ\
        PORT MAP (
            interrupt => Net_865 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Inputs
        PORT MAP (
            interrupt => Net_874 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =NewNote
        PORT MAP (
            interrupt => Net_944 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   41 :   31 :   72 : 56.94 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   59 :  133 :  192 : 30.73 %
  Unique P-terms              :   92 :  292 :  384 : 23.96 %
  Total P-terms               :   97 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.200ms
Tech Mapping phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_VolumePedal:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Fs(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Output_LED(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Output_LED(1) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Output_LED(10) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Output_LED(11) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Output_LED(12) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Output_LED(13) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Output_LED(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Output_LED(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Output_LED(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Output_LED(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Output_LED(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Output_LED(7) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Output_LED(8) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Output_LED(9) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : SaxKeys(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : SaxKeys(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SaxKeys(10) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SaxKeys(11) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SaxKeys(12) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SaxKeys(13) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SaxKeys(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SaxKeys(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SaxKeys(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SaxKeys(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SaxKeys(6) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SaxKeys(7) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SaxKeys(8) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SaxKeys(9) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : VolumePedalIn(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Waveform(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \DACBuffer:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_VolumePedal:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_VolumePedal:vRef_2\
VIDAC[1]@[FFB(VIDAC,1)] : \Wave_Out:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 48% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Fs(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Output_LED(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Output_LED(1) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Output_LED(10) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Output_LED(11) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Output_LED(12) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Output_LED(13) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Output_LED(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Output_LED(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Output_LED(4) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Output_LED(5) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Output_LED(6) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Output_LED(7) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Output_LED(8) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Output_LED(9) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : SaxKeys(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : SaxKeys(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : SaxKeys(10) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : SaxKeys(11) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : SaxKeys(12) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SaxKeys(13) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : SaxKeys(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : SaxKeys(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : SaxKeys(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : SaxKeys(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : SaxKeys(6) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : SaxKeys(7) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SaxKeys(8) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : SaxKeys(9) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : VolumePedalIn(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Waveform(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \DACBuffer:ABuf\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_VolumePedal:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_VolumePedal:vRef_2\
VIDAC[2]@[FFB(VIDAC,2)] : \Wave_Out:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.386ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_VolumePedal:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_VolumePedal:Net_244\ {
    common_vssa
  }
  Net: \ADC_VolumePedal:Net_35\ {
  }
  Net: Net_862 {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p5_6
    p5_6
  }
  Net: Net_845 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: \ADC_VolumePedal:Net_249\ {
  }
  Net: \ADC_VolumePedal:Net_257\ {
  }
  Net: \ADC_VolumePedal:Net_109\ {
  }
  Net: \ADC_VolumePedal:Net_34\ {
  }
  Net: Net_843 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \Wave_Out:VDAC8:Net_77\ {
  }
  Net: AmuxNet::\ADC_VolumePedal:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_862
  agl2_x_dsm_0_vplus                               -> Net_862
  agl2                                             -> Net_862
  agl2_x_agr2                                      -> Net_862
  agr2                                             -> Net_862
  agr2_x_p5_6                                      -> Net_862
  p5_6                                             -> Net_862
  p0_1                                             -> Net_845
  opamp_0_vminus_x_p0_1                            -> Net_845
  opamp_0_vminus                                   -> Net_845
  vidac_2_vout                                     -> Net_843
  agl4_x_vidac_2_vout                              -> Net_843
  agl4                                             -> Net_843
  agl4_x_opamp_0_vplus                             -> Net_843
  opamp_0_vplus                                    -> Net_843
  dsm_0_vminus                                     -> \ADC_VolumePedal:Net_20\
  common_vssa                                      -> \ADC_VolumePedal:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_VolumePedal:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_VolumePedal:AMux\
}
Mux Info {
  Mux: \ADC_VolumePedal:AMux\ {
     Mouth: \ADC_VolumePedal:Net_20\
     Guts:  AmuxNet::\ADC_VolumePedal:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_VolumePedal:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_VolumePedal:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.68
                   Pterms :            3.84
               Macrocells :            2.36
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       8.00 :       4.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_646, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_555
        );
        Output = Net_646 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_643, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_531
        );
        Output = Net_643 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_848, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_848 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_848 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_851, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_851
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_851
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_851
        );
        Output = Net_851 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_11:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_644
        );
        Output = \Debouncer_11:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_645, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_549
        );
        Output = Net_645 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_817, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_7:DEBOUNCER[0]:d_sync_1\ * Net_612
            + \Debouncer_7:DEBOUNCER[0]:d_sync_1\ * !Net_612
        );
        Output = Net_817 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_808, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_10:DEBOUNCER[0]:d_sync_1\ * Net_643
            + \Debouncer_10:DEBOUNCER[0]:d_sync_1\ * !Net_643
        );
        Output = Net_808 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_10:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_643
        );
        Output = \Debouncer_10:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_644, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_537
        );
        Output = Net_644 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_7:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_612
        );
        Output = \Debouncer_7:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_612, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_513
        );
        Output = Net_612 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_802, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_12:DEBOUNCER[0]:d_sync_1\ * Net_645
            + \Debouncer_12:DEBOUNCER[0]:d_sync_1\ * !Net_645
        );
        Output = Net_802 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_12:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_645
        );
        Output = \Debouncer_12:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM_1:Net_276\ ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_793, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_1\ * Net_620
            + \Debouncer_4:DEBOUNCER[0]:d_sync_1\ * !Net_620
        );
        Output = Net_793 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_642, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_525
        );
        Output = Net_642 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_823, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_5:DEBOUNCER[0]:d_sync_1\ * Net_622
            + \Debouncer_5:DEBOUNCER[0]:d_sync_1\ * !Net_622
        );
        Output = Net_823 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_9:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_642
        );
        Output = \Debouncer_9:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_5:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_622
        );
        Output = \Debouncer_5:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_620
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_647, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_561
        );
        Output = Net_647 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
        cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
        chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u1\

controlcell: Name =\UpdateNote:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \UpdateNote:TimerUDB:control_7\ ,
        control_6 => \UpdateNote:TimerUDB:control_6\ ,
        control_5 => \UpdateNote:TimerUDB:control_5\ ,
        control_4 => \UpdateNote:TimerUDB:control_4\ ,
        control_3 => \UpdateNote:TimerUDB:control_3\ ,
        control_2 => \UpdateNote:TimerUDB:control_2\ ,
        control_1 => \UpdateNote:TimerUDB:control_1\ ,
        control_0 => \UpdateNote:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UpdateNote:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UpdateNote:TimerUDB:control_7\ * 
              \UpdateNote:TimerUDB:per_zero\
        );
        Output = \UpdateNote:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_796, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_14:DEBOUNCER[0]:d_sync_1\ * Net_647
            + \Debouncer_14:DEBOUNCER[0]:d_sync_1\ * !Net_647
        );
        Output = Net_796 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_811, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_9:DEBOUNCER[0]:d_sync_1\ * Net_642
            + \Debouncer_9:DEBOUNCER[0]:d_sync_1\ * !Net_642
        );
        Output = Net_811 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_827, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_793 * !Net_796 * !Net_799 * !Net_802 * !Net_805 * !Net_808 * 
              !Net_811 * !Net_814 * !Net_817 * !Net_820 * !Net_823 * 
              Net_827_split
        );
        Output = Net_827 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
        cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
        z0_comb => \UpdateNote:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \UpdateNote:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \UpdateNote:TimerUDB:status_2\ ,
        chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\UpdateNote:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \UpdateNote:TimerUDB:status_3\ ,
        status_2 => \UpdateNote:TimerUDB:status_2\ ,
        status_0 => \UpdateNote:TimerUDB:status_tc\ ,
        interrupt => Net_944 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_14:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_647
        );
        Output = \Debouncer_14:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_805, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_11:DEBOUNCER[0]:d_sync_1\ * Net_644
            + \Debouncer_11:DEBOUNCER[0]:d_sync_1\ * !Net_644
        );
        Output = Net_805 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_827_split, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_784 * !Net_787 * !Net_790
        );
        Output = Net_827_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_814, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_8:DEBOUNCER[0]:d_sync_1\ * Net_625
            + \Debouncer_8:DEBOUNCER[0]:d_sync_1\ * !Net_625
        );
        Output = Net_814 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_13:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_646
        );
        Output = \Debouncer_13:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_799, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_13:DEBOUNCER[0]:d_sync_1\ * Net_646
            + \Debouncer_13:DEBOUNCER[0]:d_sync_1\ * !Net_646
        );
        Output = Net_799 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_820, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_6:DEBOUNCER[0]:d_sync_1\ * Net_623
            + \Debouncer_6:DEBOUNCER[0]:d_sync_1\ * !Net_623
        );
        Output = Net_820 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_8:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_625
        );
        Output = \Debouncer_8:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\KeyNote_High:sts:sts_reg\
    PORT MAP (
        status_5 => Net_647 ,
        status_4 => Net_646 ,
        status_3 => Net_645 ,
        status_2 => Net_644 ,
        status_1 => Net_643 ,
        status_0 => Net_642 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_784, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\ * Net_617
            + \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_617
        );
        Output = Net_784 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_622, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_501
        );
        Output = Net_622 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_790, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\ * Net_386
            + \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_386
        );
        Output = Net_790 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_386
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_617
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\KeyNote_Low:sts:sts_reg\
    PORT MAP (
        status_7 => Net_625 ,
        status_6 => Net_612 ,
        status_5 => Net_623 ,
        status_4 => Net_622 ,
        status_3 => Net_620 ,
        status_2 => Net_386 ,
        status_1 => Net_652 ,
        status_0 => Net_617 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
        cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
        chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u0\
    Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_996 ,
        control_6 => Net_995 ,
        control_5 => Net_994 ,
        control_4 => Net_993 ,
        control_3 => Net_992 ,
        control_2 => Net_991 ,
        control_1 => Net_986 ,
        control_0 => Net_965 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\UpdateNote:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \UpdateNote:TimerUDB:control_7\ ,
        cs_addr_0 => \UpdateNote:TimerUDB:per_zero\ ,
        chain_in => \UpdateNote:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \UpdateNote:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UpdateNote:TimerUDB:sT32:timerdp:u1\
    Next in chain : \UpdateNote:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_787, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\ * Net_652
            + \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_652
        );
        Output = Net_787 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Debouncer_6:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_623
        );
        Output = \Debouncer_6:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_652
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_623, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_507
        );
        Output = Net_623 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_620, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_495
        );
        Output = Net_620 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_386, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_393
        );
        Output = Net_386 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_652, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_387
        );
        Output = Net_652 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_617, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_381
        );
        Output = Net_617 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_625, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_659) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_519
        );
        Output = Net_625 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => Net_990 ,
        control_4 => Net_989 ,
        control_3 => Net_988 ,
        control_2 => Net_987 ,
        control_1 => Net_998 ,
        control_0 => Net_997 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Button_Switch
        PORT MAP (
            interrupt => Net_827 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =NewNote
        PORT MAP (
            interrupt => Net_944 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Inputs
        PORT MAP (
            interrupt => Net_874 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Waveform_ISR
        PORT MAP (
            interrupt => Net_839 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_VolumePedal:IRQ\
        PORT MAP (
            interrupt => Net_865 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\Wave_Out:DMA\
        PORT MAP (
            dmareq => \Wave_Out:Net_12_local\ ,
            termin => zero ,
            termout => \Wave_Out:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Waveform(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Waveform(0)__PA ,
        analog_term => Net_845 ,
        annotation => Net_316 ,
        pad => Waveform(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Output_LED(12)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(12)__PA ,
        pin_input => Net_989 ,
        pad => Output_LED(12)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Output_LED(13)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(13)__PA ,
        pin_input => Net_990 ,
        pad => Output_LED(13)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Output_LED(10)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(10)__PA ,
        pin_input => Net_987 ,
        pad => Output_LED(10)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Output_LED(11)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(11)__PA ,
        pin_input => Net_988 ,
        pad => Output_LED(11)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Output_LED(8)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(8)__PA ,
        pin_input => Net_997 ,
        pad => Output_LED(8)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Output_LED(9)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(9)__PA ,
        pin_input => Net_998 ,
        pad => Output_LED(9)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Fs(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Fs(0)__PA ,
        pad => Fs(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_848 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DC(0)__PA ,
        pad => DC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET(0)__PA ,
        pin_input => __ONE__ ,
        pad => RESET(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pin_input => Net_851 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Output_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(0)__PA ,
        pin_input => Net_965 ,
        pad => Output_LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Output_LED(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(1)__PA ,
        pin_input => Net_986 ,
        pad => Output_LED(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Output_LED(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(2)__PA ,
        pin_input => Net_991 ,
        pad => Output_LED(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Output_LED(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(3)__PA ,
        pin_input => Net_992 ,
        pad => Output_LED(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Output_LED(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(4)__PA ,
        pin_input => Net_993 ,
        pad => Output_LED(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Output_LED(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(5)__PA ,
        pin_input => Net_994 ,
        pad => Output_LED(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Output_LED(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(6)__PA ,
        pin_input => Net_995 ,
        pad => Output_LED(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Output_LED(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Output_LED(7)__PA ,
        pin_input => Net_996 ,
        pad => Output_LED(7)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = SaxKeys(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(0)__PA ,
        fb => Net_381 ,
        annotation => Net_773 ,
        pad => SaxKeys(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SaxKeys(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(1)__PA ,
        fb => Net_387 ,
        annotation => Net_772 ,
        pad => SaxKeys(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SaxKeys(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(2)__PA ,
        fb => Net_393 ,
        annotation => Net_771 ,
        pad => SaxKeys(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SaxKeys(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(3)__PA ,
        fb => Net_495 ,
        annotation => Net_770 ,
        pad => SaxKeys(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SaxKeys(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(4)__PA ,
        fb => Net_501 ,
        annotation => Net_778 ,
        pad => SaxKeys(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SaxKeys(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(5)__PA ,
        fb => Net_507 ,
        annotation => Net_779 ,
        pad => SaxKeys(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SaxKeys(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(6)__PA ,
        fb => Net_513 ,
        annotation => Net_780 ,
        pad => SaxKeys(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SaxKeys(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(7)__PA ,
        fb => Net_519 ,
        annotation => Net_781 ,
        pad => SaxKeys(7)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SaxKeys(8)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(8)__PA ,
        fb => Net_525 ,
        annotation => Net_782 ,
        pad => SaxKeys(8)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SaxKeys(9)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(9)__PA ,
        fb => Net_531 ,
        annotation => Net_783 ,
        pad => SaxKeys(9)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SaxKeys(10)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(10)__PA ,
        fb => Net_537 ,
        annotation => Net_774 ,
        pad => SaxKeys(10)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SaxKeys(11)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(11)__PA ,
        fb => Net_549 ,
        annotation => Net_775 ,
        pad => SaxKeys(11)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SaxKeys(12)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(12)__PA ,
        fb => Net_555 ,
        annotation => Net_776 ,
        pad => SaxKeys(12)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SaxKeys(13)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SaxKeys(13)__PA ,
        fb => Net_561 ,
        annotation => Net_777 ,
        pad => SaxKeys(13)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VolumePedalIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VolumePedalIn(0)__PA ,
        analog_term => Net_862 ,
        pad => VolumePedalIn(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_VolumePedal:Net_93\ ,
            dclk_0 => \ADC_VolumePedal:Net_93_local\ ,
            dclk_glb_1 => \SPIM_1:Net_276\ ,
            dclk_1 => \SPIM_1:Net_276_local\ ,
            dclk_glb_2 => \Wave_Out:Net_12\ ,
            dclk_2 => \Wave_Out:Net_12_local\ ,
            aclk_glb_0 => \ADC_VolumePedal:Net_488\ ,
            aclk_0 => \ADC_VolumePedal:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_VolumePedal:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_VolumePedal:Net_488_adig_local\ ,
            dclk_glb_3 => Net_659 ,
            dclk_3 => Net_659_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_VolumePedal:DSM\
        PORT MAP (
            aclock => \ADC_VolumePedal:Net_488\ ,
            vplus => Net_862 ,
            vminus => \ADC_VolumePedal:Net_20\ ,
            reset_dec => \ADC_VolumePedal:mod_reset\ ,
            extclk_cp_udb => \ADC_VolumePedal:Net_93_local\ ,
            ext_pin_1 => \ADC_VolumePedal:Net_249\ ,
            ext_pin_2 => \ADC_VolumePedal:Net_257\ ,
            ext_vssa => \ADC_VolumePedal:Net_109\ ,
            qtz_ref => \ADC_VolumePedal:Net_34\ ,
            dec_clock => \ADC_VolumePedal:aclock\ ,
            mod_dat_3 => \ADC_VolumePedal:mod_dat_3\ ,
            mod_dat_2 => \ADC_VolumePedal:mod_dat_2\ ,
            mod_dat_1 => \ADC_VolumePedal:mod_dat_1\ ,
            mod_dat_0 => \ADC_VolumePedal:mod_dat_0\ ,
            dout_udb_7 => \ADC_VolumePedal:Net_245_7\ ,
            dout_udb_6 => \ADC_VolumePedal:Net_245_6\ ,
            dout_udb_5 => \ADC_VolumePedal:Net_245_5\ ,
            dout_udb_4 => \ADC_VolumePedal:Net_245_4\ ,
            dout_udb_3 => \ADC_VolumePedal:Net_245_3\ ,
            dout_udb_2 => \ADC_VolumePedal:Net_245_2\ ,
            dout_udb_1 => \ADC_VolumePedal:Net_245_1\ ,
            dout_udb_0 => \ADC_VolumePedal:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_VolumePedal:DEC\
        PORT MAP (
            aclock => \ADC_VolumePedal:aclock\ ,
            mod_dat_3 => \ADC_VolumePedal:mod_dat_3\ ,
            mod_dat_2 => \ADC_VolumePedal:mod_dat_2\ ,
            mod_dat_1 => \ADC_VolumePedal:mod_dat_1\ ,
            mod_dat_0 => \ADC_VolumePedal:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_VolumePedal:mod_reset\ ,
            interrupt => Net_865 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\ReadInputs:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \ReadInputs:Net_51\ ,
            cmp => \ReadInputs:Net_261\ ,
            irq => Net_874 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Waveform_Send:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \Waveform_Send:Net_51\ ,
            cmp => \Waveform_Send:Net_261\ ,
            irq => Net_839 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\Wave_Out:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \Wave_Out:Net_12_local\ ,
            vout => Net_843 ,
            iout => \Wave_Out:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\DACBuffer:ABuf\
        PORT MAP (
            vplus => Net_843 ,
            vminus => Net_845 ,
            vout => Net_845 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_VolumePedal:vRef_2\
        PORT MAP (
            vout => \ADC_VolumePedal:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_VolumePedal:AMux\
        PORT MAP (
            muxin_1 => \ADC_VolumePedal:Net_35\ ,
            muxin_0 => \ADC_VolumePedal:Net_244\ ,
            vout => \ADC_VolumePedal:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   1 |     * |      NONE |      HI_Z_ANALOG |      Waveform(0) | Analog(Net_845)
     |   2 |     * |      NONE |         CMOS_OUT |   Output_LED(12) | In(Net_989)
     |   3 |     * |      NONE |         CMOS_OUT |   Output_LED(13) | In(Net_990)
     |   4 |     * |      NONE |         CMOS_OUT |   Output_LED(10) | In(Net_987)
     |   5 |     * |      NONE |         CMOS_OUT |   Output_LED(11) | In(Net_988)
     |   6 |     * |      NONE |         CMOS_OUT |    Output_LED(8) | In(Net_997)
     |   7 |     * |      NONE |         CMOS_OUT |    Output_LED(9) | In(Net_998)
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |            Fs(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          MISO(0) | FB(Net_19)
     |   2 |     * |      NONE |         CMOS_OUT |           LED(0) | In(__ONE__)
     |   3 |     * |      NONE |         CMOS_OUT |          SCLK(0) | In(Net_25)
     |   4 |     * |      NONE |         CMOS_OUT |          MOSI(0) | In(Net_848)
     |   5 |     * |      NONE |         CMOS_OUT |            DC(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         RESET(0) | In(__ONE__)
     |   7 |     * |      NONE |         CMOS_OUT |            SS(0) | In(Net_851)
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |    Output_LED(0) | In(Net_965)
     |   1 |     * |      NONE |         CMOS_OUT |    Output_LED(1) | In(Net_986)
     |   2 |     * |      NONE |         CMOS_OUT |    Output_LED(2) | In(Net_991)
     |   3 |     * |      NONE |         CMOS_OUT |    Output_LED(3) | In(Net_992)
     |   4 |     * |      NONE |         CMOS_OUT |    Output_LED(4) | In(Net_993)
     |   5 |     * |      NONE |         CMOS_OUT |    Output_LED(5) | In(Net_994)
     |   6 |     * |      NONE |         CMOS_OUT |    Output_LED(6) | In(Net_995)
     |   7 |     * |      NONE |         CMOS_OUT |    Output_LED(7) | In(Net_996)
-----+-----+-------+-----------+------------------+------------------+----------------
   4 |   0 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(0) | FB(Net_381)
     |   1 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(1) | FB(Net_387)
     |   2 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(2) | FB(Net_393)
     |   3 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(3) | FB(Net_495)
     |   4 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(4) | FB(Net_501)
     |   5 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(5) | FB(Net_507)
     |   6 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(6) | FB(Net_513)
     |   7 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(7) | FB(Net_519)
-----+-----+-------+-----------+------------------+------------------+----------------
   5 |   0 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(8) | FB(Net_525)
     |   1 |     * |      NONE |    RES_PULL_DOWN |       SaxKeys(9) | FB(Net_531)
     |   2 |     * |      NONE |    RES_PULL_DOWN |      SaxKeys(10) | FB(Net_537)
     |   3 |     * |      NONE |    RES_PULL_DOWN |      SaxKeys(11) | FB(Net_549)
     |   4 |     * |      NONE |    RES_PULL_DOWN |      SaxKeys(12) | FB(Net_555)
     |   5 |     * |      NONE |    RES_PULL_DOWN |      SaxKeys(13) | FB(Net_561)
     |   6 |     * |      NONE |      HI_Z_ANALOG | VolumePedalIn(0) | Analog(Net_862)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.093ms
Digital Placement phase: Elapsed time ==> 1s.725ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Keys2NotewDisplay_r.vh2" --pcf-path "Keys2NotewDisplay.pco" --des-name "Keys2NotewDisplay" --dsf-path "Keys2NotewDisplay.dsf" --sdc-path "Keys2NotewDisplay.sdc" --lib-path "Keys2NotewDisplay_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.145ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Keys2NotewDisplay_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.505ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.923ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.923ms
API generation phase: Elapsed time ==> 2s.051ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
