// Seed: 3310876858
module module_0 ();
  wire id_1;
  wire id_2, id_3;
  assign id_1 = id_3;
  wire id_4;
  wire id_5, id_7, id_8;
  wire id_9, id_10, id_11;
  wire id_12;
  generate
    integer id_13;
  endgenerate
  generate
    id_14 :
    assert property (@(posedge id_5) id_10) $display;
  endgenerate
endmodule
module module_1;
  always @(posedge 1'h0) id_1[1] = 1;
  module_0();
endmodule
macromodule module_2 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    inout supply0 id_5,
    input wor id_6
);
  wire id_8;
  module_0();
endmodule
