libName ""
libFiles ""
extDirs ".v"
langName "Verilog"
libDirs ""
viewName "module"
