Info: Starting: Create simulation model
Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading altera_fpga_de0_nano/spw_ulight_nofifo.qsys
Progress: Reading input file
Progress: Adding MONITOR_A [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_A
Progress: Adding MONITOR_B [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_B
Progress: Adding auto_start [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start
Progress: Adding auto_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_sel [altera_avalon_pio 17.0]
Progress: Parameterizing module clock_sel
Progress: Adding credit_error_rx [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx
Progress: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx_0
Progress: Adding data_en_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w
Progress: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w_0
Progress: Adding data_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r
Progress: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r_0
Progress: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_rd_en
Progress: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_ready_0
Progress: Adding data_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready
Progress: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready_0
Progress: Adding data_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w
Progress: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w_0
Progress: Adding fsm_info [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info
Progress: Adding fsm_info_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding led_fpga [altera_avalon_pio 17.0]
Progress: Parameterizing module led_fpga
Progress: Adding link_disable [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable
Progress: Adding link_disable_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable_0
Progress: Adding link_start [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start
Progress: Adding link_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start_0
Progress: Adding pll_tx [altera_pll 17.0]
Progress: Parameterizing module pll_tx
Progress: Adding send_fct_now [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now
Progress: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now_0
Progress: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx
Progress: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx_0
Progress: Adding timec_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r
Progress: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r_0
Progress: Adding timec_rx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready
Progress: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready_0
Progress: Adding timec_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready
Progress: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready_0
Progress: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w
Progress: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_ulight_nofifo.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: spw_ulight_nofifo: Generating spw_ulight_nofifo "spw_ulight_nofifo" for SIM_VERILOG
Warning: spw_ulight_nofifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: spw_ulight_nofifo: "No matching role found for pll_tx:refclk1:refclk1 (refclk1)"
Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0001_MONITOR_A_gen/  ]
Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A: "spw_ulight_nofifo" instantiated altera_avalon_pio "MONITOR_A"
Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0002_auto_start_gen/  ]
Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start: "spw_ulight_nofifo" instantiated altera_avalon_pio "auto_start"
Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0003_clock_sel_gen/  ]
Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel: "spw_ulight_nofifo" instantiated altera_avalon_pio "clock_sel"
Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0004_data_rx_r_gen/  ]
Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_r"
Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0005_data_rx_ready_0_gen/  ]
Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_ready_0"
Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0006_data_tx_to_w_gen/  ]
Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_tx_to_w"
Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0007_fsm_info_gen/  ]
Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info: "spw_ulight_nofifo" instantiated altera_avalon_pio "fsm_info"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "spw_ulight_nofifo" instantiated altera_hps "hps_0"
Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0008_led_fpga_gen/  ]
Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga: "spw_ulight_nofifo" instantiated altera_avalon_pio "led_fpga"
Info: pll_tx: Generating simgen model
Info: pll_tx: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Intel and sold by Intel or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Wed May 24 22:47:25 2017 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition     Info: Copyright (C) 2017  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Intel and sold by Intel or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Wed May 24 22:47:27 2017 Info: Command: quartus_map spw_ulight_nofifo_pll_tx.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected Info (12021): Found 1 design units, including 1 entities, in source file spw_ulight_nofifo_pll_tx.v     Info (12023): Found entity 1: spw_ulight_nofifo_pll_tx File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 2 Info (12127): Elaborating entity "spw_ulight_nofifo_pll_tx" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253 Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320 Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321 Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: /home/felipe/intelFPGA/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: /tmp/alt7311_1370357107374289294.dir/0009_pll_tx_gen/spw_ulight_nofifo_pll_tx.v Line: 253     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "pll_fractional_cout" = "32"     Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "5"     Info (12134): Parameter "output_clock_frequency0" = "5.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "10.000000 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "100.000000 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "200.000000 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "Cyclone V"     Info (12134): Parameter "pll_subtype" = "General"     Info (12134): Parameter "m_cnt_hi_div" = "4"     Info (12134): Parameter "m_cnt_lo_div" = "4"     Info (12134): Parameter "n_cnt_hi_div" = "256"     Info (12134): Parameter "n_cnt_lo_div" = "256"     Info (12134): Parameter "m_cnt_bypass_en" = "false"     Info (12134): Parameter "n_cnt_bypass_en" = "true"     Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"     Info (12134): Parameter "c_cnt_hi_div0" = "40"     Info (12134): Parameter "c_cnt_lo_div0" = "40"     Info (12134): Parameter "c_cnt_prst0" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"     Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en0" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"     Info (12134): Parameter "c_cnt_hi_div1" = "20"     Info (12134): Parameter "c_cnt_lo_div1" = "20"     Info (12134): Parameter "c_cnt_prst1" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"     Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en1" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"     Info (12134): Parameter "c_cnt_hi_div2" = "4"     Info (12134): Parameter "c_cnt_lo_div2" = "4"     Info (12134): Parameter "c_cnt_prst2" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"     Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en2" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"     Info (12134): Parameter "c_cnt_hi_div3" = "2"     Info (12134): Parameter "c_cnt_lo_div3" = "2"     Info (12134): Parameter "c_cnt_prst3" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"     Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en3" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"     Info (12134): Parameter "c_cnt_hi_div4" = "1"     Info (12134): Parameter "c_cnt_lo_div4" = "1"     Info (12134): Parameter "c_cnt_prst4" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"     Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en4" = "false"     Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"     Info (12134): Parameter "c_cnt_hi_div5" = "1"     Info (12134): Parameter "c_cnt_lo_div5" = "1"     Info (12134): Parameter "c_cnt_prst5" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"     Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en5" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"     Info (12134): Parameter "c_cnt_hi_div6" = "1"     Info (12134): Parameter "c_cnt_lo_div6" = "1"     Info (12134): Parameter "c_cnt_prst6" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"     Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en6" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"     Info (12134): Parameter "c_cnt_hi_div7" = "1"     Info (12134): Parameter "c_cnt_lo_div7" = "1"     Info (12134): Parameter "c_cnt_prst7" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"     Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en7" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"     Info (12134): Parameter "c_cnt_hi_div8" = "1"     Info (12134): Parameter "c_cnt_lo_div8" = "1"     Info (12134): Parameter "c_cnt_prst8" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"     Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en8" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"     Info (12134): Parameter "c_cnt_hi_div9" = "1"     Info (12134): Parameter "c_cnt_lo_div9" = "1"     Info (12134): Parameter "c_cnt_prst9" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"     Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en9" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"     Info (12134): Parameter "c_cnt_hi_div10" = "1"     Info (12134): Parameter "c_cnt_lo_div10" = "1"     Info (12134): Parameter "c_cnt_prst10" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"     Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en10" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"     Info (12134): Parameter "c_cnt_hi_div11" = "1"     Info (12134): Parameter "c_cnt_lo_div11" = "1"     Info (12134): Parameter "c_cnt_prst11" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"     Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en11" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"     Info (12134): Parameter "c_cnt_hi_div12" = "1"     Info (12134): Parameter "c_cnt_lo_div12" = "1"     Info (12134): Parameter "c_cnt_prst12" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"     Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en12" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"     Info (12134): Parameter "c_cnt_hi_div13" = "1"     Info (12134): Parameter "c_cnt_lo_div13" = "1"     Info (12134): Parameter "c_cnt_prst13" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"     Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en13" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"     Info (12134): Parameter "c_cnt_hi_div14" = "1"     Info (12134): Parameter "c_cnt_lo_div14" = "1"     Info (12134): Parameter "c_cnt_prst14" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"     Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en14" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"     Info (12134): Parameter "c_cnt_hi_div15" = "1"     Info (12134): Parameter "c_cnt_lo_div15" = "1"     Info (12134): Parameter "c_cnt_prst15" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"     Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en15" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"     Info (12134): Parameter "c_cnt_hi_div16" = "1"     Info (12134): Parameter "c_cnt_lo_div16" = "1"     Info (12134): Parameter "c_cnt_prst16" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"     Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en16" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"     Info (12134): Parameter "c_cnt_hi_div17" = "1"     Info (12134): Parameter "c_cnt_lo_div17" = "1"     Info (12134): Parameter "c_cnt_prst17" = "1"     Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"     Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"     Info (12134): Parameter "c_cnt_bypass_en17" = "true"     Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"     Info (12134): Parameter "pll_vco_div" = "2"     Info (12134): Parameter "pll_cp_current" = "20"     Info (12134): Parameter "pll_bwctrl" = "4000"     Info (12134): Parameter "pll_output_clk_frequency" = "400.0 MHz"     Info (12134): Parameter "pll_fractional_division" = "1"     Info (12134): Parameter "mimic_fbclk_type" = "none"     Info (12134): Parameter "pll_fbclk_mux_1" = "glb"     Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"     Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"     Info (12134): Parameter "pll_slf_rst" = "false"     Info (12134): Parameter "refclk1_frequency" = "100.0 MHz"     Info (12134): Parameter "pll_clk_loss_sw_en" = "true"     Info (12134): Parameter "pll_manu_clk_sw_en" = "false"     Info (12134): Parameter "pll_auto_clk_sw_en" = "true"     Info (12134): Parameter "pll_clkin_1_src" = "clk_1"     Info (12134): Parameter "pll_clk_sw_dly" = "0" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings     Info: Peak virtual memory: 937 megabytes     Info: Processing ended: Wed May 24 22:47:43 2017     Info: Elapsed time: 00:00:16     Info: Total CPU time (on all processors): 00:00:37 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 743 megabytes     Info: Processing ended: Wed May 24 22:47:43 2017     Info: Elapsed time: 00:00:18     Info: Total CPU time (on all processors): 00:00:38
Info: pll_tx: Simgen was successful
Info: pll_tx: "spw_ulight_nofifo" instantiated altera_pll "pll_tx"
Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0010_timec_rx_r_gen/  ]
Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_rx_r"
Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7311_1370357107374289294.dir/0011_timec_tx_to_w_gen/  ]
Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_tx_to_w"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spw_ulight_nofifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "spw_ulight_nofifo" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: led_fpga_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_fpga_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: led_fpga_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_fpga_s1_agent"
Info: led_fpga_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_fpga_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_sc_fifo.v
Info: led_fpga_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_fpga_s1_burst_adapter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/verbosity_pkg.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/submodules/altera_avalon_reset_source.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spw_ulight_nofifo: Done "spw_ulight_nofifo" with 32 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/spw_ulight_nofifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	32 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --block-symbol-file --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading altera_fpga_de0_nano/spw_ulight_nofifo.qsys
Progress: Reading input file
Progress: Adding MONITOR_A [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_A
Progress: Adding MONITOR_B [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_B
Progress: Adding auto_start [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start
Progress: Adding auto_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_sel [altera_avalon_pio 17.0]
Progress: Parameterizing module clock_sel
Progress: Adding credit_error_rx [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx
Progress: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx_0
Progress: Adding data_en_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w
Progress: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w_0
Progress: Adding data_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r
Progress: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r_0
Progress: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_rd_en
Progress: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_ready_0
Progress: Adding data_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready
Progress: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready_0
Progress: Adding data_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w
Progress: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w_0
Progress: Adding fsm_info [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info
Progress: Adding fsm_info_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding led_fpga [altera_avalon_pio 17.0]
Progress: Parameterizing module led_fpga
Progress: Adding link_disable [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable
Progress: Adding link_disable_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable_0
Progress: Adding link_start [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start
Progress: Adding link_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start_0
Progress: Adding pll_tx [altera_pll 17.0]
Progress: Parameterizing module pll_tx
Progress: Adding send_fct_now [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now
Progress: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now_0
Progress: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx
Progress: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx_0
Progress: Adding timec_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r
Progress: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r_0
Progress: Adding timec_rx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready
Progress: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready_0
Progress: Adding timec_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready
Progress: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready_0
Progress: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w
Progress: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_ulight_nofifo.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo.qsys --synthesis=VERILOG --output-directory=/home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading altera_fpga_de0_nano/spw_ulight_nofifo.qsys
Progress: Reading input file
Progress: Adding MONITOR_A [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_A
Progress: Adding MONITOR_B [altera_avalon_pio 17.0]
Progress: Parameterizing module MONITOR_B
Progress: Adding auto_start [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start
Progress: Adding auto_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module auto_start_0
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding clock_sel [altera_avalon_pio 17.0]
Progress: Parameterizing module clock_sel
Progress: Adding credit_error_rx [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx
Progress: Adding credit_error_rx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module credit_error_rx_0
Progress: Adding data_en_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w
Progress: Adding data_en_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_en_to_w_0
Progress: Adding data_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r
Progress: Adding data_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_r_0
Progress: Adding data_rx_rd_en [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_rd_en
Progress: Adding data_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_rx_ready_0
Progress: Adding data_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready
Progress: Adding data_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_ready_0
Progress: Adding data_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w
Progress: Adding data_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module data_tx_to_w_0
Progress: Adding fsm_info [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info
Progress: Adding fsm_info_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module fsm_info_0
Progress: Adding hps_0 [altera_hps 17.0]
Progress: Parameterizing module hps_0
Progress: Adding led_fpga [altera_avalon_pio 17.0]
Progress: Parameterizing module led_fpga
Progress: Adding link_disable [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable
Progress: Adding link_disable_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_disable_0
Progress: Adding link_start [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start
Progress: Adding link_start_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module link_start_0
Progress: Adding pll_tx [altera_pll 17.0]
Progress: Parameterizing module pll_tx
Progress: Adding send_fct_now [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now
Progress: Adding send_fct_now_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module send_fct_now_0
Progress: Adding timec_en_to_tx [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx
Progress: Adding timec_en_to_tx_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_en_to_tx_0
Progress: Adding timec_rx_r [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r
Progress: Adding timec_rx_r_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_r_0
Progress: Adding timec_rx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready
Progress: Adding timec_rx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_rx_ready_0
Progress: Adding timec_tx_ready [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready
Progress: Adding timec_tx_ready_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_ready_0
Progress: Adding timec_tx_to_w [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w
Progress: Adding timec_tx_to_w_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module timec_tx_to_w_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spw_ulight_nofifo.MONITOR_A: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.MONITOR_B: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.data_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.fsm_info_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: spw_ulight_nofifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: spw_ulight_nofifo.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: spw_ulight_nofifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: spw_ulight_nofifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: spw_ulight_nofifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: spw_ulight_nofifo.pll_tx: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: spw_ulight_nofifo.pll_tx: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: spw_ulight_nofifo.pll_tx: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: spw_ulight_nofifo.pll_tx: Able to implement PLL with user settings
Warning: spw_ulight_nofifo.pll_tx.refclk1: Signal refclk1 has unknown type refclk1
Info: spw_ulight_nofifo.timec_rx_r: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_r_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_rx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: spw_ulight_nofifo.timec_tx_ready_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: spw_ulight_nofifo.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info: spw_ulight_nofifo: Generating spw_ulight_nofifo "spw_ulight_nofifo" for QUARTUS_SYNTH
Warning: spw_ulight_nofifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: spw_ulight_nofifo: "No matching role found for pll_tx:refclk1:refclk1 (refclk1)"
Info: MONITOR_A: Starting RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_MONITOR_A --dir=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0029_MONITOR_A_gen//spw_ulight_nofifo_MONITOR_A_component_configuration.pl  --do_build_sim=0  ]
Info: MONITOR_A: Done RTL generation for module 'spw_ulight_nofifo_MONITOR_A'
Info: MONITOR_A: "spw_ulight_nofifo" instantiated altera_avalon_pio "MONITOR_A"
Info: auto_start: Starting RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_auto_start --dir=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0030_auto_start_gen//spw_ulight_nofifo_auto_start_component_configuration.pl  --do_build_sim=0  ]
Info: auto_start: Done RTL generation for module 'spw_ulight_nofifo_auto_start'
Info: auto_start: "spw_ulight_nofifo" instantiated altera_avalon_pio "auto_start"
Info: clock_sel: Starting RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_clock_sel --dir=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0031_clock_sel_gen//spw_ulight_nofifo_clock_sel_component_configuration.pl  --do_build_sim=0  ]
Info: clock_sel: Done RTL generation for module 'spw_ulight_nofifo_clock_sel'
Info: clock_sel: "spw_ulight_nofifo" instantiated altera_avalon_pio "clock_sel"
Info: data_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0032_data_rx_r_gen//spw_ulight_nofifo_data_rx_r_component_configuration.pl  --do_build_sim=0  ]
Info: data_rx_r: Done RTL generation for module 'spw_ulight_nofifo_data_rx_r'
Info: data_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_r"
Info: data_rx_ready_0: Starting RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_rx_ready_0 --dir=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0033_data_rx_ready_0_gen//spw_ulight_nofifo_data_rx_ready_0_component_configuration.pl  --do_build_sim=0  ]
Info: data_rx_ready_0: Done RTL generation for module 'spw_ulight_nofifo_data_rx_ready_0'
Info: data_rx_ready_0: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_rx_ready_0"
Info: data_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_data_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0034_data_tx_to_w_gen//spw_ulight_nofifo_data_tx_to_w_component_configuration.pl  --do_build_sim=0  ]
Info: data_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_data_tx_to_w'
Info: data_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "data_tx_to_w"
Info: fsm_info: Starting RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_fsm_info --dir=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0035_fsm_info_gen//spw_ulight_nofifo_fsm_info_component_configuration.pl  --do_build_sim=0  ]
Info: fsm_info: Done RTL generation for module 'spw_ulight_nofifo_fsm_info'
Info: fsm_info: "spw_ulight_nofifo" instantiated altera_avalon_pio "fsm_info"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "spw_ulight_nofifo" instantiated altera_hps "hps_0"
Info: led_fpga: Starting RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_led_fpga --dir=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0036_led_fpga_gen//spw_ulight_nofifo_led_fpga_component_configuration.pl  --do_build_sim=0  ]
Info: led_fpga: Done RTL generation for module 'spw_ulight_nofifo_led_fpga'
Info: led_fpga: "spw_ulight_nofifo" instantiated altera_avalon_pio "led_fpga"
Info: pll_tx: "spw_ulight_nofifo" instantiated altera_pll "pll_tx"
Info: timec_rx_r: Starting RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_rx_r --dir=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0038_timec_rx_r_gen//spw_ulight_nofifo_timec_rx_r_component_configuration.pl  --do_build_sim=0  ]
Info: timec_rx_r: Done RTL generation for module 'spw_ulight_nofifo_timec_rx_r'
Info: timec_rx_r: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_rx_r"
Info: timec_tx_to_w: Starting RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w:   Generation command is [exec /home/felipe/intelFPGA/17.0/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA/17.0/quartus/linux64/perl/lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA/17.0/quartus/sopc_builder/bin -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spw_ulight_nofifo_timec_tx_to_w --dir=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen/ --quartus_dir=/home/felipe/intelFPGA/17.0/quartus --verilog --config=/tmp/alt7311_1370357107374289294.dir/0039_timec_tx_to_w_gen//spw_ulight_nofifo_timec_tx_to_w_component_configuration.pl  --do_build_sim=0  ]
Info: timec_tx_to_w: Done RTL generation for module 'spw_ulight_nofifo_timec_tx_to_w'
Info: timec_tx_to_w: "spw_ulight_nofifo" instantiated altera_avalon_pio "timec_tx_to_w"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spw_ulight_nofifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "spw_ulight_nofifo" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: led_fpga_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_fpga_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: led_fpga_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_fpga_s1_agent"
Info: led_fpga_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_fpga_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_sc_fifo.v
Info: led_fpga_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_fpga_s1_burst_adapter"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/felipe/Documentos/verilog_projects/SPW_SC/TESTSTRESS/altera_fpga_de0_nano/spw_ulight_nofifo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spw_ulight_nofifo: Done "spw_ulight_nofifo" with 32 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
