`timescale 1ns/100ps

module tb_cla_clk;
	reg				clock;
	reg	[31:0]	tb_a,tb_b;
	reg				tb_ci;
	wire	[31:0]	tb_s_cla;
	wire				tb_co_cla;
	
	parameter STEP=10;
	
	cla_clk U0_cla_clk(.clock(clock), .a(tb_a), .b(tb_b), .ci(tb_ci),
							 .s_cla(tb_s_cla), .co_cla(tb_co_cla));
							 
	always#(STEP/2) clock = ~clock;
	
	initial
	begin
	
	
	end
	
endmodule
