// Seed: 94183388
module module_0;
  reg id_1;
  assign id_2 = 1;
  initial begin : LABEL_0
    id_2 = #id_3 id_3;
    if ({1{""}}) id_1 <= 1;
    else begin : LABEL_0
      if (1)
        for (id_1 = 1; 1; id_2 = 1'h0)
        @(1) begin : LABEL_0
          if (id_3) $display(1, id_1 - 1);
        end
      else disable id_4;
      id_1 <= 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_3 = 1;
endmodule
