INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_7decoder2to4/project_7decoder2to4.srcs/sources_1/new/deco_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deco_24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_7decoder2to4/project_7decoder2to4.srcs/sim_1/new/deco_24_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deco24_tb
