
RobonAUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010544  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0801070c  0801070c  0002070c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109f4  080109f4  00030190  2**0
                  CONTENTS
  4 .ARM          00000008  080109f4  080109f4  000209f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109fc  080109fc  00030190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109fc  080109fc  000209fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010a00  08010a00  00020a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  08010a04  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  20000190  08010b94  00030190  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007c4  08010b94  000307c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030190  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032399  00000000  00000000  000301c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ec8  00000000  00000000  00062559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd0  00000000  00000000  00066428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a68  00000000  00000000  00067ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029216  00000000  00000000  00069a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026ebb  00000000  00000000  00092c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f639e  00000000  00000000  000b9b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001afecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000079a8  00000000  00000000  001aff24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000190 	.word	0x20000190
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080106f4 	.word	0x080106f4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000194 	.word	0x20000194
 8000204:	080106f4 	.word	0x080106f4

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_d2uiz>:
 8000b04:	004a      	lsls	r2, r1, #1
 8000b06:	d211      	bcs.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b0c:	d211      	bcs.n	8000b32 <__aeabi_d2uiz+0x2e>
 8000b0e:	d50d      	bpl.n	8000b2c <__aeabi_d2uiz+0x28>
 8000b10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b18:	d40e      	bmi.n	8000b38 <__aeabi_d2uiz+0x34>
 8000b1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	4770      	bx	lr
 8000b2c:	f04f 0000 	mov.w	r0, #0
 8000b30:	4770      	bx	lr
 8000b32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b36:	d102      	bne.n	8000b3e <__aeabi_d2uiz+0x3a>
 8000b38:	f04f 30ff 	mov.w	r0, #4294967295
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr

08000b44 <__aeabi_uldivmod>:
 8000b44:	b953      	cbnz	r3, 8000b5c <__aeabi_uldivmod+0x18>
 8000b46:	b94a      	cbnz	r2, 8000b5c <__aeabi_uldivmod+0x18>
 8000b48:	2900      	cmp	r1, #0
 8000b4a:	bf08      	it	eq
 8000b4c:	2800      	cmpeq	r0, #0
 8000b4e:	bf1c      	itt	ne
 8000b50:	f04f 31ff 	movne.w	r1, #4294967295
 8000b54:	f04f 30ff 	movne.w	r0, #4294967295
 8000b58:	f000 b96e 	b.w	8000e38 <__aeabi_idiv0>
 8000b5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b64:	f000 f806 	bl	8000b74 <__udivmoddi4>
 8000b68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b70:	b004      	add	sp, #16
 8000b72:	4770      	bx	lr

08000b74 <__udivmoddi4>:
 8000b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b78:	9d08      	ldr	r5, [sp, #32]
 8000b7a:	4604      	mov	r4, r0
 8000b7c:	468c      	mov	ip, r1
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f040 8083 	bne.w	8000c8a <__udivmoddi4+0x116>
 8000b84:	428a      	cmp	r2, r1
 8000b86:	4617      	mov	r7, r2
 8000b88:	d947      	bls.n	8000c1a <__udivmoddi4+0xa6>
 8000b8a:	fab2 f282 	clz	r2, r2
 8000b8e:	b142      	cbz	r2, 8000ba2 <__udivmoddi4+0x2e>
 8000b90:	f1c2 0020 	rsb	r0, r2, #32
 8000b94:	fa24 f000 	lsr.w	r0, r4, r0
 8000b98:	4091      	lsls	r1, r2
 8000b9a:	4097      	lsls	r7, r2
 8000b9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000ba0:	4094      	lsls	r4, r2
 8000ba2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ba6:	0c23      	lsrs	r3, r4, #16
 8000ba8:	fbbc f6f8 	udiv	r6, ip, r8
 8000bac:	fa1f fe87 	uxth.w	lr, r7
 8000bb0:	fb08 c116 	mls	r1, r8, r6, ip
 8000bb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb8:	fb06 f10e 	mul.w	r1, r6, lr
 8000bbc:	4299      	cmp	r1, r3
 8000bbe:	d909      	bls.n	8000bd4 <__udivmoddi4+0x60>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bc6:	f080 8119 	bcs.w	8000dfc <__udivmoddi4+0x288>
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	f240 8116 	bls.w	8000dfc <__udivmoddi4+0x288>
 8000bd0:	3e02      	subs	r6, #2
 8000bd2:	443b      	add	r3, r7
 8000bd4:	1a5b      	subs	r3, r3, r1
 8000bd6:	b2a4      	uxth	r4, r4
 8000bd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bdc:	fb08 3310 	mls	r3, r8, r0, r3
 8000be0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000be4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000be8:	45a6      	cmp	lr, r4
 8000bea:	d909      	bls.n	8000c00 <__udivmoddi4+0x8c>
 8000bec:	193c      	adds	r4, r7, r4
 8000bee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf2:	f080 8105 	bcs.w	8000e00 <__udivmoddi4+0x28c>
 8000bf6:	45a6      	cmp	lr, r4
 8000bf8:	f240 8102 	bls.w	8000e00 <__udivmoddi4+0x28c>
 8000bfc:	3802      	subs	r0, #2
 8000bfe:	443c      	add	r4, r7
 8000c00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c04:	eba4 040e 	sub.w	r4, r4, lr
 8000c08:	2600      	movs	r6, #0
 8000c0a:	b11d      	cbz	r5, 8000c14 <__udivmoddi4+0xa0>
 8000c0c:	40d4      	lsrs	r4, r2
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e9c5 4300 	strd	r4, r3, [r5]
 8000c14:	4631      	mov	r1, r6
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	b902      	cbnz	r2, 8000c1e <__udivmoddi4+0xaa>
 8000c1c:	deff      	udf	#255	; 0xff
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	d150      	bne.n	8000cc8 <__udivmoddi4+0x154>
 8000c26:	1bcb      	subs	r3, r1, r7
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f f887 	uxth.w	r8, r7
 8000c30:	2601      	movs	r6, #1
 8000c32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c36:	0c21      	lsrs	r1, r4, #16
 8000c38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c40:	fb08 f30c 	mul.w	r3, r8, ip
 8000c44:	428b      	cmp	r3, r1
 8000c46:	d907      	bls.n	8000c58 <__udivmoddi4+0xe4>
 8000c48:	1879      	adds	r1, r7, r1
 8000c4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0xe2>
 8000c50:	428b      	cmp	r3, r1
 8000c52:	f200 80e9 	bhi.w	8000e28 <__udivmoddi4+0x2b4>
 8000c56:	4684      	mov	ip, r0
 8000c58:	1ac9      	subs	r1, r1, r3
 8000c5a:	b2a3      	uxth	r3, r4
 8000c5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c68:	fb08 f800 	mul.w	r8, r8, r0
 8000c6c:	45a0      	cmp	r8, r4
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0x10c>
 8000c70:	193c      	adds	r4, r7, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0x10a>
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	f200 80d9 	bhi.w	8000e30 <__udivmoddi4+0x2bc>
 8000c7e:	4618      	mov	r0, r3
 8000c80:	eba4 0408 	sub.w	r4, r4, r8
 8000c84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c88:	e7bf      	b.n	8000c0a <__udivmoddi4+0x96>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d909      	bls.n	8000ca2 <__udivmoddi4+0x12e>
 8000c8e:	2d00      	cmp	r5, #0
 8000c90:	f000 80b1 	beq.w	8000df6 <__udivmoddi4+0x282>
 8000c94:	2600      	movs	r6, #0
 8000c96:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9a:	4630      	mov	r0, r6
 8000c9c:	4631      	mov	r1, r6
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	fab3 f683 	clz	r6, r3
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	d14a      	bne.n	8000d40 <__udivmoddi4+0x1cc>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0x140>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 80b8 	bhi.w	8000e24 <__udivmoddi4+0x2b0>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	468c      	mov	ip, r1
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0a8      	beq.n	8000c14 <__udivmoddi4+0xa0>
 8000cc2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cc6:	e7a5      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000cc8:	f1c2 0320 	rsb	r3, r2, #32
 8000ccc:	fa20 f603 	lsr.w	r6, r0, r3
 8000cd0:	4097      	lsls	r7, r2
 8000cd2:	fa01 f002 	lsl.w	r0, r1, r2
 8000cd6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cda:	40d9      	lsrs	r1, r3
 8000cdc:	4330      	orrs	r0, r6
 8000cde:	0c03      	lsrs	r3, r0, #16
 8000ce0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ce4:	fa1f f887 	uxth.w	r8, r7
 8000ce8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf0:	fb06 f108 	mul.w	r1, r6, r8
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	fa04 f402 	lsl.w	r4, r4, r2
 8000cfa:	d909      	bls.n	8000d10 <__udivmoddi4+0x19c>
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d02:	f080 808d 	bcs.w	8000e20 <__udivmoddi4+0x2ac>
 8000d06:	4299      	cmp	r1, r3
 8000d08:	f240 808a 	bls.w	8000e20 <__udivmoddi4+0x2ac>
 8000d0c:	3e02      	subs	r6, #2
 8000d0e:	443b      	add	r3, r7
 8000d10:	1a5b      	subs	r3, r3, r1
 8000d12:	b281      	uxth	r1, r0
 8000d14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d20:	fb00 f308 	mul.w	r3, r0, r8
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0x1c4>
 8000d28:	1879      	adds	r1, r7, r1
 8000d2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d2e:	d273      	bcs.n	8000e18 <__udivmoddi4+0x2a4>
 8000d30:	428b      	cmp	r3, r1
 8000d32:	d971      	bls.n	8000e18 <__udivmoddi4+0x2a4>
 8000d34:	3802      	subs	r0, #2
 8000d36:	4439      	add	r1, r7
 8000d38:	1acb      	subs	r3, r1, r3
 8000d3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d3e:	e778      	b.n	8000c32 <__udivmoddi4+0xbe>
 8000d40:	f1c6 0c20 	rsb	ip, r6, #32
 8000d44:	fa03 f406 	lsl.w	r4, r3, r6
 8000d48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d4c:	431c      	orrs	r4, r3
 8000d4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d52:	fa01 f306 	lsl.w	r3, r1, r6
 8000d56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	0c3b      	lsrs	r3, r7, #16
 8000d62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d66:	fa1f f884 	uxth.w	r8, r4
 8000d6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d72:	fb09 fa08 	mul.w	sl, r9, r8
 8000d76:	458a      	cmp	sl, r1
 8000d78:	fa02 f206 	lsl.w	r2, r2, r6
 8000d7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x220>
 8000d82:	1861      	adds	r1, r4, r1
 8000d84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d88:	d248      	bcs.n	8000e1c <__udivmoddi4+0x2a8>
 8000d8a:	458a      	cmp	sl, r1
 8000d8c:	d946      	bls.n	8000e1c <__udivmoddi4+0x2a8>
 8000d8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d92:	4421      	add	r1, r4
 8000d94:	eba1 010a 	sub.w	r1, r1, sl
 8000d98:	b2bf      	uxth	r7, r7
 8000d9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000da6:	fb00 f808 	mul.w	r8, r0, r8
 8000daa:	45b8      	cmp	r8, r7
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x24a>
 8000dae:	19e7      	adds	r7, r4, r7
 8000db0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000db4:	d22e      	bcs.n	8000e14 <__udivmoddi4+0x2a0>
 8000db6:	45b8      	cmp	r8, r7
 8000db8:	d92c      	bls.n	8000e14 <__udivmoddi4+0x2a0>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4427      	add	r7, r4
 8000dbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc2:	eba7 0708 	sub.w	r7, r7, r8
 8000dc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dca:	454f      	cmp	r7, r9
 8000dcc:	46c6      	mov	lr, r8
 8000dce:	4649      	mov	r1, r9
 8000dd0:	d31a      	bcc.n	8000e08 <__udivmoddi4+0x294>
 8000dd2:	d017      	beq.n	8000e04 <__udivmoddi4+0x290>
 8000dd4:	b15d      	cbz	r5, 8000dee <__udivmoddi4+0x27a>
 8000dd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000dda:	eb67 0701 	sbc.w	r7, r7, r1
 8000dde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000de2:	40f2      	lsrs	r2, r6
 8000de4:	ea4c 0202 	orr.w	r2, ip, r2
 8000de8:	40f7      	lsrs	r7, r6
 8000dea:	e9c5 2700 	strd	r2, r7, [r5]
 8000dee:	2600      	movs	r6, #0
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	462e      	mov	r6, r5
 8000df8:	4628      	mov	r0, r5
 8000dfa:	e70b      	b.n	8000c14 <__udivmoddi4+0xa0>
 8000dfc:	4606      	mov	r6, r0
 8000dfe:	e6e9      	b.n	8000bd4 <__udivmoddi4+0x60>
 8000e00:	4618      	mov	r0, r3
 8000e02:	e6fd      	b.n	8000c00 <__udivmoddi4+0x8c>
 8000e04:	4543      	cmp	r3, r8
 8000e06:	d2e5      	bcs.n	8000dd4 <__udivmoddi4+0x260>
 8000e08:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e0c:	eb69 0104 	sbc.w	r1, r9, r4
 8000e10:	3801      	subs	r0, #1
 8000e12:	e7df      	b.n	8000dd4 <__udivmoddi4+0x260>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e7d2      	b.n	8000dbe <__udivmoddi4+0x24a>
 8000e18:	4660      	mov	r0, ip
 8000e1a:	e78d      	b.n	8000d38 <__udivmoddi4+0x1c4>
 8000e1c:	4681      	mov	r9, r0
 8000e1e:	e7b9      	b.n	8000d94 <__udivmoddi4+0x220>
 8000e20:	4666      	mov	r6, ip
 8000e22:	e775      	b.n	8000d10 <__udivmoddi4+0x19c>
 8000e24:	4630      	mov	r0, r6
 8000e26:	e74a      	b.n	8000cbe <__udivmoddi4+0x14a>
 8000e28:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e2c:	4439      	add	r1, r7
 8000e2e:	e713      	b.n	8000c58 <__udivmoddi4+0xe4>
 8000e30:	3802      	subs	r0, #2
 8000e32:	443c      	add	r4, r7
 8000e34:	e724      	b.n	8000c80 <__udivmoddi4+0x10c>
 8000e36:	bf00      	nop

08000e38 <__aeabi_idiv0>:
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop

08000e3c <SERVO_Init>:

static SERVO_info gs_SERVO_info[SERVO_NUM] = {0};


void SERVO_Init(uint16_t au16_SERVO_Instance)
{
 8000e3c:	b5b0      	push	{r4, r5, r7, lr}
 8000e3e:	b0a8      	sub	sp, #160	; 0xa0
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	80fb      	strh	r3, [r7, #6]
	//GPIO_InitTypeDef GPIO_InitStruct = {0};
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e46:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e54:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000e5e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e62:	2200      	movs	r2, #0
 8000e64:	601a      	str	r2, [r3, #0]
 8000e66:	605a      	str	r2, [r3, #4]
 8000e68:	609a      	str	r2, [r3, #8]
 8000e6a:	60da      	str	r2, [r3, #12]
 8000e6c:	611a      	str	r2, [r3, #16]
 8000e6e:	615a      	str	r2, [r3, #20]
 8000e70:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t ARR_Value = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    DWT_Delay_Init();
 8000e7e:	f00f fbbb 	bl	80105f8 <DWT_Delay_Init>
	HAL_GPIO_Init(SERVO_CfgParam[au16_SERVO_Instance].SERVO_GPIO, &GPIO_InitStruct);
*/
	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	PSC_Value = (uint32_t) (SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / 3276800.0);
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	4aaa      	ldr	r2, [pc, #680]	; (8001130 <SERVO_Init+0x2f4>)
 8000e86:	015b      	lsls	r3, r3, #5
 8000e88:	4413      	add	r3, r2
 8000e8a:	3314      	adds	r3, #20
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f7ff fafc 	bl	800048c <__aeabi_ui2d>
 8000e94:	f04f 0200 	mov.w	r2, #0
 8000e98:	4ba6      	ldr	r3, [pc, #664]	; (8001134 <SERVO_Init+0x2f8>)
 8000e9a:	f7ff fc9b 	bl	80007d4 <__aeabi_ddiv>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	4610      	mov	r0, r2
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f7ff fe2d 	bl	8000b04 <__aeabi_d2uiz>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = (uint32_t) ((SERVO_CfgParam[au16_SERVO_Instance].TIM_CLK / (50.0*(PSC_Value+1.0)))-1.0);
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4a9f      	ldr	r2, [pc, #636]	; (8001130 <SERVO_Init+0x2f4>)
 8000eb4:	015b      	lsls	r3, r3, #5
 8000eb6:	4413      	add	r3, r2
 8000eb8:	3314      	adds	r3, #20
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fae5 	bl	800048c <__aeabi_ui2d>
 8000ec2:	4604      	mov	r4, r0
 8000ec4:	460d      	mov	r5, r1
 8000ec6:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 8000eca:	f7ff fadf 	bl	800048c <__aeabi_ui2d>
 8000ece:	f04f 0200 	mov.w	r2, #0
 8000ed2:	4b99      	ldr	r3, [pc, #612]	; (8001138 <SERVO_Init+0x2fc>)
 8000ed4:	f7ff f99e 	bl	8000214 <__adddf3>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	460b      	mov	r3, r1
 8000edc:	4610      	mov	r0, r2
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f04f 0200 	mov.w	r2, #0
 8000ee4:	4b95      	ldr	r3, [pc, #596]	; (800113c <SERVO_Init+0x300>)
 8000ee6:	f7ff fb4b 	bl	8000580 <__aeabi_dmul>
 8000eea:	4602      	mov	r2, r0
 8000eec:	460b      	mov	r3, r1
 8000eee:	4620      	mov	r0, r4
 8000ef0:	4629      	mov	r1, r5
 8000ef2:	f7ff fc6f 	bl	80007d4 <__aeabi_ddiv>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	460b      	mov	r3, r1
 8000efa:	4610      	mov	r0, r2
 8000efc:	4619      	mov	r1, r3
 8000efe:	f04f 0200 	mov.w	r2, #0
 8000f02:	4b8d      	ldr	r3, [pc, #564]	; (8001138 <SERVO_Init+0x2fc>)
 8000f04:	f7ff f984 	bl	8000210 <__aeabi_dsub>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f7ff fdf8 	bl	8000b04 <__aeabi_d2uiz>
 8000f14:	4603      	mov	r3, r0
 8000f16:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	PSC_Value = 19;
 8000f1a:	2313      	movs	r3, #19
 8000f1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	ARR_Value = 49999;
 8000f20:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8000f24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM12)
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	4a81      	ldr	r2, [pc, #516]	; (8001130 <SERVO_Init+0x2f4>)
 8000f2c:	015b      	lsls	r3, r3, #5
 8000f2e:	4413      	add	r3, r2
 8000f30:	3308      	adds	r3, #8
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a82      	ldr	r2, [pc, #520]	; (8001140 <SERVO_Init+0x304>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d10e      	bne.n	8000f58 <SERVO_Init+0x11c>
	{
		__HAL_RCC_TIM12_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
 8000f3e:	4b81      	ldr	r3, [pc, #516]	; (8001144 <SERVO_Init+0x308>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f42:	4a80      	ldr	r2, [pc, #512]	; (8001144 <SERVO_Init+0x308>)
 8000f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f48:	6413      	str	r3, [r2, #64]	; 0x40
 8000f4a:	4b7e      	ldr	r3, [pc, #504]	; (8001144 <SERVO_Init+0x308>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f52:	61bb      	str	r3, [r7, #24]
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	e046      	b.n	8000fe6 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM2)
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	4a75      	ldr	r2, [pc, #468]	; (8001130 <SERVO_Init+0x2f4>)
 8000f5c:	015b      	lsls	r3, r3, #5
 8000f5e:	4413      	add	r3, r2
 8000f60:	3308      	adds	r3, #8
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f68:	d10e      	bne.n	8000f88 <SERVO_Init+0x14c>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	4b75      	ldr	r3, [pc, #468]	; (8001144 <SERVO_Init+0x308>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f72:	4a74      	ldr	r2, [pc, #464]	; (8001144 <SERVO_Init+0x308>)
 8000f74:	f043 0301 	orr.w	r3, r3, #1
 8000f78:	6413      	str	r3, [r2, #64]	; 0x40
 8000f7a:	4b72      	ldr	r3, [pc, #456]	; (8001144 <SERVO_Init+0x308>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	e02e      	b.n	8000fe6 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM3)
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	4a69      	ldr	r2, [pc, #420]	; (8001130 <SERVO_Init+0x2f4>)
 8000f8c:	015b      	lsls	r3, r3, #5
 8000f8e:	4413      	add	r3, r2
 8000f90:	3308      	adds	r3, #8
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a6c      	ldr	r2, [pc, #432]	; (8001148 <SERVO_Init+0x30c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d10e      	bne.n	8000fb8 <SERVO_Init+0x17c>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	4b69      	ldr	r3, [pc, #420]	; (8001144 <SERVO_Init+0x308>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	4a68      	ldr	r2, [pc, #416]	; (8001144 <SERVO_Init+0x308>)
 8000fa4:	f043 0302 	orr.w	r3, r3, #2
 8000fa8:	6413      	str	r3, [r2, #64]	; 0x40
 8000faa:	4b66      	ldr	r3, [pc, #408]	; (8001144 <SERVO_Init+0x308>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	f003 0302 	and.w	r3, r3, #2
 8000fb2:	613b      	str	r3, [r7, #16]
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	e016      	b.n	8000fe6 <SERVO_Init+0x1aa>
	}
	else if(SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance == TIM4)
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	4a5d      	ldr	r2, [pc, #372]	; (8001130 <SERVO_Init+0x2f4>)
 8000fbc:	015b      	lsls	r3, r3, #5
 8000fbe:	4413      	add	r3, r2
 8000fc0:	3308      	adds	r3, #8
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a61      	ldr	r2, [pc, #388]	; (800114c <SERVO_Init+0x310>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d10d      	bne.n	8000fe6 <SERVO_Init+0x1aa>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	60fb      	str	r3, [r7, #12]
 8000fce:	4b5d      	ldr	r3, [pc, #372]	; (8001144 <SERVO_Init+0x308>)
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	4a5c      	ldr	r2, [pc, #368]	; (8001144 <SERVO_Init+0x308>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000fda:	4b5a      	ldr	r3, [pc, #360]	; (8001144 <SERVO_Init+0x308>)
 8000fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
	}

	htim.Instance = SERVO_CfgParam[au16_SERVO_Instance].TIM_Instance;
 8000fe6:	88fb      	ldrh	r3, [r7, #6]
 8000fe8:	4a51      	ldr	r2, [pc, #324]	; (8001130 <SERVO_Init+0x2f4>)
 8000fea:	015b      	lsls	r3, r3, #5
 8000fec:	4413      	add	r3, r2
 8000fee:	3308      	adds	r3, #8
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	61fb      	str	r3, [r7, #28]
	htim.Init.Prescaler = PSC_Value;
 8000ff4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000ff8:	623b      	str	r3, [r7, #32]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.Period = ARR_Value;
 8000ffe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001002:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	62fb      	str	r3, [r7, #44]	; 0x2c
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001008:	2380      	movs	r3, #128	; 0x80
 800100a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_Base_Init(&htim);
 800100c:	f107 031c 	add.w	r3, r7, #28
 8001010:	4618      	mov	r0, r3
 8001012:	f006 fd71 	bl	8007af8 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001016:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 800101e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001022:	f107 031c 	add.w	r3, r7, #28
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f007 fe1b 	bl	8008c64 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 800102e:	f107 031c 	add.w	r3, r7, #28
 8001032:	4618      	mov	r0, r3
 8001034:	f006 ff16 	bl	8007e64 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001038:	2300      	movs	r3, #0
 800103a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103e:	2300      	movs	r3, #0
 8001040:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 8001044:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001048:	f107 031c 	add.w	r3, r7, #28
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f008 fda8 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001054:	2360      	movs	r3, #96	; 0x60
 8001056:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.Pulse = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800105c:	2300      	movs	r3, #0
 800105e:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001060:	2300      	movs	r3, #0
 8001062:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8001064:	88fb      	ldrh	r3, [r7, #6]
 8001066:	4a32      	ldr	r2, [pc, #200]	; (8001130 <SERVO_Init+0x2f4>)
 8001068:	015b      	lsls	r3, r3, #5
 800106a:	4413      	add	r3, r2
 800106c:	3310      	adds	r3, #16
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8001074:	f107 031c 	add.w	r3, r7, #28
 8001078:	4618      	mov	r0, r3
 800107a:	f007 fc1b 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	gs_SERVO_info[au16_SERVO_Instance].Period_Min = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MinPulse/20.0));
 800107e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001082:	f7ff fa03 	bl	800048c <__aeabi_ui2d>
 8001086:	4604      	mov	r4, r0
 8001088:	460d      	mov	r5, r1
 800108a:	88fb      	ldrh	r3, [r7, #6]
 800108c:	4a28      	ldr	r2, [pc, #160]	; (8001130 <SERVO_Init+0x2f4>)
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	4413      	add	r3, r2
 8001092:	3318      	adds	r3, #24
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa1a 	bl	80004d0 <__aeabi_f2d>
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b2b      	ldr	r3, [pc, #172]	; (8001150 <SERVO_Init+0x314>)
 80010a2:	f7ff fb97 	bl	80007d4 <__aeabi_ddiv>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4620      	mov	r0, r4
 80010ac:	4629      	mov	r1, r5
 80010ae:	f7ff fa67 	bl	8000580 <__aeabi_dmul>
 80010b2:	4602      	mov	r2, r0
 80010b4:	460b      	mov	r3, r1
 80010b6:	88fc      	ldrh	r4, [r7, #6]
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fd22 	bl	8000b04 <__aeabi_d2uiz>
 80010c0:	4603      	mov	r3, r0
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	4b23      	ldr	r3, [pc, #140]	; (8001154 <SERVO_Init+0x318>)
 80010c6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	gs_SERVO_info[au16_SERVO_Instance].Period_Max = (uint16_t) (ARR_Value * (SERVO_CfgParam[au16_SERVO_Instance].MaxPulse/20.0));
 80010ca:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80010ce:	f7ff f9dd 	bl	800048c <__aeabi_ui2d>
 80010d2:	4604      	mov	r4, r0
 80010d4:	460d      	mov	r5, r1
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <SERVO_Init+0x31c>)
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f9f9 	bl	80004d0 <__aeabi_f2d>
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <SERVO_Init+0x314>)
 80010e4:	f7ff fb76 	bl	80007d4 <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
 80010f0:	f7ff fa46 	bl	8000580 <__aeabi_dmul>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	88fc      	ldrh	r4, [r7, #6]
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f7ff fd01 	bl	8000b04 <__aeabi_d2uiz>
 8001102:	4603      	mov	r3, r0
 8001104:	b299      	uxth	r1, r3
 8001106:	4a13      	ldr	r2, [pc, #76]	; (8001154 <SERVO_Init+0x318>)
 8001108:	00a3      	lsls	r3, r4, #2
 800110a:	4413      	add	r3, r2
 800110c:	460a      	mov	r2, r1
 800110e:	805a      	strh	r2, [r3, #2]

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, SERVO_CfgParam[au16_SERVO_Instance].PWM_TIM_CH);
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	4a07      	ldr	r2, [pc, #28]	; (8001130 <SERVO_Init+0x2f4>)
 8001114:	015b      	lsls	r3, r3, #5
 8001116:	4413      	add	r3, r2
 8001118:	3310      	adds	r3, #16
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	f107 031c 	add.w	r3, r7, #28
 8001120:	4611      	mov	r1, r2
 8001122:	4618      	mov	r0, r3
 8001124:	f006 ff8e 	bl	8008044 <HAL_TIM_PWM_Start>

}
 8001128:	bf00      	nop
 800112a:	37a0      	adds	r7, #160	; 0xa0
 800112c:	46bd      	mov	sp, r7
 800112e:	bdb0      	pop	{r4, r5, r7, pc}
 8001130:	0801098c 	.word	0x0801098c
 8001134:	41490000 	.word	0x41490000
 8001138:	3ff00000 	.word	0x3ff00000
 800113c:	40490000 	.word	0x40490000
 8001140:	40001800 	.word	0x40001800
 8001144:	40023800 	.word	0x40023800
 8001148:	40000400 	.word	0x40000400
 800114c:	40000800 	.word	0x40000800
 8001150:	40340000 	.word	0x40340000
 8001154:	200001ac 	.word	0x200001ac
 8001158:	400ccccd 	.word	0x400ccccd

0800115c <SERVO_MoveTo>:

/* Moves A Specific Motor To A Specific Degree That Can Be Float Number */
void SERVO_MoveTo(uint16_t au16_SERVO_Instance, float af_Angle)
{
 800115c:	b5b0      	push	{r4, r5, r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	ed87 0a00 	vstr	s0, [r7]
 8001168:	80fb      	strh	r3, [r7, #6]
	uint16_t au16_Pulse = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	81fb      	strh	r3, [r7, #14]

	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	4a1f      	ldr	r2, [pc, #124]	; (80011f0 <SERVO_MoveTo+0x94>)
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	885b      	ldrh	r3, [r3, #2]
 8001178:	4619      	mov	r1, r3
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4a1c      	ldr	r2, [pc, #112]	; (80011f0 <SERVO_MoveTo+0x94>)
 800117e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001182:	1acb      	subs	r3, r1, r3
 8001184:	ee07 3a90 	vmov	s15, r3
 8001188:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800118c:	edd7 7a00 	vldr	s15, [r7]
 8001190:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001194:	ee17 0a90 	vmov	r0, s15
 8001198:	f7ff f99a 	bl	80004d0 <__aeabi_f2d>
 800119c:	f04f 0200 	mov.w	r2, #0
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <SERVO_MoveTo+0x98>)
 80011a2:	f7ff fb17 	bl	80007d4 <__aeabi_ddiv>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4614      	mov	r4, r2
 80011ac:	461d      	mov	r5, r3
			+ gs_SERVO_info[au16_SERVO_Instance].Period_Min;
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	4a0f      	ldr	r2, [pc, #60]	; (80011f0 <SERVO_MoveTo+0x94>)
 80011b2:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f978 	bl	80004ac <__aeabi_i2d>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4620      	mov	r0, r4
 80011c2:	4629      	mov	r1, r5
 80011c4:	f7ff f826 	bl	8000214 <__adddf3>
 80011c8:	4602      	mov	r2, r0
 80011ca:	460b      	mov	r3, r1
	au16_Pulse = ((af_Angle*(gs_SERVO_info[au16_SERVO_Instance].Period_Max - gs_SERVO_info[au16_SERVO_Instance].Period_Min))/180.0)
 80011cc:	4610      	mov	r0, r2
 80011ce:	4619      	mov	r1, r3
 80011d0:	f7ff fc98 	bl	8000b04 <__aeabi_d2uiz>
 80011d4:	4603      	mov	r3, r0
 80011d6:	81fb      	strh	r3, [r7, #14]

	*(SERVO_CfgParam[au16_SERVO_Instance].TIM_CCRx) = au16_Pulse;
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	4a07      	ldr	r2, [pc, #28]	; (80011f8 <SERVO_MoveTo+0x9c>)
 80011dc:	015b      	lsls	r3, r3, #5
 80011de:	4413      	add	r3, r2
 80011e0:	330c      	adds	r3, #12
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	89fa      	ldrh	r2, [r7, #14]
 80011e6:	601a      	str	r2, [r3, #0]
}
 80011e8:	bf00      	nop
 80011ea:	3710      	adds	r7, #16
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bdb0      	pop	{r4, r5, r7, pc}
 80011f0:	200001ac 	.word	0x200001ac
 80011f4:	40668000 	.word	0x40668000
 80011f8:	0801098c 	.word	0x0801098c

080011fc <HAL_UART_RxCpltCallback>:
void Kovetendo_vonal_valaszto(double* elso, double* hatso, int irany);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
			bluetooth_flag = 1;
		bluetooth_str1[bluetooth_a] = bluetooth_rx;
		bluetooth_a++;
	}
	HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);*/
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a11      	ldr	r2, [pc, #68]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d11b      	bne.n	8001258 <HAL_TIM_PeriodElapsedCallback+0x48>
		timer_counter += 1;
 8001220:	4b10      	ldr	r3, [pc, #64]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	3301      	adds	r3, #1
 8001226:	b2da      	uxtb	r2, r3
 8001228:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800122a:	701a      	strb	r2, [r3, #0]
		if(49 < timer_counter) {
 800122c:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b31      	cmp	r3, #49	; 0x31
 8001232:	d911      	bls.n	8001258 <HAL_TIM_PeriodElapsedCallback+0x48>
			Vonalas_tombok_torlese();
 8001234:	f001 fb70 	bl	8002918 <Vonalas_tombok_torlese>
			Vonalszenzor_operal(vonal_eredmeny_h, vonal_eredmeny_e);
 8001238:	490b      	ldr	r1, [pc, #44]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800123a:	480c      	ldr	r0, [pc, #48]	; (800126c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800123c:	f000 fef6 	bl	800202c <Vonalszenzor_operal>
			Vonalas_tombok_feltoltese();
 8001240:	f001 fbc0 	bl	80029c4 <Vonalas_tombok_feltoltese>
			Kovetendo_vonal_valaszto(&vonal_kovetni_e, &vonal_kovetni_h, 1);
 8001244:	2201      	movs	r2, #1
 8001246:	490a      	ldr	r1, [pc, #40]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001248:	480a      	ldr	r0, [pc, #40]	; (8001274 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800124a:	f001 fce5 	bl	8002c18 <Kovetendo_vonal_valaszto>
			Szervo_szog_beallit();
 800124e:	f001 fe15 	bl	8002e7c <Szervo_szog_beallit>
			timer_counter = 0;
 8001252:	4b04      	ldr	r3, [pc, #16]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
				kanyarban_vagy_egyenes);
		bluetooth_i++;
		bluetooth_len = strlen(bluetooth_buffer);
		//HAL_UART_Transmit(&huart2, bluetooth_buffer, bluetooth_len, 100);*/
	}
}
 8001258:	bf00      	nop
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	200005ec 	.word	0x200005ec
 8001264:	20000220 	.word	0x20000220
 8001268:	200001d8 	.word	0x200001d8
 800126c:	200001b4 	.word	0x200001b4
 8001270:	20000200 	.word	0x20000200
 8001274:	20000208 	.word	0x20000208

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 800127e:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint8_t tavolsag1_buff[50];
	VL53L1_RangingMeasurementData_t RangingData;
	VL53L1_Dev_t vl53l1_c; // center module
	VL53L1_DEV Dev = &vl53l1_c;
 8001280:	463b      	mov	r3, r7
 8001282:	f8c7 33f4 	str.w	r3, [r7, #1012]	; 0x3f4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001286:	f002 fbe1 	bl	8003a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800128a:	f000 f9a1 	bl	80015d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128e:	f000 fdf1 	bl	8001e74 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001292:	f000 fda5 	bl	8001de0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001296:	f000 fa0d 	bl	80016b4 <MX_I2C1_Init>
  MX_I2C2_Init();
 800129a:	f000 fa39 	bl	8001710 <MX_I2C2_Init>
  MX_SPI2_Init();
 800129e:	f000 fac9 	bl	8001834 <MX_SPI2_Init>
  MX_SPI3_Init();
 80012a2:	f000 fafd 	bl	80018a0 <MX_SPI3_Init>
  MX_TIM3_Init();
 80012a6:	f000 fb7d 	bl	80019a4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80012aa:	f000 fbd5 	bl	8001a58 <MX_TIM4_Init>
  MX_UART4_Init();
 80012ae:	f000 fd43 	bl	8001d38 <MX_UART4_Init>
  MX_TIM8_Init();
 80012b2:	f000 fc25 	bl	8001b00 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 80012b6:	f000 fd69 	bl	8001d8c <MX_USART1_UART_Init>
  MX_I2C3_Init();
 80012ba:	f000 fa57 	bl	800176c <MX_I2C3_Init>
  MX_TIM12_Init();
 80012be:	f000 fccb 	bl	8001c58 <MX_TIM12_Init>
  MX_DMA_Init();
 80012c2:	f000 fdb7 	bl	8001e34 <MX_DMA_Init>
  MX_TIM2_Init();
 80012c6:	f000 fb21 	bl	800190c <MX_TIM2_Init>
  MX_SPI1_Init();
 80012ca:	f000 fa7d 	bl	80017c8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	SERVO_Init(SZERVO);
 80012ce:	2000      	movs	r0, #0
 80012d0:	f7ff fdb4 	bl	8000e3c <SERVO_Init>
	SERVO_MoveTo(SZERVO, 90);
 80012d4:	ed9f 0ab1 	vldr	s0, [pc, #708]	; 800159c <main+0x324>
 80012d8:	2000      	movs	r0, #0
 80012da:	f7ff ff3f 	bl	800115c <SERVO_MoveTo>
	DC_MOTOR_Init(DC_MOTOR_PWM1);
 80012de:	2000      	movs	r0, #0
 80012e0:	f00e fffc 	bl	80102dc <DC_MOTOR_Init>
	DC_MOTOR_Init(DC_MOTOR_PWM2);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f00e fff9 	bl	80102dc <DC_MOTOR_Init>
	DC_MOTOR_Start(DC_MOTOR_PWM1, 0);
 80012ea:	2100      	movs	r1, #0
 80012ec:	2000      	movs	r0, #0
 80012ee:	f00f f8cb 	bl	8010488 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR_PWM2, 0);
 80012f2:	2100      	movs	r1, #0
 80012f4:	2001      	movs	r0, #1
 80012f6:	f00f f8c7 	bl	8010488 <DC_MOTOR_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);		// motvez EN
 80012fa:	2201      	movs	r2, #1
 80012fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001300:	48a7      	ldr	r0, [pc, #668]	; (80015a0 <main+0x328>)
 8001302:	f003 fd87 	bl	8004e14 <HAL_GPIO_WritePin>
	motvez_k = 440;
 8001306:	4ba7      	ldr	r3, [pc, #668]	; (80015a4 <main+0x32c>)
 8001308:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800130c:	601a      	str	r2, [r3, #0]

	Vonalszenzor_minta_kuldes(leszed);
 800130e:	48a6      	ldr	r0, [pc, #664]	; (80015a8 <main+0x330>)
 8001310:	f001 fada 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(teszt_minta);		//csak hogy lassuk, hogy bekapcsolt
 8001314:	48a5      	ldr	r0, [pc, #660]	; (80015ac <main+0x334>)
 8001316:	f001 fad7 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	HAL_Delay(500);
 800131a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800131e:	f002 fc07 	bl	8003b30 <HAL_Delay>
	Vonalszenzor_minta_kuldes(leszed);
 8001322:	48a1      	ldr	r0, [pc, #644]	; (80015a8 <main+0x330>)
 8001324:	f001 fad0 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	//HAL_UART_Receive(&huart2, &bluetooth_rx, 1, 5000);
	HAL_TIM_Base_Start_IT(&htim2);
 8001328:	48a1      	ldr	r0, [pc, #644]	; (80015b0 <main+0x338>)
 800132a:	f006 fcd5 	bl	8007cd8 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);   //PWM jel start
 800132e:	2104      	movs	r1, #4
 8001330:	48a0      	ldr	r0, [pc, #640]	; (80015b4 <main+0x33c>)
 8001332:	f006 fe87 	bl	8008044 <HAL_TIM_PWM_Start>

	//Vonalszenzor inicializacio
	Vonalszenzor_Init();
 8001336:	f000 fe67 	bl	8002008 <Vonalszenzor_Init>


	// initialize vl53l1x communication parameters
	Dev->I2cHandle = &hi2c1;
 800133a:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 800133e:	4a9e      	ldr	r2, [pc, #632]	; (80015b8 <main+0x340>)
 8001340:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	Dev->I2cDevAddr = 0x52;
 8001344:	f8d7 33f4 	ldr.w	r3, [r7, #1012]	; 0x3f4
 8001348:	2252      	movs	r2, #82	; 0x52
 800134a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

	/*** Initialize GPIO expanders ***/
	// Unused GPIO should be configured as outputs to minimize the power consumption
	tavolsag1_buff[0] = 0x14; // GPDR (GPIO set direction register)
 800134e:	2314      	movs	r3, #20
 8001350:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	tavolsag1_buff[1] = 0xFF; // GPIO_0 - GPIO_7
 8001354:	23ff      	movs	r3, #255	; 0xff
 8001356:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[2] = 0xFF; // GPIO_8 - GPIO_15
 800135a:	23ff      	movs	r3, #255	; 0xff
 800135c:	f887 33c2 	strb.w	r3, [r7, #962]	; 0x3c2
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 3, 0xFFFF );
 8001360:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 8001364:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2303      	movs	r3, #3
 800136c:	2184      	movs	r1, #132	; 0x84
 800136e:	4892      	ldr	r0, [pc, #584]	; (80015b8 <main+0x340>)
 8001370:	f003 ff66 	bl	8005240 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_2_ADDR, tavolsag1_buff, 3, 0xFFFF );
 8001374:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 8001378:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2303      	movs	r3, #3
 8001380:	2186      	movs	r1, #134	; 0x86
 8001382:	488d      	ldr	r0, [pc, #564]	; (80015b8 <main+0x340>)
 8001384:	f003 ff5c 	bl	8005240 <HAL_I2C_Master_Transmit>

	// clear XSHUT (disable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 8001388:	2313      	movs	r3, #19
 800138a:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 800138e:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 8001392:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	2301      	movs	r3, #1
 800139a:	2184      	movs	r1, #132	; 0x84
 800139c:	4886      	ldr	r0, [pc, #536]	; (80015b8 <main+0x340>)
 800139e:	f003 ff4f 	bl	8005240 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80013a2:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80013a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2301      	movs	r3, #1
 80013ae:	2184      	movs	r1, #132	; 0x84
 80013b0:	4881      	ldr	r0, [pc, #516]	; (80015b8 <main+0x340>)
 80013b2:	f004 f843 	bl	800543c <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] & ~( 1 << ( 15 - 8 ) ); // clear GPIO_15
 80013b6:	f897 33c0 	ldrb.w	r3, [r7, #960]	; 0x3c0
 80013ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 80013c4:	2313      	movs	r3, #19
 80013c6:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 80013ca:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80013ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2302      	movs	r3, #2
 80013d6:	2184      	movs	r1, #132	; 0x84
 80013d8:	4877      	ldr	r0, [pc, #476]	; (80015b8 <main+0x340>)
 80013da:	f003 ff31 	bl	8005240 <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 ); // 2ms reset time
 80013de:	2002      	movs	r0, #2
 80013e0:	f002 fba6 	bl	8003b30 <HAL_Delay>

	// set XSHUT (enable center module) -> expander 1, GPIO_15
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state)
 80013e4:	2313      	movs	r3, #19
 80013e6:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80013ea:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 80013ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	2301      	movs	r3, #1
 80013f6:	2184      	movs	r1, #132	; 0x84
 80013f8:	486f      	ldr	r0, [pc, #444]	; (80015b8 <main+0x340>)
 80013fa:	f003 ff21 	bl	8005240 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 1, 0xFFFF );
 80013fe:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 8001402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	2301      	movs	r3, #1
 800140a:	2184      	movs	r1, #132	; 0x84
 800140c:	486a      	ldr	r0, [pc, #424]	; (80015b8 <main+0x340>)
 800140e:	f004 f815 	bl	800543c <HAL_I2C_Master_Receive>
	tavolsag1_buff[1] = tavolsag1_buff[0] | ( 1 << ( 15 - 8 ) ); // set GPIO_15
 8001412:	f897 33c0 	ldrb.w	r3, [r7, #960]	; 0x3c0
 8001416:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800141a:	b2db      	uxtb	r3, r3
 800141c:	f887 33c1 	strb.w	r3, [r7, #961]	; 0x3c1
	tavolsag1_buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
 8001420:	2313      	movs	r3, #19
 8001422:	f887 33c0 	strb.w	r3, [r7, #960]	; 0x3c0
	HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, tavolsag1_buff, 2, 0xFFFF );
 8001426:	f507 7270 	add.w	r2, r7, #960	; 0x3c0
 800142a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2302      	movs	r3, #2
 8001432:	2184      	movs	r1, #132	; 0x84
 8001434:	4860      	ldr	r0, [pc, #384]	; (80015b8 <main+0x340>)
 8001436:	f003 ff03 	bl	8005240 <HAL_I2C_Master_Transmit>

	HAL_Delay( 2 );
 800143a:	2002      	movs	r0, #2
 800143c:	f002 fb78 	bl	8003b30 <HAL_Delay>

	/*** VL53L1X Initialization ***/
	VL53L1_WaitDeviceBooted( Dev );
 8001440:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001444:	f009 fcf0 	bl	800ae28 <VL53L1_WaitDeviceBooted>
	VL53L1_DataInit( Dev );
 8001448:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800144c:	f009 fc94 	bl	800ad78 <VL53L1_DataInit>
	VL53L1_StaticInit( Dev );
 8001450:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001454:	f009 fcc9 	bl	800adea <VL53L1_StaticInit>
	VL53L1_SetDistanceMode( Dev, VL53L1_DISTANCEMODE_LONG );
 8001458:	2103      	movs	r1, #3
 800145a:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800145e:	f009 fe15 	bl	800b08c <VL53L1_SetDistanceMode>
	VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev, 50000 );
 8001462:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001466:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800146a:	f009 fe85 	bl	800b178 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev, 500 );
 800146e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001472:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001476:	f00a f80b 	bl	800b490 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
	VL53L1_StartMeasurement( Dev );
 800147a:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800147e:	f00a f945 	bl	800b70c <VL53L1_StartMeasurement>
		//uint8_t Test[] = "Hello World\r\n"; //Data to send
		/*int size = sizeof(minta1);
		HAL_UART_Transmit(&huart2, minta1, size, 100);// Sending in normal mode
		HAL_Delay(1000);*/

		VL53L1_WaitMeasurementDataReady( Dev );
 8001482:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001486:	f00a f9c3 	bl	800b810 <VL53L1_WaitMeasurementDataReady>
		VL53L1_GetRangingMeasurementData( Dev, &RangingData );
 800148a:	f507 7369 	add.w	r3, r7, #932	; 0x3a4
 800148e:	4619      	mov	r1, r3
 8001490:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8001494:	f00a fb78 	bl	800bb88 <VL53L1_GetRangingMeasurementData>
		/*sprintf( (char*)buff, "%d, %d, %.2f, %.2f\n\r", RangingData.RangeStatus, RangingData.RangeMilliMeter,
				 ( RangingData.SignalRateRtnMegaCps / 65536.0 ), RangingData.AmbientRateRtnMegaCps / 65336.0 );
		HAL_UART_Transmit( &huart2, buff, strlen( (char*)buff ), 0xFFFF );*/
		VL53L1_ClearInterruptAndStartMeasurement( Dev );
 8001498:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 800149c:	f00a f9a2 	bl	800b7e4 <VL53L1_ClearInterruptAndStartMeasurement>


		if (btnEnable == 1) {
 80014a0:	4b46      	ldr	r3, [pc, #280]	; (80015bc <main+0x344>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d157      	bne.n	8001558 <main+0x2e0>
			if (motvezEnable == 1) {
 80014a8:	4b45      	ldr	r3, [pc, #276]	; (80015c0 <main+0x348>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d1e8      	bne.n	8001482 <main+0x20a>
				if (10 < fekezes_cnt) {
 80014b0:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <main+0x34c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b0a      	cmp	r3, #10
 80014b6:	dd11      	ble.n	80014dc <main+0x264>
					while (motvez_k < 440) {
 80014b8:	e007      	b.n	80014ca <main+0x252>
						motvez_k += 5;
 80014ba:	4b3a      	ldr	r3, [pc, #232]	; (80015a4 <main+0x32c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3305      	adds	r3, #5
 80014c0:	4a38      	ldr	r2, [pc, #224]	; (80015a4 <main+0x32c>)
 80014c2:	6013      	str	r3, [r2, #0]
						HAL_Delay(1);
 80014c4:	2001      	movs	r0, #1
 80014c6:	f002 fb33 	bl	8003b30 <HAL_Delay>
					while (motvez_k < 440) {
 80014ca:	4b36      	ldr	r3, [pc, #216]	; (80015a4 <main+0x32c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f5b3 7fdc 	cmp.w	r3, #440	; 0x1b8
 80014d2:	dbf2      	blt.n	80014ba <main+0x242>
					}
					veretesi_cnt = 0;
 80014d4:	4b3c      	ldr	r3, [pc, #240]	; (80015c8 <main+0x350>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	e01f      	b.n	800151c <main+0x2a4>
				} else {
					if (30 < veretesi_cnt) {
 80014dc:	4b3a      	ldr	r3, [pc, #232]	; (80015c8 <main+0x350>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b1e      	cmp	r3, #30
 80014e2:	dd16      	ble.n	8001512 <main+0x29a>
						while (400 < motvez_k) {
 80014e4:	e007      	b.n	80014f6 <main+0x27e>
							motvez_k -= 5;
 80014e6:	4b2f      	ldr	r3, [pc, #188]	; (80015a4 <main+0x32c>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	3b05      	subs	r3, #5
 80014ec:	4a2d      	ldr	r2, [pc, #180]	; (80015a4 <main+0x32c>)
 80014ee:	6013      	str	r3, [r2, #0]
							HAL_Delay(1);
 80014f0:	2001      	movs	r0, #1
 80014f2:	f002 fb1d 	bl	8003b30 <HAL_Delay>
						while (400 < motvez_k) {
 80014f6:	4b2b      	ldr	r3, [pc, #172]	; (80015a4 <main+0x32c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80014fe:	dcf2      	bgt.n	80014e6 <main+0x26e>
 8001500:	e00c      	b.n	800151c <main+0x2a4>
						}
					} else {
						while (motvez_k < 450) {
							motvez_k += 5;	// 0 - 1023-ig 440 a minimum, az alatt karos a motornak
 8001502:	4b28      	ldr	r3, [pc, #160]	; (80015a4 <main+0x32c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	3305      	adds	r3, #5
 8001508:	4a26      	ldr	r2, [pc, #152]	; (80015a4 <main+0x32c>)
 800150a:	6013      	str	r3, [r2, #0]
							HAL_Delay(1);
 800150c:	2001      	movs	r0, #1
 800150e:	f002 fb0f 	bl	8003b30 <HAL_Delay>
						while (motvez_k < 450) {
 8001512:	4b24      	ldr	r3, [pc, #144]	; (80015a4 <main+0x32c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800151a:	dbf2      	blt.n	8001502 <main+0x28a>
						}
					}
				}
				if (motvez_d /2 > motvez_k) {							// motvez_d / 2 -nel nagyobb a hatramenet, pl. 900: gyors tolats
 800151c:	4b2b      	ldr	r3, [pc, #172]	; (80015cc <main+0x354>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	0fda      	lsrs	r2, r3, #31
 8001522:	4413      	add	r3, r2
 8001524:	105b      	asrs	r3, r3, #1
 8001526:	461a      	mov	r2, r3
 8001528:	4b1e      	ldr	r3, [pc, #120]	; (80015a4 <main+0x32c>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	429a      	cmp	r2, r3
 800152e:	dda8      	ble.n	8001482 <main+0x20a>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, motvez_k); 		// ha pwm1 nagyobb, hatramenet
 8001530:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <main+0x32c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	b29b      	uxth	r3, r3
 8001536:	4619      	mov	r1, r3
 8001538:	2000      	movs	r0, #0
 800153a:	f00f f801 	bl	8010540 <DC_MOTOR_Set_Speed>
					DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, motvez_d - motvez_k);
 800153e:	4b23      	ldr	r3, [pc, #140]	; (80015cc <main+0x354>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	b29a      	uxth	r2, r3
 8001544:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <main+0x32c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	b29b      	uxth	r3, r3
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	b29b      	uxth	r3, r3
 800154e:	4619      	mov	r1, r3
 8001550:	2001      	movs	r0, #1
 8001552:	f00e fff5 	bl	8010540 <DC_MOTOR_Set_Speed>
 8001556:	e794      	b.n	8001482 <main+0x20a>
				}
			}
		} else {
			veretesi_cnt = 0;
 8001558:	4b1b      	ldr	r3, [pc, #108]	; (80015c8 <main+0x350>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
			fekezes_cnt = 0;
 800155e:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <main+0x34c>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
			//SERVO_MoveTo(SZERVO, 90);
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM1, motvez_d / 2);	// ez a ketto a megallas
 8001564:	4b19      	ldr	r3, [pc, #100]	; (80015cc <main+0x354>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	0fda      	lsrs	r2, r3, #31
 800156a:	4413      	add	r3, r2
 800156c:	105b      	asrs	r3, r3, #1
 800156e:	b29b      	uxth	r3, r3
 8001570:	4619      	mov	r1, r3
 8001572:	2000      	movs	r0, #0
 8001574:	f00e ffe4 	bl	8010540 <DC_MOTOR_Set_Speed>
			DC_MOTOR_Set_Speed(DC_MOTOR_PWM2, motvez_d - (motvez_d / 2));
 8001578:	4b14      	ldr	r3, [pc, #80]	; (80015cc <main+0x354>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	0fda      	lsrs	r2, r3, #31
 800157e:	4413      	add	r3, r2
 8001580:	105b      	asrs	r3, r3, #1
 8001582:	425b      	negs	r3, r3
 8001584:	b29a      	uxth	r2, r3
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <main+0x354>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	b29b      	uxth	r3, r3
 800158c:	4413      	add	r3, r2
 800158e:	b29b      	uxth	r3, r3
 8001590:	4619      	mov	r1, r3
 8001592:	2001      	movs	r0, #1
 8001594:	f00e ffd4 	bl	8010540 <DC_MOTOR_Set_Speed>
		VL53L1_WaitMeasurementDataReady( Dev );
 8001598:	e773      	b.n	8001482 <main+0x20a>
 800159a:	bf00      	nop
 800159c:	42b40000 	.word	0x42b40000
 80015a0:	40020400 	.word	0x40020400
 80015a4:	20000214 	.word	0x20000214
 80015a8:	20000004 	.word	0x20000004
 80015ac:	2000000c 	.word	0x2000000c
 80015b0:	200005ec 	.word	0x200005ec
 80015b4:	20000678 	.word	0x20000678
 80015b8:	20000364 	.word	0x20000364
 80015bc:	200001b0 	.word	0x200001b0
 80015c0:	20000001 	.word	0x20000001
 80015c4:	2000021c 	.word	0x2000021c
 80015c8:	20000218 	.word	0x20000218
 80015cc:	20000150 	.word	0x20000150

080015d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b094      	sub	sp, #80	; 0x50
 80015d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	2234      	movs	r2, #52	; 0x34
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f00f f86c 	bl	80106bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e4:	f107 0308 	add.w	r3, r7, #8
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015f4:	2300      	movs	r3, #0
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	4b2c      	ldr	r3, [pc, #176]	; (80016ac <SystemClock_Config+0xdc>)
 80015fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fc:	4a2b      	ldr	r2, [pc, #172]	; (80016ac <SystemClock_Config+0xdc>)
 80015fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001602:	6413      	str	r3, [r2, #64]	; 0x40
 8001604:	4b29      	ldr	r3, [pc, #164]	; (80016ac <SystemClock_Config+0xdc>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160c:	607b      	str	r3, [r7, #4]
 800160e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001610:	2300      	movs	r3, #0
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	4b26      	ldr	r3, [pc, #152]	; (80016b0 <SystemClock_Config+0xe0>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a25      	ldr	r2, [pc, #148]	; (80016b0 <SystemClock_Config+0xe0>)
 800161a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b23      	ldr	r3, [pc, #140]	; (80016b0 <SystemClock_Config+0xe0>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800162c:	2301      	movs	r3, #1
 800162e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001634:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001636:	2302      	movs	r3, #2
 8001638:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800163a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800163e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001640:	2304      	movs	r3, #4
 8001642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001644:	23b4      	movs	r3, #180	; 0xb4
 8001646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001648:	2302      	movs	r3, #2
 800164a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800164c:	2302      	movs	r3, #2
 800164e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001650:	2302      	movs	r3, #2
 8001652:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	4618      	mov	r0, r3
 800165a:	f005 f81f 	bl	800669c <HAL_RCC_OscConfig>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001664:	f001 fc88 	bl	8002f78 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001668:	f004 fc3c 	bl	8005ee4 <HAL_PWREx_EnableOverDrive>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001672:	f001 fc81 	bl	8002f78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001676:	230f      	movs	r3, #15
 8001678:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167a:	2302      	movs	r3, #2
 800167c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001682:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001688:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800168c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	2105      	movs	r1, #5
 8001694:	4618      	mov	r0, r3
 8001696:	f004 fc75 	bl	8005f84 <HAL_RCC_ClockConfig>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80016a0:	f001 fc6a 	bl	8002f78 <Error_Handler>
  }
}
 80016a4:	bf00      	nop
 80016a6:	3750      	adds	r7, #80	; 0x50
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40007000 	.word	0x40007000

080016b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016b8:	4b12      	ldr	r3, [pc, #72]	; (8001704 <MX_I2C1_Init+0x50>)
 80016ba:	4a13      	ldr	r2, [pc, #76]	; (8001708 <MX_I2C1_Init+0x54>)
 80016bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016be:	4b11      	ldr	r3, [pc, #68]	; (8001704 <MX_I2C1_Init+0x50>)
 80016c0:	4a12      	ldr	r2, [pc, #72]	; (800170c <MX_I2C1_Init+0x58>)
 80016c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016c4:	4b0f      	ldr	r3, [pc, #60]	; (8001704 <MX_I2C1_Init+0x50>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016ca:	4b0e      	ldr	r3, [pc, #56]	; (8001704 <MX_I2C1_Init+0x50>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <MX_I2C1_Init+0x50>)
 80016d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016d8:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <MX_I2C1_Init+0x50>)
 80016da:	2200      	movs	r2, #0
 80016dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016de:	4b09      	ldr	r3, [pc, #36]	; (8001704 <MX_I2C1_Init+0x50>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016e4:	4b07      	ldr	r3, [pc, #28]	; (8001704 <MX_I2C1_Init+0x50>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016ea:	4b06      	ldr	r3, [pc, #24]	; (8001704 <MX_I2C1_Init+0x50>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016f0:	4804      	ldr	r0, [pc, #16]	; (8001704 <MX_I2C1_Init+0x50>)
 80016f2:	f003 fbd9 	bl	8004ea8 <HAL_I2C_Init>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016fc:	f001 fc3c 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000364 	.word	0x20000364
 8001708:	40005400 	.word	0x40005400
 800170c:	000186a0 	.word	0x000186a0

08001710 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001714:	4b12      	ldr	r3, [pc, #72]	; (8001760 <MX_I2C2_Init+0x50>)
 8001716:	4a13      	ldr	r2, [pc, #76]	; (8001764 <MX_I2C2_Init+0x54>)
 8001718:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800171a:	4b11      	ldr	r3, [pc, #68]	; (8001760 <MX_I2C2_Init+0x50>)
 800171c:	4a12      	ldr	r2, [pc, #72]	; (8001768 <MX_I2C2_Init+0x58>)
 800171e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001720:	4b0f      	ldr	r3, [pc, #60]	; (8001760 <MX_I2C2_Init+0x50>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001726:	4b0e      	ldr	r3, [pc, #56]	; (8001760 <MX_I2C2_Init+0x50>)
 8001728:	2200      	movs	r2, #0
 800172a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <MX_I2C2_Init+0x50>)
 800172e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001732:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001734:	4b0a      	ldr	r3, [pc, #40]	; (8001760 <MX_I2C2_Init+0x50>)
 8001736:	2200      	movs	r2, #0
 8001738:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <MX_I2C2_Init+0x50>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001740:	4b07      	ldr	r3, [pc, #28]	; (8001760 <MX_I2C2_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001746:	4b06      	ldr	r3, [pc, #24]	; (8001760 <MX_I2C2_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800174c:	4804      	ldr	r0, [pc, #16]	; (8001760 <MX_I2C2_Init+0x50>)
 800174e:	f003 fbab 	bl	8004ea8 <HAL_I2C_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001758:	f001 fc0e 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200003b8 	.word	0x200003b8
 8001764:	40005800 	.word	0x40005800
 8001768:	000186a0 	.word	0x000186a0

0800176c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <MX_I2C3_Init+0x50>)
 8001772:	4a13      	ldr	r2, [pc, #76]	; (80017c0 <MX_I2C3_Init+0x54>)
 8001774:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_I2C3_Init+0x50>)
 8001778:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <MX_I2C3_Init+0x58>)
 800177a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800177c:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <MX_I2C3_Init+0x50>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_I2C3_Init+0x50>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_I2C3_Init+0x50>)
 800178a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800178e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <MX_I2C3_Init+0x50>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_I2C3_Init+0x50>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800179c:	4b07      	ldr	r3, [pc, #28]	; (80017bc <MX_I2C3_Init+0x50>)
 800179e:	2200      	movs	r2, #0
 80017a0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_I2C3_Init+0x50>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80017a8:	4804      	ldr	r0, [pc, #16]	; (80017bc <MX_I2C3_Init+0x50>)
 80017aa:	f003 fb7d 	bl	8004ea8 <HAL_I2C_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80017b4:	f001 fbe0 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	20000228 	.word	0x20000228
 80017c0:	40005c00 	.word	0x40005c00
 80017c4:	000186a0 	.word	0x000186a0

080017c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017cc:	4b17      	ldr	r3, [pc, #92]	; (800182c <MX_SPI1_Init+0x64>)
 80017ce:	4a18      	ldr	r2, [pc, #96]	; (8001830 <MX_SPI1_Init+0x68>)
 80017d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017d2:	4b16      	ldr	r3, [pc, #88]	; (800182c <MX_SPI1_Init+0x64>)
 80017d4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <MX_SPI1_Init+0x64>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017e0:	4b12      	ldr	r3, [pc, #72]	; (800182c <MX_SPI1_Init+0x64>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_SPI1_Init+0x64>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <MX_SPI1_Init+0x64>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_SPI1_Init+0x64>)
 80017f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017f8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_SPI1_Init+0x64>)
 80017fc:	2220      	movs	r2, #32
 80017fe:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001800:	4b0a      	ldr	r3, [pc, #40]	; (800182c <MX_SPI1_Init+0x64>)
 8001802:	2200      	movs	r2, #0
 8001804:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_SPI1_Init+0x64>)
 8001808:	2200      	movs	r2, #0
 800180a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800180c:	4b07      	ldr	r3, [pc, #28]	; (800182c <MX_SPI1_Init+0x64>)
 800180e:	2200      	movs	r2, #0
 8001810:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_SPI1_Init+0x64>)
 8001814:	220a      	movs	r2, #10
 8001816:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001818:	4804      	ldr	r0, [pc, #16]	; (800182c <MX_SPI1_Init+0x64>)
 800181a:	f005 fa9d 	bl	8006d58 <HAL_SPI_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001824:	f001 fba8 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000594 	.word	0x20000594
 8001830:	40013000 	.word	0x40013000

08001834 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001838:	4b17      	ldr	r3, [pc, #92]	; (8001898 <MX_SPI2_Init+0x64>)
 800183a:	4a18      	ldr	r2, [pc, #96]	; (800189c <MX_SPI2_Init+0x68>)
 800183c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800183e:	4b16      	ldr	r3, [pc, #88]	; (8001898 <MX_SPI2_Init+0x64>)
 8001840:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001844:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <MX_SPI2_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800184c:	4b12      	ldr	r3, [pc, #72]	; (8001898 <MX_SPI2_Init+0x64>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001852:	4b11      	ldr	r3, [pc, #68]	; (8001898 <MX_SPI2_Init+0x64>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001858:	4b0f      	ldr	r3, [pc, #60]	; (8001898 <MX_SPI2_Init+0x64>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800185e:	4b0e      	ldr	r3, [pc, #56]	; (8001898 <MX_SPI2_Init+0x64>)
 8001860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001864:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001866:	4b0c      	ldr	r3, [pc, #48]	; (8001898 <MX_SPI2_Init+0x64>)
 8001868:	2218      	movs	r2, #24
 800186a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800186c:	4b0a      	ldr	r3, [pc, #40]	; (8001898 <MX_SPI2_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001872:	4b09      	ldr	r3, [pc, #36]	; (8001898 <MX_SPI2_Init+0x64>)
 8001874:	2200      	movs	r2, #0
 8001876:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	; (8001898 <MX_SPI2_Init+0x64>)
 800187a:	2200      	movs	r2, #0
 800187c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <MX_SPI2_Init+0x64>)
 8001880:	220a      	movs	r2, #10
 8001882:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	; (8001898 <MX_SPI2_Init+0x64>)
 8001886:	f005 fa67 	bl	8006d58 <HAL_SPI_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001890:	f001 fb72 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	2000027c 	.word	0x2000027c
 800189c:	40003800 	.word	0x40003800

080018a0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80018a4:	4b17      	ldr	r3, [pc, #92]	; (8001904 <MX_SPI3_Init+0x64>)
 80018a6:	4a18      	ldr	r2, [pc, #96]	; (8001908 <MX_SPI3_Init+0x68>)
 80018a8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80018aa:	4b16      	ldr	r3, [pc, #88]	; (8001904 <MX_SPI3_Init+0x64>)
 80018ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018b0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80018b2:	4b14      	ldr	r3, [pc, #80]	; (8001904 <MX_SPI3_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80018b8:	4b12      	ldr	r3, [pc, #72]	; (8001904 <MX_SPI3_Init+0x64>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018be:	4b11      	ldr	r3, [pc, #68]	; (8001904 <MX_SPI3_Init+0x64>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018c4:	4b0f      	ldr	r3, [pc, #60]	; (8001904 <MX_SPI3_Init+0x64>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80018ca:	4b0e      	ldr	r3, [pc, #56]	; (8001904 <MX_SPI3_Init+0x64>)
 80018cc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80018d0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018d2:	4b0c      	ldr	r3, [pc, #48]	; (8001904 <MX_SPI3_Init+0x64>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <MX_SPI3_Init+0x64>)
 80018da:	2200      	movs	r2, #0
 80018dc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <MX_SPI3_Init+0x64>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018e4:	4b07      	ldr	r3, [pc, #28]	; (8001904 <MX_SPI3_Init+0x64>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <MX_SPI3_Init+0x64>)
 80018ec:	220a      	movs	r2, #10
 80018ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018f0:	4804      	ldr	r0, [pc, #16]	; (8001904 <MX_SPI3_Init+0x64>)
 80018f2:	f005 fa31 	bl	8006d58 <HAL_SPI_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80018fc:	f001 fb3c 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20000454 	.word	0x20000454
 8001908:	40003c00 	.word	0x40003c00

0800190c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001912:	f107 0308 	add.w	r3, r7, #8
 8001916:	2200      	movs	r2, #0
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	609a      	str	r2, [r3, #8]
 800191e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001920:	463b      	mov	r3, r7
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001928:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <MX_TIM2_Init+0x94>)
 800192a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800192e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 500-1;
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <MX_TIM2_Init+0x94>)
 8001932:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001936:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001938:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <MX_TIM2_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 800193e:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <MX_TIM2_Init+0x94>)
 8001940:	2259      	movs	r2, #89	; 0x59
 8001942:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001944:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <MX_TIM2_Init+0x94>)
 8001946:	2200      	movs	r2, #0
 8001948:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800194a:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <MX_TIM2_Init+0x94>)
 800194c:	2280      	movs	r2, #128	; 0x80
 800194e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001950:	4813      	ldr	r0, [pc, #76]	; (80019a0 <MX_TIM2_Init+0x94>)
 8001952:	f006 f8d1 	bl	8007af8 <HAL_TIM_Base_Init>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800195c:	f001 fb0c 	bl	8002f78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001964:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	4619      	mov	r1, r3
 800196c:	480c      	ldr	r0, [pc, #48]	; (80019a0 <MX_TIM2_Init+0x94>)
 800196e:	f007 f979 	bl	8008c64 <HAL_TIM_ConfigClockSource>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001978:	f001 fafe 	bl	8002f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800197c:	2300      	movs	r3, #0
 800197e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001984:	463b      	mov	r3, r7
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <MX_TIM2_Init+0x94>)
 800198a:	f008 f90b 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001994:	f001 faf0 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	3718      	adds	r7, #24
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200005ec 	.word	0x200005ec

080019a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019aa:	f107 0320 	add.w	r3, r7, #32
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	2200      	movs	r2, #0
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	605a      	str	r2, [r3, #4]
 80019bc:	609a      	str	r2, [r3, #8]
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	611a      	str	r2, [r3, #16]
 80019c2:	615a      	str	r2, [r3, #20]
 80019c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019c6:	4b22      	ldr	r3, [pc, #136]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019c8:	4a22      	ldr	r2, [pc, #136]	; (8001a54 <MX_TIM3_Init+0xb0>)
 80019ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80019cc:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d2:	4b1f      	ldr	r3, [pc, #124]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80019d8:	4b1d      	ldr	r3, [pc, #116]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e0:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019e6:	4b1a      	ldr	r3, [pc, #104]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019ec:	4818      	ldr	r0, [pc, #96]	; (8001a50 <MX_TIM3_Init+0xac>)
 80019ee:	f006 fa39 	bl	8007e64 <HAL_TIM_PWM_Init>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80019f8:	f001 fabe 	bl	8002f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fc:	2300      	movs	r3, #0
 80019fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a04:	f107 0320 	add.w	r3, r7, #32
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4811      	ldr	r0, [pc, #68]	; (8001a50 <MX_TIM3_Init+0xac>)
 8001a0c:	f008 f8ca 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001a16:	f001 faaf 	bl	8002f78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a1a:	2360      	movs	r3, #96	; 0x60
 8001a1c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a22:	2300      	movs	r3, #0
 8001a24:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a26:	2300      	movs	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a2a:	1d3b      	adds	r3, r7, #4
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4807      	ldr	r0, [pc, #28]	; (8001a50 <MX_TIM3_Init+0xac>)
 8001a32:	f006 ff3f 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001a3c:	f001 fa9c 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a40:	4803      	ldr	r0, [pc, #12]	; (8001a50 <MX_TIM3_Init+0xac>)
 8001a42:	f001 fdf1 	bl	8003628 <HAL_TIM_MspPostInit>

}
 8001a46:	bf00      	nop
 8001a48:	3728      	adds	r7, #40	; 0x28
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	2000040c 	.word	0x2000040c
 8001a54:	40000400 	.word	0x40000400

08001a58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b08c      	sub	sp, #48	; 0x30
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a5e:	f107 030c 	add.w	r3, r7, #12
 8001a62:	2224      	movs	r2, #36	; 0x24
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f00e fe28 	bl	80106bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	1d3b      	adds	r3, r7, #4
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a74:	4b20      	ldr	r3, [pc, #128]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a76:	4a21      	ldr	r2, [pc, #132]	; (8001afc <MX_TIM4_Init+0xa4>)
 8001a78:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001a7a:	4b1f      	ldr	r3, [pc, #124]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a80:	4b1d      	ldr	r3, [pc, #116]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001a86:	4b1c      	ldr	r3, [pc, #112]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a8c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8e:	4b1a      	ldr	r3, [pc, #104]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a94:	4b18      	ldr	r3, [pc, #96]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001a96:	2280      	movs	r2, #128	; 0x80
 8001a98:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001aba:	2300      	movs	r3, #0
 8001abc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001abe:	f107 030c 	add.w	r3, r7, #12
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	480c      	ldr	r0, [pc, #48]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001ac6:	f006 fc45 	bl	8008354 <HAL_TIM_Encoder_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001ad0:	f001 fa52 	bl	8002f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4805      	ldr	r0, [pc, #20]	; (8001af8 <MX_TIM4_Init+0xa0>)
 8001ae2:	f008 f85f 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001aec:	f001 fa44 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	3730      	adds	r7, #48	; 0x30
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	2000031c 	.word	0x2000031c
 8001afc:	40000800 	.word	0x40000800

08001b00 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b096      	sub	sp, #88	; 0x58
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b06:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
 8001b2c:	611a      	str	r2, [r3, #16]
 8001b2e:	615a      	str	r2, [r3, #20]
 8001b30:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b32:	1d3b      	adds	r3, r7, #4
 8001b34:	2220      	movs	r2, #32
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f00e fdbf 	bl	80106bc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b3e:	4b44      	ldr	r3, [pc, #272]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b40:	4a44      	ldr	r2, [pc, #272]	; (8001c54 <MX_TIM8_Init+0x154>)
 8001b42:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001b44:	4b42      	ldr	r3, [pc, #264]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001b4a:	4b41      	ldr	r3, [pc, #260]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b4c:	2260      	movs	r2, #96	; 0x60
 8001b4e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001b50:	4b3f      	ldr	r3, [pc, #252]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b56:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b58:	4b3d      	ldr	r3, [pc, #244]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001b5e:	4b3c      	ldr	r3, [pc, #240]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b64:	4b3a      	ldr	r3, [pc, #232]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b6a:	4839      	ldr	r0, [pc, #228]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b6c:	f005 ffc4 	bl	8007af8 <HAL_TIM_Base_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001b76:	f001 f9ff 	bl	8002f78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001b80:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b84:	4619      	mov	r1, r3
 8001b86:	4832      	ldr	r0, [pc, #200]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b88:	f007 f86c 	bl	8008c64 <HAL_TIM_ConfigClockSource>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001b92:	f001 f9f1 	bl	8002f78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001b96:	482e      	ldr	r0, [pc, #184]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001b98:	f006 f964 	bl	8007e64 <HAL_TIM_PWM_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001ba2:	f001 f9e9 	bl	8002f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001bae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4826      	ldr	r0, [pc, #152]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001bb6:	f007 fff5 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001bc0:	f001 f9da 	bl	8002f78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc4:	2360      	movs	r3, #96	; 0x60
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be4:	2204      	movs	r2, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	4819      	ldr	r0, [pc, #100]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001bea:	f006 fe63 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001bf4:	f001 f9c0 	bl	8002f78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfc:	2208      	movs	r2, #8
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4813      	ldr	r0, [pc, #76]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001c02:	f006 fe57 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001c0c:	f001 f9b4 	bl	8002f78 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c10:	2300      	movs	r3, #0
 8001c12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	4619      	mov	r1, r3
 8001c32:	4807      	ldr	r0, [pc, #28]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001c34:	f008 f894 	bl	8009d60 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8001c3e:	f001 f99b 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

	//Itt kell megivni a DC_MOTOR_Init() -et
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001c42:	4803      	ldr	r0, [pc, #12]	; (8001c50 <MX_TIM8_Init+0x150>)
 8001c44:	f001 fcf0 	bl	8003628 <HAL_TIM_MspPostInit>

}
 8001c48:	bf00      	nop
 8001c4a:	3758      	adds	r7, #88	; 0x58
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	200002d4 	.word	0x200002d4
 8001c54:	40010400 	.word	0x40010400

08001c58 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08c      	sub	sp, #48	; 0x30
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c5e:	f107 0320 	add.w	r3, r7, #32
 8001c62:	2200      	movs	r2, #0
 8001c64:	601a      	str	r2, [r3, #0]
 8001c66:	605a      	str	r2, [r3, #4]
 8001c68:	609a      	str	r2, [r3, #8]
 8001c6a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c6c:	1d3b      	adds	r3, r7, #4
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	605a      	str	r2, [r3, #4]
 8001c74:	609a      	str	r2, [r3, #8]
 8001c76:	60da      	str	r2, [r3, #12]
 8001c78:	611a      	str	r2, [r3, #16]
 8001c7a:	615a      	str	r2, [r3, #20]
 8001c7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001c7e:	4b2c      	ldr	r3, [pc, #176]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001c80:	4a2c      	ldr	r2, [pc, #176]	; (8001d34 <MX_TIM12_Init+0xdc>)
 8001c82:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 19;
 8001c84:	4b2a      	ldr	r3, [pc, #168]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001c86:	2213      	movs	r2, #19
 8001c88:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8a:	4b29      	ldr	r3, [pc, #164]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 44999;
 8001c90:	4b27      	ldr	r3, [pc, #156]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001c92:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8001c96:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c98:	4b25      	ldr	r3, [pc, #148]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c9e:	4b24      	ldr	r3, [pc, #144]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001ca0:	2280      	movs	r2, #128	; 0x80
 8001ca2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001ca4:	4822      	ldr	r0, [pc, #136]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001ca6:	f005 ff27 	bl	8007af8 <HAL_TIM_Base_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001cb0:	f001 f962 	bl	8002f78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cb8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001cba:	f107 0320 	add.w	r3, r7, #32
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	481b      	ldr	r0, [pc, #108]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001cc2:	f006 ffcf 	bl	8008c64 <HAL_TIM_ConfigClockSource>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001ccc:	f001 f954 	bl	8002f78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001cd0:	4817      	ldr	r0, [pc, #92]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001cd2:	f006 f8c7 	bl	8007e64 <HAL_TIM_PWM_Init>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001cdc:	f001 f94c 	bl	8002f78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ce0:	2360      	movs	r3, #96	; 0x60
 8001ce2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480e      	ldr	r0, [pc, #56]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001cf8:	f006 fddc 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001d02:	f001 f939 	bl	8002f78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d06:	1d3b      	adds	r3, r7, #4
 8001d08:	2204      	movs	r2, #4
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4808      	ldr	r0, [pc, #32]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001d0e:	f006 fdd1 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8001d18:	f001 f92e 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */
	HAL_TIM_Base_Start_IT(&htim12);
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001d1e:	f005 ffdb 	bl	8007cd8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001d22:	4803      	ldr	r0, [pc, #12]	; (8001d30 <MX_TIM12_Init+0xd8>)
 8001d24:	f001 fc80 	bl	8003628 <HAL_TIM_MspPostInit>

}
 8001d28:	bf00      	nop
 8001d2a:	3730      	adds	r7, #48	; 0x30
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000678 	.word	0x20000678
 8001d34:	40001800 	.word	0x40001800

08001d38 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d3e:	4a12      	ldr	r2, [pc, #72]	; (8001d88 <MX_UART4_Init+0x50>)
 8001d40:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001d42:	4b10      	ldr	r3, [pc, #64]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d44:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001d48:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4a:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001d50:	4b0c      	ldr	r3, [pc, #48]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001d56:	4b0b      	ldr	r3, [pc, #44]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001d5c:	4b09      	ldr	r3, [pc, #36]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d5e:	220c      	movs	r2, #12
 8001d60:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d62:	4b08      	ldr	r3, [pc, #32]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001d6e:	4805      	ldr	r0, [pc, #20]	; (8001d84 <MX_UART4_Init+0x4c>)
 8001d70:	f008 f8d6 	bl	8009f20 <HAL_UART_Init>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001d7a:	f001 f8fd 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000550 	.word	0x20000550
 8001d88:	40004c00 	.word	0x40004c00

08001d8c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001d92:	4a12      	ldr	r2, [pc, #72]	; (8001ddc <MX_USART1_UART_Init+0x50>)
 8001d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d96:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001d98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001da4:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001db0:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001db2:	2204      	movs	r2, #4
 8001db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db6:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dc2:	4805      	ldr	r0, [pc, #20]	; (8001dd8 <MX_USART1_UART_Init+0x4c>)
 8001dc4:	f008 f8ac 	bl	8009f20 <HAL_UART_Init>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001dce:	f001 f8d3 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000050c 	.word	0x2000050c
 8001ddc:	40011000 	.word	0x40011000

08001de0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001de4:	4b11      	ldr	r3, [pc, #68]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001de6:	4a12      	ldr	r2, [pc, #72]	; (8001e30 <MX_USART2_UART_Init+0x50>)
 8001de8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001dea:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001dec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001df0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001dfe:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e04:	4b09      	ldr	r3, [pc, #36]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001e06:	220c      	movs	r2, #12
 8001e08:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e0a:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e10:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e16:	4805      	ldr	r0, [pc, #20]	; (8001e2c <MX_USART2_UART_Init+0x4c>)
 8001e18:	f008 f882 	bl	8009f20 <HAL_UART_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e22:	f001 f8a9 	bl	8002f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000634 	.word	0x20000634
 8001e30:	40004400 	.word	0x40004400

08001e34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	; (8001e70 <MX_DMA_Init+0x3c>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	4a0b      	ldr	r2, [pc, #44]	; (8001e70 <MX_DMA_Init+0x3c>)
 8001e44:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e48:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4a:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <MX_DMA_Init+0x3c>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001e56:	2200      	movs	r2, #0
 8001e58:	2100      	movs	r1, #0
 8001e5a:	2010      	movs	r0, #16
 8001e5c:	f001 ff7c 	bl	8003d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001e60:	2010      	movs	r0, #16
 8001e62:	f001 ffa5 	bl	8003db0 <HAL_NVIC_EnableIRQ>

}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800

08001e74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7a:	f107 0314 	add.w	r3, r7, #20
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
 8001e88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	4b59      	ldr	r3, [pc, #356]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	4a58      	ldr	r2, [pc, #352]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001e94:	f043 0304 	orr.w	r3, r3, #4
 8001e98:	6313      	str	r3, [r2, #48]	; 0x30
 8001e9a:	4b56      	ldr	r3, [pc, #344]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	4b52      	ldr	r3, [pc, #328]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a51      	ldr	r2, [pc, #324]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b4f      	ldr	r3, [pc, #316]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	4b4b      	ldr	r3, [pc, #300]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a4a      	ldr	r2, [pc, #296]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ecc:	f043 0301 	orr.w	r3, r3, #1
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b48      	ldr	r3, [pc, #288]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ede:	2300      	movs	r3, #0
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	4b44      	ldr	r3, [pc, #272]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	4a43      	ldr	r2, [pc, #268]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ee8:	f043 0302 	orr.w	r3, r3, #2
 8001eec:	6313      	str	r3, [r2, #48]	; 0x30
 8001eee:	4b41      	ldr	r3, [pc, #260]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	607b      	str	r3, [r7, #4]
 8001ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001efa:	2300      	movs	r3, #0
 8001efc:	603b      	str	r3, [r7, #0]
 8001efe:	4b3d      	ldr	r3, [pc, #244]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	4a3c      	ldr	r2, [pc, #240]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001f04:	f043 0308 	orr.w	r3, r3, #8
 8001f08:	6313      	str	r3, [r2, #48]	; 0x30
 8001f0a:	4b3a      	ldr	r3, [pc, #232]	; (8001ff4 <MX_GPIO_Init+0x180>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	f003 0308 	and.w	r3, r3, #8
 8001f12:	603b      	str	r3, [r7, #0]
 8001f14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001f16:	2200      	movs	r2, #0
 8001f18:	213d      	movs	r1, #61	; 0x3d
 8001f1a:	4837      	ldr	r0, [pc, #220]	; (8001ff8 <MX_GPIO_Init+0x184>)
 8001f1c:	f002 ff7a 	bl	8004e14 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001f20:	2200      	movs	r2, #0
 8001f22:	f641 0102 	movw	r1, #6146	; 0x1802
 8001f26:	4835      	ldr	r0, [pc, #212]	; (8001ffc <MX_GPIO_Init+0x188>)
 8001f28:	f002 ff74 	bl	8004e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5, GPIO_PIN_RESET);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f241 0126 	movw	r1, #4134	; 0x1026
 8001f32:	4833      	ldr	r0, [pc, #204]	; (8002000 <MX_GPIO_Init+0x18c>)
 8001f34:	f002 ff6e 	bl	8004e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f3e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	482a      	ldr	r0, [pc, #168]	; (8001ff8 <MX_GPIO_Init+0x184>)
 8001f50:	f002 fc3c 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8001f54:	233d      	movs	r3, #61	; 0x3d
 8001f56:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f58:	2301      	movs	r3, #1
 8001f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4823      	ldr	r0, [pc, #140]	; (8001ff8 <MX_GPIO_Init+0x184>)
 8001f6c:	f002 fc2e 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001f70:	f641 0302 	movw	r3, #6146	; 0x1802
 8001f74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f76:	2301      	movs	r3, #1
 8001f78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4619      	mov	r1, r3
 8001f88:	481c      	ldr	r0, [pc, #112]	; (8001ffc <MX_GPIO_Init+0x188>)
 8001f8a:	f002 fc1f 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f8e:	2310      	movs	r3, #16
 8001f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f9a:	f107 0314 	add.w	r3, r7, #20
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4816      	ldr	r0, [pc, #88]	; (8001ffc <MX_GPIO_Init+0x188>)
 8001fa2:	f002 fc13 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5;
 8001fa6:	f241 0326 	movw	r3, #4134	; 0x1026
 8001faa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4810      	ldr	r0, [pc, #64]	; (8002000 <MX_GPIO_Init+0x18c>)
 8001fc0:	f002 fc04 	bl	80047cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fc4:	2304      	movs	r3, #4
 8001fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	480b      	ldr	r0, [pc, #44]	; (8002004 <MX_GPIO_Init+0x190>)
 8001fd8:	f002 fbf8 	bl	80047cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 1);
 8001fdc:	2201      	movs	r2, #1
 8001fde:	2100      	movs	r1, #0
 8001fe0:	2028      	movs	r0, #40	; 0x28
 8001fe2:	f001 feb9 	bl	8003d58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fe6:	2028      	movs	r0, #40	; 0x28
 8001fe8:	f001 fee2 	bl	8003db0 <HAL_NVIC_EnableIRQ>

}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	; 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40023800 	.word	0x40023800
 8001ff8:	40020800 	.word	0x40020800
 8001ffc:	40020000 	.word	0x40020000
 8002000:	40020400 	.word	0x40020400
 8002004:	40020c00 	.word	0x40020c00

08002008 <Vonalszenzor_Init>:

/* USER CODE BEGIN 4 */
static void Vonalszenzor_Init(void) {
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);	// PCB2: Von_OE1  0
 800200c:	2200      	movs	r2, #0
 800200e:	2104      	movs	r1, #4
 8002010:	4804      	ldr	r0, [pc, #16]	; (8002024 <Vonalszenzor_Init+0x1c>)
 8002012:	f002 feff 	bl	8004e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);	// PCB2: Von_OE2  0
 8002016:	2200      	movs	r2, #0
 8002018:	2120      	movs	r1, #32
 800201a:	4803      	ldr	r0, [pc, #12]	; (8002028 <Vonalszenzor_Init+0x20>)
 800201c:	f002 fefa 	bl	8004e14 <HAL_GPIO_WritePin>
}
 8002020:	bf00      	nop
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40020400 	.word	0x40020400
 8002028:	40020800 	.word	0x40020800

0800202c <Vonalszenzor_operal>:

static void Vonalszenzor_operal(uint8_t* teljes_kiolvasott_h, uint8_t* teljes_kiolvasott_e) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002036:	48be      	ldr	r0, [pc, #760]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002038:	f000 fc46 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	uint8_t eredmeny_16bit_temp[2] = {0b1110000, 0b00000000};
 800203c:	2370      	movs	r3, #112	; 0x70
 800203e:	81bb      	strh	r3, [r7, #12]
	//hatso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1h);
 8002040:	48bc      	ldr	r0, [pc, #752]	; (8002334 <Vonalszenzor_operal+0x308>)
 8002042:	f000 fc41 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002046:	4bbc      	ldr	r3, [pc, #752]	; (8002338 <Vonalszenzor_operal+0x30c>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	f107 020c 	add.w	r2, r7, #12
 800204e:	4611      	mov	r1, r2
 8002050:	4618      	mov	r0, r3
 8002052:	f000 fc99 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[32] = (uint8_t) eredmeny_16bit_temp[0] - 5;
 8002056:	7b3a      	ldrb	r2, [r7, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3320      	adds	r3, #32
 800205c:	3a05      	subs	r2, #5
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002062:	4bb6      	ldr	r3, [pc, #728]	; (800233c <Vonalszenzor_operal+0x310>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	f107 020c 	add.w	r2, r7, #12
 800206a:	4611      	mov	r1, r2
 800206c:	4618      	mov	r0, r3
 800206e:	f000 fc8b 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[28] = (uint8_t) eredmeny_16bit_temp[0] - 2;
 8002072:	7b3a      	ldrb	r2, [r7, #12]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	331c      	adds	r3, #28
 8002078:	3a02      	subs	r2, #2
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800207e:	48ac      	ldr	r0, [pc, #688]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002080:	f000 fc22 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2h);
 8002084:	48ae      	ldr	r0, [pc, #696]	; (8002340 <Vonalszenzor_operal+0x314>)
 8002086:	f000 fc1f 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 800208a:	4bab      	ldr	r3, [pc, #684]	; (8002338 <Vonalszenzor_operal+0x30c>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	f107 020c 	add.w	r2, r7, #12
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fc77 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[24] = (uint8_t) eredmeny_16bit_temp[0];
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	3318      	adds	r3, #24
 800209e:	7b3a      	ldrb	r2, [r7, #12]
 80020a0:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80020a2:	4ba6      	ldr	r3, [pc, #664]	; (800233c <Vonalszenzor_operal+0x310>)
 80020a4:	781b      	ldrb	r3, [r3, #0]
 80020a6:	f107 020c 	add.w	r2, r7, #12
 80020aa:	4611      	mov	r1, r2
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 fc6b 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[20] = (uint8_t) eredmeny_16bit_temp[0];
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3314      	adds	r3, #20
 80020b6:	7b3a      	ldrb	r2, [r7, #12]
 80020b8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80020ba:	489d      	ldr	r0, [pc, #628]	; (8002330 <Vonalszenzor_operal+0x304>)
 80020bc:	f000 fc04 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3h);
 80020c0:	48a0      	ldr	r0, [pc, #640]	; (8002344 <Vonalszenzor_operal+0x318>)
 80020c2:	f000 fc01 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80020c6:	4b9c      	ldr	r3, [pc, #624]	; (8002338 <Vonalszenzor_operal+0x30c>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	f107 020c 	add.w	r2, r7, #12
 80020ce:	4611      	mov	r1, r2
 80020d0:	4618      	mov	r0, r3
 80020d2:	f000 fc59 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[16] = (uint8_t) eredmeny_16bit_temp[0];
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	3310      	adds	r3, #16
 80020da:	7b3a      	ldrb	r2, [r7, #12]
 80020dc:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80020de:	4b97      	ldr	r3, [pc, #604]	; (800233c <Vonalszenzor_operal+0x310>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	f107 020c 	add.w	r2, r7, #12
 80020e6:	4611      	mov	r1, r2
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 fc4d 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[12] = (uint8_t) eredmeny_16bit_temp[0];
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	330c      	adds	r3, #12
 80020f2:	7b3a      	ldrb	r2, [r7, #12]
 80020f4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80020f6:	488e      	ldr	r0, [pc, #568]	; (8002330 <Vonalszenzor_operal+0x304>)
 80020f8:	f000 fbe6 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4h);
 80020fc:	4892      	ldr	r0, [pc, #584]	; (8002348 <Vonalszenzor_operal+0x31c>)
 80020fe:	f000 fbe3 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002102:	4b8d      	ldr	r3, [pc, #564]	; (8002338 <Vonalszenzor_operal+0x30c>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	f107 020c 	add.w	r2, r7, #12
 800210a:	4611      	mov	r1, r2
 800210c:	4618      	mov	r0, r3
 800210e:	f000 fc3b 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[8] = (uint8_t) eredmeny_16bit_temp[0];
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	3308      	adds	r3, #8
 8002116:	7b3a      	ldrb	r2, [r7, #12]
 8002118:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 800211a:	4b88      	ldr	r3, [pc, #544]	; (800233c <Vonalszenzor_operal+0x310>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	f107 020c 	add.w	r2, r7, #12
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fc2f 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[4] = (uint8_t) eredmeny_16bit_temp[0];
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3304      	adds	r3, #4
 800212e:	7b3a      	ldrb	r2, [r7, #12]
 8002130:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002132:	487f      	ldr	r0, [pc, #508]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002134:	f000 fbc8 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1h);
 8002138:	4884      	ldr	r0, [pc, #528]	; (800234c <Vonalszenzor_operal+0x320>)
 800213a:	f000 fbc5 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800213e:	4b84      	ldr	r3, [pc, #528]	; (8002350 <Vonalszenzor_operal+0x324>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	f107 020c 	add.w	r2, r7, #12
 8002146:	4611      	mov	r1, r2
 8002148:	4618      	mov	r0, r3
 800214a:	f000 fc1d 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[31] = (uint8_t) eredmeny_16bit_temp[0];
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	331f      	adds	r3, #31
 8002152:	7b3a      	ldrb	r2, [r7, #12]
 8002154:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002156:	4b7f      	ldr	r3, [pc, #508]	; (8002354 <Vonalszenzor_operal+0x328>)
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	f107 020c 	add.w	r2, r7, #12
 800215e:	4611      	mov	r1, r2
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fc11 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[27] = (uint8_t) eredmeny_16bit_temp[0];
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	331b      	adds	r3, #27
 800216a:	7b3a      	ldrb	r2, [r7, #12]
 800216c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800216e:	4870      	ldr	r0, [pc, #448]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002170:	f000 fbaa 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2h);
 8002174:	4878      	ldr	r0, [pc, #480]	; (8002358 <Vonalszenzor_operal+0x32c>)
 8002176:	f000 fba7 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800217a:	4b75      	ldr	r3, [pc, #468]	; (8002350 <Vonalszenzor_operal+0x324>)
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	f107 020c 	add.w	r2, r7, #12
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f000 fbff 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[23] = (uint8_t) eredmeny_16bit_temp[0];
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3317      	adds	r3, #23
 800218e:	7b3a      	ldrb	r2, [r7, #12]
 8002190:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002192:	4b70      	ldr	r3, [pc, #448]	; (8002354 <Vonalszenzor_operal+0x328>)
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	f107 020c 	add.w	r2, r7, #12
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f000 fbf3 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[19] = (uint8_t) eredmeny_16bit_temp[0];
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3313      	adds	r3, #19
 80021a6:	7b3a      	ldrb	r2, [r7, #12]
 80021a8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80021aa:	4861      	ldr	r0, [pc, #388]	; (8002330 <Vonalszenzor_operal+0x304>)
 80021ac:	f000 fb8c 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3h);
 80021b0:	486a      	ldr	r0, [pc, #424]	; (800235c <Vonalszenzor_operal+0x330>)
 80021b2:	f000 fb89 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80021b6:	4b66      	ldr	r3, [pc, #408]	; (8002350 <Vonalszenzor_operal+0x324>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	f107 020c 	add.w	r2, r7, #12
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f000 fbe1 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[15] = (uint8_t) eredmeny_16bit_temp[0];
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	330f      	adds	r3, #15
 80021ca:	7b3a      	ldrb	r2, [r7, #12]
 80021cc:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80021ce:	4b61      	ldr	r3, [pc, #388]	; (8002354 <Vonalszenzor_operal+0x328>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	f107 020c 	add.w	r2, r7, #12
 80021d6:	4611      	mov	r1, r2
 80021d8:	4618      	mov	r0, r3
 80021da:	f000 fbd5 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[11] = (uint8_t) eredmeny_16bit_temp[0];
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	330b      	adds	r3, #11
 80021e2:	7b3a      	ldrb	r2, [r7, #12]
 80021e4:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80021e6:	4852      	ldr	r0, [pc, #328]	; (8002330 <Vonalszenzor_operal+0x304>)
 80021e8:	f000 fb6e 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4h);
 80021ec:	485c      	ldr	r0, [pc, #368]	; (8002360 <Vonalszenzor_operal+0x334>)
 80021ee:	f000 fb6b 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80021f2:	4b57      	ldr	r3, [pc, #348]	; (8002350 <Vonalszenzor_operal+0x324>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	f107 020c 	add.w	r2, r7, #12
 80021fa:	4611      	mov	r1, r2
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fbc3 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[7] = (uint8_t) eredmeny_16bit_temp[0];
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3307      	adds	r3, #7
 8002206:	7b3a      	ldrb	r2, [r7, #12]
 8002208:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 800220a:	4b52      	ldr	r3, [pc, #328]	; (8002354 <Vonalszenzor_operal+0x328>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	f107 020c 	add.w	r2, r7, #12
 8002212:	4611      	mov	r1, r2
 8002214:	4618      	mov	r0, r3
 8002216:	f000 fbb7 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[3] = (uint8_t) eredmeny_16bit_temp[0];
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3303      	adds	r3, #3
 800221e:	7b3a      	ldrb	r2, [r7, #12]
 8002220:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002222:	4843      	ldr	r0, [pc, #268]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002224:	f000 fb50 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1h);
 8002228:	484e      	ldr	r0, [pc, #312]	; (8002364 <Vonalszenzor_operal+0x338>)
 800222a:	f000 fb4d 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800222e:	4b4e      	ldr	r3, [pc, #312]	; (8002368 <Vonalszenzor_operal+0x33c>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	f107 020c 	add.w	r2, r7, #12
 8002236:	4611      	mov	r1, r2
 8002238:	4618      	mov	r0, r3
 800223a:	f000 fba5 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[30] = (uint8_t) eredmeny_16bit_temp[0];
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	331e      	adds	r3, #30
 8002242:	7b3a      	ldrb	r2, [r7, #12]
 8002244:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002246:	4b49      	ldr	r3, [pc, #292]	; (800236c <Vonalszenzor_operal+0x340>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	f107 020c 	add.w	r2, r7, #12
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fb99 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[26] = (uint8_t) eredmeny_16bit_temp[0] + 1;
 8002256:	7b3a      	ldrb	r2, [r7, #12]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	331a      	adds	r3, #26
 800225c:	3201      	adds	r2, #1
 800225e:	b2d2      	uxtb	r2, r2
 8002260:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002262:	4833      	ldr	r0, [pc, #204]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002264:	f000 fb30 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2h);
 8002268:	4841      	ldr	r0, [pc, #260]	; (8002370 <Vonalszenzor_operal+0x344>)
 800226a:	f000 fb2d 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 800226e:	4b3e      	ldr	r3, [pc, #248]	; (8002368 <Vonalszenzor_operal+0x33c>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	f107 020c 	add.w	r2, r7, #12
 8002276:	4611      	mov	r1, r2
 8002278:	4618      	mov	r0, r3
 800227a:	f000 fb85 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[22] = (uint8_t) eredmeny_16bit_temp[0];
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3316      	adds	r3, #22
 8002282:	7b3a      	ldrb	r2, [r7, #12]
 8002284:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002286:	4b39      	ldr	r3, [pc, #228]	; (800236c <Vonalszenzor_operal+0x340>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	f107 020c 	add.w	r2, r7, #12
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fb79 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[18] = (uint8_t) eredmeny_16bit_temp[0];
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3312      	adds	r3, #18
 800229a:	7b3a      	ldrb	r2, [r7, #12]
 800229c:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800229e:	4824      	ldr	r0, [pc, #144]	; (8002330 <Vonalszenzor_operal+0x304>)
 80022a0:	f000 fb12 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3h);
 80022a4:	4833      	ldr	r0, [pc, #204]	; (8002374 <Vonalszenzor_operal+0x348>)
 80022a6:	f000 fb0f 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80022aa:	4b2f      	ldr	r3, [pc, #188]	; (8002368 <Vonalszenzor_operal+0x33c>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	f107 020c 	add.w	r2, r7, #12
 80022b2:	4611      	mov	r1, r2
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 fb67 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[14] = (uint8_t) eredmeny_16bit_temp[0];
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	330e      	adds	r3, #14
 80022be:	7b3a      	ldrb	r2, [r7, #12]
 80022c0:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80022c2:	4b2a      	ldr	r3, [pc, #168]	; (800236c <Vonalszenzor_operal+0x340>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	f107 020c 	add.w	r2, r7, #12
 80022ca:	4611      	mov	r1, r2
 80022cc:	4618      	mov	r0, r3
 80022ce:	f000 fb5b 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[10] = (uint8_t) eredmeny_16bit_temp[0];
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	330a      	adds	r3, #10
 80022d6:	7b3a      	ldrb	r2, [r7, #12]
 80022d8:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80022da:	4815      	ldr	r0, [pc, #84]	; (8002330 <Vonalszenzor_operal+0x304>)
 80022dc:	f000 faf4 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4h);
 80022e0:	4825      	ldr	r0, [pc, #148]	; (8002378 <Vonalszenzor_operal+0x34c>)
 80022e2:	f000 faf1 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80022e6:	4b20      	ldr	r3, [pc, #128]	; (8002368 <Vonalszenzor_operal+0x33c>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	f107 020c 	add.w	r2, r7, #12
 80022ee:	4611      	mov	r1, r2
 80022f0:	4618      	mov	r0, r3
 80022f2:	f000 fb49 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[6] = (uint8_t) eredmeny_16bit_temp[0];
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3306      	adds	r3, #6
 80022fa:	7b3a      	ldrb	r2, [r7, #12]
 80022fc:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 80022fe:	4b1b      	ldr	r3, [pc, #108]	; (800236c <Vonalszenzor_operal+0x340>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	f107 020c 	add.w	r2, r7, #12
 8002306:	4611      	mov	r1, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f000 fb3d 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[2] = (uint8_t) eredmeny_16bit_temp[0];
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3302      	adds	r3, #2
 8002312:	7b3a      	ldrb	r2, [r7, #12]
 8002314:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002316:	4806      	ldr	r0, [pc, #24]	; (8002330 <Vonalszenzor_operal+0x304>)
 8002318:	f000 fad6 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1h);
 800231c:	4817      	ldr	r0, [pc, #92]	; (800237c <Vonalszenzor_operal+0x350>)
 800231e:	f000 fad3 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002322:	4b17      	ldr	r3, [pc, #92]	; (8002380 <Vonalszenzor_operal+0x354>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	f107 020c 	add.w	r2, r7, #12
 800232a:	4611      	mov	r1, r2
 800232c:	4618      	mov	r0, r3
 800232e:	e029      	b.n	8002384 <Vonalszenzor_operal+0x358>
 8002330:	20000004 	.word	0x20000004
 8002334:	2000008c 	.word	0x2000008c
 8002338:	200001b1 	.word	0x200001b1
 800233c:	20000115 	.word	0x20000115
 8002340:	20000084 	.word	0x20000084
 8002344:	2000007c 	.word	0x2000007c
 8002348:	20000074 	.word	0x20000074
 800234c:	2000006c 	.word	0x2000006c
 8002350:	20000112 	.word	0x20000112
 8002354:	20000116 	.word	0x20000116
 8002358:	20000064 	.word	0x20000064
 800235c:	2000005c 	.word	0x2000005c
 8002360:	20000054 	.word	0x20000054
 8002364:	2000004c 	.word	0x2000004c
 8002368:	20000113 	.word	0x20000113
 800236c:	20000117 	.word	0x20000117
 8002370:	20000044 	.word	0x20000044
 8002374:	2000003c 	.word	0x2000003c
 8002378:	20000034 	.word	0x20000034
 800237c:	2000002c 	.word	0x2000002c
 8002380:	20000114 	.word	0x20000114
 8002384:	f000 fb00 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[29] = (uint8_t) eredmeny_16bit_temp[0];
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	331d      	adds	r3, #29
 800238c:	7b3a      	ldrb	r2, [r7, #12]
 800238e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002390:	4bbd      	ldr	r3, [pc, #756]	; (8002688 <Vonalszenzor_operal+0x65c>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	f107 020c 	add.w	r2, r7, #12
 8002398:	4611      	mov	r1, r2
 800239a:	4618      	mov	r0, r3
 800239c:	f000 faf4 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[25] = (uint8_t) eredmeny_16bit_temp[0];
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3319      	adds	r3, #25
 80023a4:	7b3a      	ldrb	r2, [r7, #12]
 80023a6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80023a8:	48b8      	ldr	r0, [pc, #736]	; (800268c <Vonalszenzor_operal+0x660>)
 80023aa:	f000 fa8d 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2h);
 80023ae:	48b8      	ldr	r0, [pc, #736]	; (8002690 <Vonalszenzor_operal+0x664>)
 80023b0:	f000 fa8a 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80023b4:	4bb7      	ldr	r3, [pc, #732]	; (8002694 <Vonalszenzor_operal+0x668>)
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	f107 020c 	add.w	r2, r7, #12
 80023bc:	4611      	mov	r1, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f000 fae2 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[21] = (uint8_t) eredmeny_16bit_temp[0];
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3315      	adds	r3, #21
 80023c8:	7b3a      	ldrb	r2, [r7, #12]
 80023ca:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80023cc:	4bae      	ldr	r3, [pc, #696]	; (8002688 <Vonalszenzor_operal+0x65c>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	f107 020c 	add.w	r2, r7, #12
 80023d4:	4611      	mov	r1, r2
 80023d6:	4618      	mov	r0, r3
 80023d8:	f000 fad6 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[17] = (uint8_t) eredmeny_16bit_temp[0];
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3311      	adds	r3, #17
 80023e0:	7b3a      	ldrb	r2, [r7, #12]
 80023e2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80023e4:	48a9      	ldr	r0, [pc, #676]	; (800268c <Vonalszenzor_operal+0x660>)
 80023e6:	f000 fa6f 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3h);
 80023ea:	48ab      	ldr	r0, [pc, #684]	; (8002698 <Vonalszenzor_operal+0x66c>)
 80023ec:	f000 fa6c 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80023f0:	4ba8      	ldr	r3, [pc, #672]	; (8002694 <Vonalszenzor_operal+0x668>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	f107 020c 	add.w	r2, r7, #12
 80023f8:	4611      	mov	r1, r2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fac4 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[13] = (uint8_t) eredmeny_16bit_temp[0];
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	330d      	adds	r3, #13
 8002404:	7b3a      	ldrb	r2, [r7, #12]
 8002406:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002408:	4b9f      	ldr	r3, [pc, #636]	; (8002688 <Vonalszenzor_operal+0x65c>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	f107 020c 	add.w	r2, r7, #12
 8002410:	4611      	mov	r1, r2
 8002412:	4618      	mov	r0, r3
 8002414:	f000 fab8 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[9] = (uint8_t) eredmeny_16bit_temp[0];
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3309      	adds	r3, #9
 800241c:	7b3a      	ldrb	r2, [r7, #12]
 800241e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002420:	489a      	ldr	r0, [pc, #616]	; (800268c <Vonalszenzor_operal+0x660>)
 8002422:	f000 fa51 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4h);
 8002426:	489d      	ldr	r0, [pc, #628]	; (800269c <Vonalszenzor_operal+0x670>)
 8002428:	f000 fa4e 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800242c:	4b99      	ldr	r3, [pc, #612]	; (8002694 <Vonalszenzor_operal+0x668>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	f107 020c 	add.w	r2, r7, #12
 8002434:	4611      	mov	r1, r2
 8002436:	4618      	mov	r0, r3
 8002438:	f000 faa6 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[5] = (uint8_t) eredmeny_16bit_temp[0];
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3305      	adds	r3, #5
 8002440:	7b3a      	ldrb	r2, [r7, #12]
 8002442:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002444:	4b90      	ldr	r3, [pc, #576]	; (8002688 <Vonalszenzor_operal+0x65c>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	f107 020c 	add.w	r2, r7, #12
 800244c:	4611      	mov	r1, r2
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fa9a 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_h[1] = (uint8_t) eredmeny_16bit_temp[0];
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3301      	adds	r3, #1
 8002458:	7b3a      	ldrb	r2, [r7, #12]
 800245a:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 800245c:	488b      	ldr	r0, [pc, #556]	; (800268c <Vonalszenzor_operal+0x660>)
 800245e:	f000 fa33 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	//elso vonalszenzor
	Vonalszenzor_minta_kuldes(minta1_adc1e);
 8002462:	488f      	ldr	r0, [pc, #572]	; (80026a0 <Vonalszenzor_operal+0x674>)
 8002464:	f000 fa30 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002468:	4b8e      	ldr	r3, [pc, #568]	; (80026a4 <Vonalszenzor_operal+0x678>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	f107 020c 	add.w	r2, r7, #12
 8002470:	4611      	mov	r1, r2
 8002472:	4618      	mov	r0, r3
 8002474:	f000 fa88 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[1] = (uint8_t) eredmeny_16bit_temp[0] - 4;
 8002478:	7b3a      	ldrb	r2, [r7, #12]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	3301      	adds	r3, #1
 800247e:	3a04      	subs	r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002484:	4b88      	ldr	r3, [pc, #544]	; (80026a8 <Vonalszenzor_operal+0x67c>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	f107 020c 	add.w	r2, r7, #12
 800248c:	4611      	mov	r1, r2
 800248e:	4618      	mov	r0, r3
 8002490:	f000 fa7a 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[5] = (uint8_t) eredmeny_16bit_temp[0];
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	3305      	adds	r3, #5
 8002498:	7b3a      	ldrb	r2, [r7, #12]
 800249a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800249c:	487b      	ldr	r0, [pc, #492]	; (800268c <Vonalszenzor_operal+0x660>)
 800249e:	f000 fa13 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc2e);
 80024a2:	4882      	ldr	r0, [pc, #520]	; (80026ac <Vonalszenzor_operal+0x680>)
 80024a4:	f000 fa10 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80024a8:	4b7e      	ldr	r3, [pc, #504]	; (80026a4 <Vonalszenzor_operal+0x678>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	f107 020c 	add.w	r2, r7, #12
 80024b0:	4611      	mov	r1, r2
 80024b2:	4618      	mov	r0, r3
 80024b4:	f000 fa68 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[9] = (uint8_t) eredmeny_16bit_temp[0];
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	3309      	adds	r3, #9
 80024bc:	7b3a      	ldrb	r2, [r7, #12]
 80024be:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80024c0:	4b79      	ldr	r3, [pc, #484]	; (80026a8 <Vonalszenzor_operal+0x67c>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	f107 020c 	add.w	r2, r7, #12
 80024c8:	4611      	mov	r1, r2
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 fa5c 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[13] = (uint8_t) eredmeny_16bit_temp[0];
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	330d      	adds	r3, #13
 80024d4:	7b3a      	ldrb	r2, [r7, #12]
 80024d6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80024d8:	486c      	ldr	r0, [pc, #432]	; (800268c <Vonalszenzor_operal+0x660>)
 80024da:	f000 f9f5 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc3e);
 80024de:	4874      	ldr	r0, [pc, #464]	; (80026b0 <Vonalszenzor_operal+0x684>)
 80024e0:	f000 f9f2 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 80024e4:	4b6f      	ldr	r3, [pc, #444]	; (80026a4 <Vonalszenzor_operal+0x678>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	f107 020c 	add.w	r2, r7, #12
 80024ec:	4611      	mov	r1, r2
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fa4a 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[17] = (uint8_t) eredmeny_16bit_temp[0];
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	3311      	adds	r3, #17
 80024f8:	7b3a      	ldrb	r2, [r7, #12]
 80024fa:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 80024fc:	4b6a      	ldr	r3, [pc, #424]	; (80026a8 <Vonalszenzor_operal+0x67c>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	f107 020c 	add.w	r2, r7, #12
 8002504:	4611      	mov	r1, r2
 8002506:	4618      	mov	r0, r3
 8002508:	f000 fa3e 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[21] = (uint8_t) eredmeny_16bit_temp[0];
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	3315      	adds	r3, #21
 8002510:	7b3a      	ldrb	r2, [r7, #12]
 8002512:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002514:	485d      	ldr	r0, [pc, #372]	; (800268c <Vonalszenzor_operal+0x660>)
 8002516:	f000 f9d7 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta1_adc4e);
 800251a:	4866      	ldr	r0, [pc, #408]	; (80026b4 <Vonalszenzor_operal+0x688>)
 800251c:	f000 f9d4 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel0, eredmeny_16bit_temp);
 8002520:	4b60      	ldr	r3, [pc, #384]	; (80026a4 <Vonalszenzor_operal+0x678>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	f107 020c 	add.w	r2, r7, #12
 8002528:	4611      	mov	r1, r2
 800252a:	4618      	mov	r0, r3
 800252c:	f000 fa2c 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[25] = (uint8_t) eredmeny_16bit_temp[0];
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	3319      	adds	r3, #25
 8002534:	7b3a      	ldrb	r2, [r7, #12]
 8002536:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel4, eredmeny_16bit_temp);
 8002538:	4b5b      	ldr	r3, [pc, #364]	; (80026a8 <Vonalszenzor_operal+0x67c>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	f107 020c 	add.w	r2, r7, #12
 8002540:	4611      	mov	r1, r2
 8002542:	4618      	mov	r0, r3
 8002544:	f000 fa20 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[29] = (uint8_t) eredmeny_16bit_temp[0];
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	331d      	adds	r3, #29
 800254c:	7b3a      	ldrb	r2, [r7, #12]
 800254e:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002550:	484e      	ldr	r0, [pc, #312]	; (800268c <Vonalszenzor_operal+0x660>)
 8002552:	f000 f9b9 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta2_adc1e);
 8002556:	4858      	ldr	r0, [pc, #352]	; (80026b8 <Vonalszenzor_operal+0x68c>)
 8002558:	f000 f9b6 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800255c:	4b57      	ldr	r3, [pc, #348]	; (80026bc <Vonalszenzor_operal+0x690>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	f107 020c 	add.w	r2, r7, #12
 8002564:	4611      	mov	r1, r2
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fa0e 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[2] = (uint8_t) eredmeny_16bit_temp[0];
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	3302      	adds	r3, #2
 8002570:	7b3a      	ldrb	r2, [r7, #12]
 8002572:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002574:	4b52      	ldr	r3, [pc, #328]	; (80026c0 <Vonalszenzor_operal+0x694>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	f107 020c 	add.w	r2, r7, #12
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f000 fa02 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[6] = (uint8_t) eredmeny_16bit_temp[0] +2;
 8002584:	7b3a      	ldrb	r2, [r7, #12]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	3306      	adds	r3, #6
 800258a:	3202      	adds	r2, #2
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002590:	483e      	ldr	r0, [pc, #248]	; (800268c <Vonalszenzor_operal+0x660>)
 8002592:	f000 f999 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc2e);
 8002596:	484b      	ldr	r0, [pc, #300]	; (80026c4 <Vonalszenzor_operal+0x698>)
 8002598:	f000 f996 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 800259c:	4b47      	ldr	r3, [pc, #284]	; (80026bc <Vonalszenzor_operal+0x690>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	f107 020c 	add.w	r2, r7, #12
 80025a4:	4611      	mov	r1, r2
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 f9ee 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[10] = (uint8_t) eredmeny_16bit_temp[0];
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	330a      	adds	r3, #10
 80025b0:	7b3a      	ldrb	r2, [r7, #12]
 80025b2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80025b4:	4b42      	ldr	r3, [pc, #264]	; (80026c0 <Vonalszenzor_operal+0x694>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	f107 020c 	add.w	r2, r7, #12
 80025bc:	4611      	mov	r1, r2
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 f9e2 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[14] = (uint8_t) eredmeny_16bit_temp[0] +1;
 80025c4:	7b3a      	ldrb	r2, [r7, #12]
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	330e      	adds	r3, #14
 80025ca:	3201      	adds	r2, #1
 80025cc:	b2d2      	uxtb	r2, r2
 80025ce:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80025d0:	482e      	ldr	r0, [pc, #184]	; (800268c <Vonalszenzor_operal+0x660>)
 80025d2:	f000 f979 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc3e);
 80025d6:	483c      	ldr	r0, [pc, #240]	; (80026c8 <Vonalszenzor_operal+0x69c>)
 80025d8:	f000 f976 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 80025dc:	4b37      	ldr	r3, [pc, #220]	; (80026bc <Vonalszenzor_operal+0x690>)
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	f107 020c 	add.w	r2, r7, #12
 80025e4:	4611      	mov	r1, r2
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 f9ce 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[18] = (uint8_t) eredmeny_16bit_temp[0];
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	3312      	adds	r3, #18
 80025f0:	7b3a      	ldrb	r2, [r7, #12]
 80025f2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 80025f4:	4b32      	ldr	r3, [pc, #200]	; (80026c0 <Vonalszenzor_operal+0x694>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	f107 020c 	add.w	r2, r7, #12
 80025fc:	4611      	mov	r1, r2
 80025fe:	4618      	mov	r0, r3
 8002600:	f000 f9c2 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[22] = (uint8_t) eredmeny_16bit_temp[0];
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	3316      	adds	r3, #22
 8002608:	7b3a      	ldrb	r2, [r7, #12]
 800260a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800260c:	481f      	ldr	r0, [pc, #124]	; (800268c <Vonalszenzor_operal+0x660>)
 800260e:	f000 f95b 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta2_adc4e);
 8002612:	482e      	ldr	r0, [pc, #184]	; (80026cc <Vonalszenzor_operal+0x6a0>)
 8002614:	f000 f958 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel1, eredmeny_16bit_temp);
 8002618:	4b28      	ldr	r3, [pc, #160]	; (80026bc <Vonalszenzor_operal+0x690>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	f107 020c 	add.w	r2, r7, #12
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f000 f9b0 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[26] = (uint8_t) eredmeny_16bit_temp[0];
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	331a      	adds	r3, #26
 800262c:	7b3a      	ldrb	r2, [r7, #12]
 800262e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel5, eredmeny_16bit_temp);
 8002630:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <Vonalszenzor_operal+0x694>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	f107 020c 	add.w	r2, r7, #12
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 f9a4 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[30] = (uint8_t) eredmeny_16bit_temp[0];
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	331e      	adds	r3, #30
 8002644:	7b3a      	ldrb	r2, [r7, #12]
 8002646:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002648:	4810      	ldr	r0, [pc, #64]	; (800268c <Vonalszenzor_operal+0x660>)
 800264a:	f000 f93d 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta3_adc1e);
 800264e:	4820      	ldr	r0, [pc, #128]	; (80026d0 <Vonalszenzor_operal+0x6a4>)
 8002650:	f000 f93a 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002654:	4b1f      	ldr	r3, [pc, #124]	; (80026d4 <Vonalszenzor_operal+0x6a8>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	f107 020c 	add.w	r2, r7, #12
 800265c:	4611      	mov	r1, r2
 800265e:	4618      	mov	r0, r3
 8002660:	f000 f992 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[3] = (uint8_t) eredmeny_16bit_temp[0];
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	3303      	adds	r3, #3
 8002668:	7b3a      	ldrb	r2, [r7, #12]
 800266a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <Vonalszenzor_operal+0x6ac>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	f107 020c 	add.w	r2, r7, #12
 8002674:	4611      	mov	r1, r2
 8002676:	4618      	mov	r0, r3
 8002678:	f000 f986 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[7] = (uint8_t) eredmeny_16bit_temp[0];
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	3307      	adds	r3, #7
 8002680:	7b3a      	ldrb	r2, [r7, #12]
 8002682:	701a      	strb	r2, [r3, #0]
 8002684:	e02a      	b.n	80026dc <Vonalszenzor_operal+0x6b0>
 8002686:	bf00      	nop
 8002688:	20000118 	.word	0x20000118
 800268c:	20000004 	.word	0x20000004
 8002690:	20000024 	.word	0x20000024
 8002694:	20000114 	.word	0x20000114
 8002698:	2000001c 	.word	0x2000001c
 800269c:	20000014 	.word	0x20000014
 80026a0:	2000010c 	.word	0x2000010c
 80026a4:	200001b1 	.word	0x200001b1
 80026a8:	20000115 	.word	0x20000115
 80026ac:	20000104 	.word	0x20000104
 80026b0:	200000fc 	.word	0x200000fc
 80026b4:	200000f4 	.word	0x200000f4
 80026b8:	200000ec 	.word	0x200000ec
 80026bc:	20000112 	.word	0x20000112
 80026c0:	20000116 	.word	0x20000116
 80026c4:	200000e4 	.word	0x200000e4
 80026c8:	200000dc 	.word	0x200000dc
 80026cc:	200000d4 	.word	0x200000d4
 80026d0:	200000cc 	.word	0x200000cc
 80026d4:	20000113 	.word	0x20000113
 80026d8:	20000117 	.word	0x20000117
	Vonalszenzor_minta_kuldes(leszed);
 80026dc:	486e      	ldr	r0, [pc, #440]	; (8002898 <Vonalszenzor_operal+0x86c>)
 80026de:	f000 f8f3 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc2e);
 80026e2:	486e      	ldr	r0, [pc, #440]	; (800289c <Vonalszenzor_operal+0x870>)
 80026e4:	f000 f8f0 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 80026e8:	4b6d      	ldr	r3, [pc, #436]	; (80028a0 <Vonalszenzor_operal+0x874>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	f107 020c 	add.w	r2, r7, #12
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 f948 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[11] = (uint8_t) eredmeny_16bit_temp[0];
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	330b      	adds	r3, #11
 80026fc:	7b3a      	ldrb	r2, [r7, #12]
 80026fe:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002700:	4b68      	ldr	r3, [pc, #416]	; (80028a4 <Vonalszenzor_operal+0x878>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	f107 020c 	add.w	r2, r7, #12
 8002708:	4611      	mov	r1, r2
 800270a:	4618      	mov	r0, r3
 800270c:	f000 f93c 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[15] = (uint8_t) eredmeny_16bit_temp[0] +2;
 8002710:	7b3a      	ldrb	r2, [r7, #12]
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	330f      	adds	r3, #15
 8002716:	3202      	adds	r2, #2
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800271c:	485e      	ldr	r0, [pc, #376]	; (8002898 <Vonalszenzor_operal+0x86c>)
 800271e:	f000 f8d3 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc3e);
 8002722:	4861      	ldr	r0, [pc, #388]	; (80028a8 <Vonalszenzor_operal+0x87c>)
 8002724:	f000 f8d0 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002728:	4b5d      	ldr	r3, [pc, #372]	; (80028a0 <Vonalszenzor_operal+0x874>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	f107 020c 	add.w	r2, r7, #12
 8002730:	4611      	mov	r1, r2
 8002732:	4618      	mov	r0, r3
 8002734:	f000 f928 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[19] = (uint8_t) eredmeny_16bit_temp[0];
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	3313      	adds	r3, #19
 800273c:	7b3a      	ldrb	r2, [r7, #12]
 800273e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 8002740:	4b58      	ldr	r3, [pc, #352]	; (80028a4 <Vonalszenzor_operal+0x878>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	f107 020c 	add.w	r2, r7, #12
 8002748:	4611      	mov	r1, r2
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f91c 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[23] = (uint8_t) eredmeny_16bit_temp[0];
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	3317      	adds	r3, #23
 8002754:	7b3a      	ldrb	r2, [r7, #12]
 8002756:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002758:	484f      	ldr	r0, [pc, #316]	; (8002898 <Vonalszenzor_operal+0x86c>)
 800275a:	f000 f8b5 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta3_adc4e);
 800275e:	4853      	ldr	r0, [pc, #332]	; (80028ac <Vonalszenzor_operal+0x880>)
 8002760:	f000 f8b2 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel2, eredmeny_16bit_temp);
 8002764:	4b4e      	ldr	r3, [pc, #312]	; (80028a0 <Vonalszenzor_operal+0x874>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	f107 020c 	add.w	r2, r7, #12
 800276c:	4611      	mov	r1, r2
 800276e:	4618      	mov	r0, r3
 8002770:	f000 f90a 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[27] = (uint8_t) eredmeny_16bit_temp[0];
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	331b      	adds	r3, #27
 8002778:	7b3a      	ldrb	r2, [r7, #12]
 800277a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel6, eredmeny_16bit_temp);
 800277c:	4b49      	ldr	r3, [pc, #292]	; (80028a4 <Vonalszenzor_operal+0x878>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	f107 020c 	add.w	r2, r7, #12
 8002784:	4611      	mov	r1, r2
 8002786:	4618      	mov	r0, r3
 8002788:	f000 f8fe 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[31] = (uint8_t) eredmeny_16bit_temp[0];
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	331f      	adds	r3, #31
 8002790:	7b3a      	ldrb	r2, [r7, #12]
 8002792:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002794:	4840      	ldr	r0, [pc, #256]	; (8002898 <Vonalszenzor_operal+0x86c>)
 8002796:	f000 f897 	bl	80028c8 <Vonalszenzor_minta_kuldes>

	Vonalszenzor_minta_kuldes(minta4_adc1e);
 800279a:	4845      	ldr	r0, [pc, #276]	; (80028b0 <Vonalszenzor_operal+0x884>)
 800279c:	f000 f894 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80027a0:	4b44      	ldr	r3, [pc, #272]	; (80028b4 <Vonalszenzor_operal+0x888>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	f107 020c 	add.w	r2, r7, #12
 80027a8:	4611      	mov	r1, r2
 80027aa:	4618      	mov	r0, r3
 80027ac:	f000 f8ec 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[4] = (uint8_t) eredmeny_16bit_temp[0];
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	3304      	adds	r3, #4
 80027b4:	7b3a      	ldrb	r2, [r7, #12]
 80027b6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80027b8:	4b3f      	ldr	r3, [pc, #252]	; (80028b8 <Vonalszenzor_operal+0x88c>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	f107 020c 	add.w	r2, r7, #12
 80027c0:	4611      	mov	r1, r2
 80027c2:	4618      	mov	r0, r3
 80027c4:	f000 f8e0 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[8] = (uint8_t) eredmeny_16bit_temp[0] +2;
 80027c8:	7b3a      	ldrb	r2, [r7, #12]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	3308      	adds	r3, #8
 80027ce:	3202      	adds	r2, #2
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 80027d4:	4830      	ldr	r0, [pc, #192]	; (8002898 <Vonalszenzor_operal+0x86c>)
 80027d6:	f000 f877 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc2e);
 80027da:	4838      	ldr	r0, [pc, #224]	; (80028bc <Vonalszenzor_operal+0x890>)
 80027dc:	f000 f874 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 80027e0:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <Vonalszenzor_operal+0x888>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	f107 020c 	add.w	r2, r7, #12
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f000 f8cc 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[12] = (uint8_t) eredmeny_16bit_temp[0];
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	330c      	adds	r3, #12
 80027f4:	7b3a      	ldrb	r2, [r7, #12]
 80027f6:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 80027f8:	4b2f      	ldr	r3, [pc, #188]	; (80028b8 <Vonalszenzor_operal+0x88c>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	f107 020c 	add.w	r2, r7, #12
 8002800:	4611      	mov	r1, r2
 8002802:	4618      	mov	r0, r3
 8002804:	f000 f8c0 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[16] = (uint8_t) eredmeny_16bit_temp[0];
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	3310      	adds	r3, #16
 800280c:	7b3a      	ldrb	r2, [r7, #12]
 800280e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 8002810:	4821      	ldr	r0, [pc, #132]	; (8002898 <Vonalszenzor_operal+0x86c>)
 8002812:	f000 f859 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc3e);
 8002816:	482a      	ldr	r0, [pc, #168]	; (80028c0 <Vonalszenzor_operal+0x894>)
 8002818:	f000 f856 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 800281c:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <Vonalszenzor_operal+0x888>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	f107 020c 	add.w	r2, r7, #12
 8002824:	4611      	mov	r1, r2
 8002826:	4618      	mov	r0, r3
 8002828:	f000 f8ae 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[20] = (uint8_t) eredmeny_16bit_temp[0];
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	3314      	adds	r3, #20
 8002830:	7b3a      	ldrb	r2, [r7, #12]
 8002832:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002834:	4b20      	ldr	r3, [pc, #128]	; (80028b8 <Vonalszenzor_operal+0x88c>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	f107 020c 	add.w	r2, r7, #12
 800283c:	4611      	mov	r1, r2
 800283e:	4618      	mov	r0, r3
 8002840:	f000 f8a2 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[24] = (uint8_t) eredmeny_16bit_temp[0];
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	3318      	adds	r3, #24
 8002848:	7b3a      	ldrb	r2, [r7, #12]
 800284a:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_minta_kuldes(leszed);
 800284c:	4812      	ldr	r0, [pc, #72]	; (8002898 <Vonalszenzor_operal+0x86c>)
 800284e:	f000 f83b 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_minta_kuldes(minta4_adc4e);
 8002852:	481c      	ldr	r0, [pc, #112]	; (80028c4 <Vonalszenzor_operal+0x898>)
 8002854:	f000 f838 	bl	80028c8 <Vonalszenzor_minta_kuldes>
	Vonalszenzor_meres_kiolvasas(adc_chanel3, eredmeny_16bit_temp);
 8002858:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <Vonalszenzor_operal+0x888>)
 800285a:	781b      	ldrb	r3, [r3, #0]
 800285c:	f107 020c 	add.w	r2, r7, #12
 8002860:	4611      	mov	r1, r2
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f890 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[28] = (uint8_t) eredmeny_16bit_temp[0];
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	331c      	adds	r3, #28
 800286c:	7b3a      	ldrb	r2, [r7, #12]
 800286e:	701a      	strb	r2, [r3, #0]
	Vonalszenzor_meres_kiolvasas(adc_chanel7, eredmeny_16bit_temp);
 8002870:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <Vonalszenzor_operal+0x88c>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	f107 020c 	add.w	r2, r7, #12
 8002878:	4611      	mov	r1, r2
 800287a:	4618      	mov	r0, r3
 800287c:	f000 f884 	bl	8002988 <Vonalszenzor_meres_kiolvasas>
	teljes_kiolvasott_e[32] = (uint8_t) eredmeny_16bit_temp[0];
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	3320      	adds	r3, #32
 8002884:	7b3a      	ldrb	r2, [r7, #12]
 8002886:	701a      	strb	r2, [r3, #0]
	//HAL_Delay(200);
	Vonalszenzor_minta_kuldes(leszed);
 8002888:	4803      	ldr	r0, [pc, #12]	; (8002898 <Vonalszenzor_operal+0x86c>)
 800288a:	f000 f81d 	bl	80028c8 <Vonalszenzor_minta_kuldes>
}
 800288e:	bf00      	nop
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20000004 	.word	0x20000004
 800289c:	200000c4 	.word	0x200000c4
 80028a0:	20000113 	.word	0x20000113
 80028a4:	20000117 	.word	0x20000117
 80028a8:	200000bc 	.word	0x200000bc
 80028ac:	200000b4 	.word	0x200000b4
 80028b0:	200000ac 	.word	0x200000ac
 80028b4:	20000114 	.word	0x20000114
 80028b8:	20000118 	.word	0x20000118
 80028bc:	200000a4 	.word	0x200000a4
 80028c0:	2000009c 	.word	0x2000009c
 80028c4:	20000094 	.word	0x20000094

080028c8 <Vonalszenzor_minta_kuldes>:

void Vonalszenzor_minta_kuldes(uint8_t* minta) {
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);	// PC4: Von_latch1  0
 80028d0:	2200      	movs	r2, #0
 80028d2:	2110      	movs	r1, #16
 80028d4:	480d      	ldr	r0, [pc, #52]	; (800290c <Vonalszenzor_minta_kuldes+0x44>)
 80028d6:	f002 fa9d 	bl	8004e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);	// PB1: Von_latch2  0
 80028da:	2200      	movs	r2, #0
 80028dc:	2102      	movs	r1, #2
 80028de:	480c      	ldr	r0, [pc, #48]	; (8002910 <Vonalszenzor_minta_kuldes+0x48>)
 80028e0:	f002 fa98 	bl	8004e14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, minta, 6, 100);				// minta kikuldes
 80028e4:	2364      	movs	r3, #100	; 0x64
 80028e6:	2206      	movs	r2, #6
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	480a      	ldr	r0, [pc, #40]	; (8002914 <Vonalszenzor_minta_kuldes+0x4c>)
 80028ec:	f004 fbc8 	bl	8007080 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);		// PC4: Von_latch1  1
 80028f0:	2201      	movs	r2, #1
 80028f2:	2110      	movs	r1, #16
 80028f4:	4805      	ldr	r0, [pc, #20]	; (800290c <Vonalszenzor_minta_kuldes+0x44>)
 80028f6:	f002 fa8d 	bl	8004e14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);		// PB1: Von_latch2  1
 80028fa:	2201      	movs	r2, #1
 80028fc:	2102      	movs	r1, #2
 80028fe:	4804      	ldr	r0, [pc, #16]	; (8002910 <Vonalszenzor_minta_kuldes+0x48>)
 8002900:	f002 fa88 	bl	8004e14 <HAL_GPIO_WritePin>
}
 8002904:	bf00      	nop
 8002906:	3708      	adds	r7, #8
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	40020800 	.word	0x40020800
 8002910:	40020400 	.word	0x40020400
 8002914:	2000027c 	.word	0x2000027c

08002918 <Vonalas_tombok_torlese>:

void Vonalas_tombok_torlese(void) {
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
	for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 800291e:	2300      	movs	r3, #0
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	e00c      	b.n	800293e <Vonalas_tombok_torlese+0x26>
		vonalak_h[i] = '-';
 8002924:	4a14      	ldr	r2, [pc, #80]	; (8002978 <Vonalas_tombok_torlese+0x60>)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	222d      	movs	r2, #45	; 0x2d
 800292c:	701a      	strb	r2, [r3, #0]
		vonalak_e[i] = '-';
 800292e:	4a13      	ldr	r2, [pc, #76]	; (800297c <Vonalas_tombok_torlese+0x64>)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4413      	add	r3, r2
 8002934:	222d      	movs	r2, #45	; 0x2d
 8002936:	701a      	strb	r2, [r3, #0]
	for(int i=0; i < 5; i++) {		/* 5: vonalak_elso[] es _hatso merete */
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3301      	adds	r3, #1
 800293c:	607b      	str	r3, [r7, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b04      	cmp	r3, #4
 8002942:	ddef      	ble.n	8002924 <Vonalas_tombok_torlese+0xc>
	}
	for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 8002944:	2301      	movs	r3, #1
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	e00c      	b.n	8002964 <Vonalas_tombok_torlese+0x4c>
		vonal_eredmeny_h[i] = 0;
 800294a:	4a0d      	ldr	r2, [pc, #52]	; (8002980 <Vonalas_tombok_torlese+0x68>)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	4413      	add	r3, r2
 8002950:	2200      	movs	r2, #0
 8002952:	701a      	strb	r2, [r3, #0]
		vonal_eredmeny_e[i] = 0;
 8002954:	4a0b      	ldr	r2, [pc, #44]	; (8002984 <Vonalas_tombok_torlese+0x6c>)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	4413      	add	r3, r2
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
	for(int i=1; i < 33; i++) {		/* 1-32: vonal_eredmeny_elso[] es _hatso merete; 0. elem az fix 0 erteku */
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	3301      	adds	r3, #1
 8002962:	603b      	str	r3, [r7, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	2b20      	cmp	r3, #32
 8002968:	ddef      	ble.n	800294a <Vonalas_tombok_torlese+0x32>
	}
}
 800296a:	bf00      	nop
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	20000130 	.word	0x20000130
 800297c:	20000138 	.word	0x20000138
 8002980:	200001b4 	.word	0x200001b4
 8002984:	200001d8 	.word	0x200001d8

08002988 <Vonalszenzor_meres_kiolvasas>:

void Vonalszenzor_meres_kiolvasas(uint8_t chanel, uint8_t* eredmeny) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	6039      	str	r1, [r7, #0]
 8002992:	71fb      	strb	r3, [r7, #7]
	uint8_t temp1[2]= {chanel,0};
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	733b      	strb	r3, [r7, #12]
 8002998:	2300      	movs	r3, #0
 800299a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi1, temp1, 2, 100);
 800299c:	f107 010c 	add.w	r1, r7, #12
 80029a0:	2364      	movs	r3, #100	; 0x64
 80029a2:	2202      	movs	r2, #2
 80029a4:	4806      	ldr	r0, [pc, #24]	; (80029c0 <Vonalszenzor_meres_kiolvasas+0x38>)
 80029a6:	f004 fb6b 	bl	8007080 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, eredmeny, 2, 100);
 80029aa:	2364      	movs	r3, #100	; 0x64
 80029ac:	2202      	movs	r2, #2
 80029ae:	6839      	ldr	r1, [r7, #0]
 80029b0:	4803      	ldr	r0, [pc, #12]	; (80029c0 <Vonalszenzor_meres_kiolvasas+0x38>)
 80029b2:	f004 fcb1 	bl	8007318 <HAL_SPI_Receive>
}
 80029b6:	bf00      	nop
 80029b8:	3710      	adds	r7, #16
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000594 	.word	0x20000594

080029c4 <Vonalas_tombok_feltoltese>:

void Vonalas_tombok_feltoltese(void) {
 80029c4:	b5b0      	push	{r4, r5, r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
	for(int poz=1; poz < 33-1; poz++) {
 80029ca:	2301      	movs	r3, #1
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	e10c      	b.n	8002bea <Vonalas_tombok_feltoltese+0x226>
	// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele
		if(VONAL_THRESHOLD_E < vonal_eredmeny_e[poz]) {
 80029d0:	4a8a      	ldr	r2, [pc, #552]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	4413      	add	r3, r2
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fd fd67 	bl	80004ac <__aeabi_i2d>
 80029de:	4b88      	ldr	r3, [pc, #544]	; (8002c00 <Vonalas_tombok_feltoltese+0x23c>)
 80029e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e4:	f7fe f85c 	bl	8000aa0 <__aeabi_dcmpgt>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d075      	beq.n	8002ada <Vonalas_tombok_feltoltese+0x116>
			if(VONAL_THRESHOLD_E < vonal_eredmeny_e[poz+1]) {
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	3301      	adds	r3, #1
 80029f2:	4a82      	ldr	r2, [pc, #520]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 80029f4:	5cd3      	ldrb	r3, [r2, r3]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fd fd58 	bl	80004ac <__aeabi_i2d>
 80029fc:	4b80      	ldr	r3, [pc, #512]	; (8002c00 <Vonalas_tombok_feltoltese+0x23c>)
 80029fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a02:	f7fe f84d 	bl	8000aa0 <__aeabi_dcmpgt>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d022      	beq.n	8002a52 <Vonalas_tombok_feltoltese+0x8e>
				if(vonal_eredmeny_e[poz-1] <= VONAL_THRESHOLD_E) {
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3b01      	subs	r3, #1
 8002a10:	4a7a      	ldr	r2, [pc, #488]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 8002a12:	5cd3      	ldrb	r3, [r2, r3]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd49 	bl	80004ac <__aeabi_i2d>
 8002a1a:	4b79      	ldr	r3, [pc, #484]	; (8002c00 <Vonalas_tombok_feltoltese+0x23c>)
 8002a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a20:	f7fe f82a 	bl	8000a78 <__aeabi_dcmple>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d057      	beq.n	8002ada <Vonalas_tombok_feltoltese+0x116>
					int i = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
					while(vonalak_e[i] != '-') {
 8002a2e:	e002      	b.n	8002a36 <Vonalas_tombok_feltoltese+0x72>
						i++;
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	3301      	adds	r3, #1
 8002a34:	613b      	str	r3, [r7, #16]
					while(vonalak_e[i] != '-') {
 8002a36:	4a73      	ldr	r2, [pc, #460]	; (8002c04 <Vonalas_tombok_feltoltese+0x240>)
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	2b2d      	cmp	r3, #45	; 0x2d
 8002a40:	d1f6      	bne.n	8002a30 <Vonalas_tombok_feltoltese+0x6c>
					}
					vonalak_e[i] = poz;
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	b2d9      	uxtb	r1, r3
 8002a46:	4a6f      	ldr	r2, [pc, #444]	; (8002c04 <Vonalas_tombok_feltoltese+0x240>)
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	701a      	strb	r2, [r3, #0]
 8002a50:	e043      	b.n	8002ada <Vonalas_tombok_feltoltese+0x116>
				}
			} else {
				if(vonal_eredmeny_e[poz-1] <= VONAL_THRESHOLD_E) {
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	3b01      	subs	r3, #1
 8002a56:	4a69      	ldr	r2, [pc, #420]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 8002a58:	5cd3      	ldrb	r3, [r2, r3]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f7fd fd26 	bl	80004ac <__aeabi_i2d>
 8002a60:	4b67      	ldr	r3, [pc, #412]	; (8002c00 <Vonalas_tombok_feltoltese+0x23c>)
 8002a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a66:	f7fe f807 	bl	8000a78 <__aeabi_dcmple>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d034      	beq.n	8002ada <Vonalas_tombok_feltoltese+0x116>
					if(VONAL_THRESHOLD_E + 1 < vonal_eredmeny_e[poz-1] + vonal_eredmeny_e[poz+1]) {
 8002a70:	4b63      	ldr	r3, [pc, #396]	; (8002c00 <Vonalas_tombok_feltoltese+0x23c>)
 8002a72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	4b63      	ldr	r3, [pc, #396]	; (8002c08 <Vonalas_tombok_feltoltese+0x244>)
 8002a7c:	f7fd fbca 	bl	8000214 <__adddf3>
 8002a80:	4602      	mov	r2, r0
 8002a82:	460b      	mov	r3, r1
 8002a84:	4614      	mov	r4, r2
 8002a86:	461d      	mov	r5, r3
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	4a5b      	ldr	r2, [pc, #364]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 8002a8e:	5cd3      	ldrb	r3, [r2, r3]
 8002a90:	4619      	mov	r1, r3
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	3301      	adds	r3, #1
 8002a96:	4a59      	ldr	r2, [pc, #356]	; (8002bfc <Vonalas_tombok_feltoltese+0x238>)
 8002a98:	5cd3      	ldrb	r3, [r2, r3]
 8002a9a:	440b      	add	r3, r1
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fd05 	bl	80004ac <__aeabi_i2d>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	f7fd ffdb 	bl	8000a64 <__aeabi_dcmplt>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d012      	beq.n	8002ada <Vonalas_tombok_feltoltese+0x116>
						int j = 0;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60fb      	str	r3, [r7, #12]
						while(vonalak_e[j] != '-') {
 8002ab8:	e002      	b.n	8002ac0 <Vonalas_tombok_feltoltese+0xfc>
							j++;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	3301      	adds	r3, #1
 8002abe:	60fb      	str	r3, [r7, #12]
						while(vonalak_e[j] != '-') {
 8002ac0:	4a50      	ldr	r2, [pc, #320]	; (8002c04 <Vonalas_tombok_feltoltese+0x240>)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	2b2d      	cmp	r3, #45	; 0x2d
 8002aca:	d1f6      	bne.n	8002aba <Vonalas_tombok_feltoltese+0xf6>
						}
						vonalak_e[j] = poz;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	b2d9      	uxtb	r1, r3
 8002ad0:	4a4c      	ldr	r2, [pc, #304]	; (8002c04 <Vonalas_tombok_feltoltese+0x240>)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	460a      	mov	r2, r1
 8002ad8:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if(VONAL_THRESHOLD_H < vonal_eredmeny_h[poz]) {
 8002ada:	4a4c      	ldr	r2, [pc, #304]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	4413      	add	r3, r2
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fd fce2 	bl	80004ac <__aeabi_i2d>
 8002ae8:	4b49      	ldr	r3, [pc, #292]	; (8002c10 <Vonalas_tombok_feltoltese+0x24c>)
 8002aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aee:	f7fd ffd7 	bl	8000aa0 <__aeabi_dcmpgt>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d075      	beq.n	8002be4 <Vonalas_tombok_feltoltese+0x220>
			if(VONAL_THRESHOLD_H < vonal_eredmeny_h[poz+1]) {
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	3301      	adds	r3, #1
 8002afc:	4a43      	ldr	r2, [pc, #268]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002afe:	5cd3      	ldrb	r3, [r2, r3]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fd fcd3 	bl	80004ac <__aeabi_i2d>
 8002b06:	4b42      	ldr	r3, [pc, #264]	; (8002c10 <Vonalas_tombok_feltoltese+0x24c>)
 8002b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0c:	f7fd ffc8 	bl	8000aa0 <__aeabi_dcmpgt>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d022      	beq.n	8002b5c <Vonalas_tombok_feltoltese+0x198>
				if(vonal_eredmeny_h[poz-1] <= VONAL_THRESHOLD_H) {
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	4a3c      	ldr	r2, [pc, #240]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002b1c:	5cd3      	ldrb	r3, [r2, r3]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fd fcc4 	bl	80004ac <__aeabi_i2d>
 8002b24:	4b3a      	ldr	r3, [pc, #232]	; (8002c10 <Vonalas_tombok_feltoltese+0x24c>)
 8002b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2a:	f7fd ffa5 	bl	8000a78 <__aeabi_dcmple>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d057      	beq.n	8002be4 <Vonalas_tombok_feltoltese+0x220>
					int k = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60bb      	str	r3, [r7, #8]
					while(vonalak_h[k] != '-') {
 8002b38:	e002      	b.n	8002b40 <Vonalas_tombok_feltoltese+0x17c>
						k++;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
					while(vonalak_h[k] != '-') {
 8002b40:	4a34      	ldr	r2, [pc, #208]	; (8002c14 <Vonalas_tombok_feltoltese+0x250>)
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	4413      	add	r3, r2
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b2d      	cmp	r3, #45	; 0x2d
 8002b4a:	d1f6      	bne.n	8002b3a <Vonalas_tombok_feltoltese+0x176>
					}
					vonalak_h[k] = poz;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	b2d9      	uxtb	r1, r3
 8002b50:	4a30      	ldr	r2, [pc, #192]	; (8002c14 <Vonalas_tombok_feltoltese+0x250>)
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	4413      	add	r3, r2
 8002b56:	460a      	mov	r2, r1
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e043      	b.n	8002be4 <Vonalas_tombok_feltoltese+0x220>
				}
			} else {
				if(vonal_eredmeny_h[poz-1] <= VONAL_THRESHOLD_H) {
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	4a2a      	ldr	r2, [pc, #168]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002b62:	5cd3      	ldrb	r3, [r2, r3]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fca1 	bl	80004ac <__aeabi_i2d>
 8002b6a:	4b29      	ldr	r3, [pc, #164]	; (8002c10 <Vonalas_tombok_feltoltese+0x24c>)
 8002b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b70:	f7fd ff82 	bl	8000a78 <__aeabi_dcmple>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d034      	beq.n	8002be4 <Vonalas_tombok_feltoltese+0x220>
					if(VONAL_THRESHOLD_H + 1 < vonal_eredmeny_h[poz-1] + vonal_eredmeny_h[poz+1]) {
 8002b7a:	4b25      	ldr	r3, [pc, #148]	; (8002c10 <Vonalas_tombok_feltoltese+0x24c>)
 8002b7c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	4b20      	ldr	r3, [pc, #128]	; (8002c08 <Vonalas_tombok_feltoltese+0x244>)
 8002b86:	f7fd fb45 	bl	8000214 <__adddf3>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	4614      	mov	r4, r2
 8002b90:	461d      	mov	r5, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	3b01      	subs	r3, #1
 8002b96:	4a1d      	ldr	r2, [pc, #116]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002b98:	5cd3      	ldrb	r3, [r2, r3]
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	4a1a      	ldr	r2, [pc, #104]	; (8002c0c <Vonalas_tombok_feltoltese+0x248>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	440b      	add	r3, r1
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fd fc80 	bl	80004ac <__aeabi_i2d>
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	4629      	mov	r1, r5
 8002bb4:	f7fd ff56 	bl	8000a64 <__aeabi_dcmplt>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d012      	beq.n	8002be4 <Vonalas_tombok_feltoltese+0x220>
						int l = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	607b      	str	r3, [r7, #4]
						while(vonalak_h[l] != '-') {
 8002bc2:	e002      	b.n	8002bca <Vonalas_tombok_feltoltese+0x206>
							l++;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	607b      	str	r3, [r7, #4]
						while(vonalak_h[l] != '-') {
 8002bca:	4a12      	ldr	r2, [pc, #72]	; (8002c14 <Vonalas_tombok_feltoltese+0x250>)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4413      	add	r3, r2
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b2d      	cmp	r3, #45	; 0x2d
 8002bd4:	d1f6      	bne.n	8002bc4 <Vonalas_tombok_feltoltese+0x200>
						}
						vonalak_h[l] = poz;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	b2d9      	uxtb	r1, r3
 8002bda:	4a0e      	ldr	r2, [pc, #56]	; (8002c14 <Vonalas_tombok_feltoltese+0x250>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4413      	add	r3, r2
 8002be0:	460a      	mov	r2, r1
 8002be2:	701a      	strb	r2, [r3, #0]
	for(int poz=1; poz < 33-1; poz++) {
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	3301      	adds	r3, #1
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	2b1f      	cmp	r3, #31
 8002bee:	f77f aeef 	ble.w	80029d0 <Vonalas_tombok_feltoltese+0xc>
	}
	/*for(int poz=1; poz < 33-1; poz++) {
	// 33 -1: 31-ig megyunk, mert a 32. sosem lehet egy 2 szeles vonal jobb szele

	}*/
}
 8002bf2:	bf00      	nop
 8002bf4:	bf00      	nop
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8002bfc:	200001d8 	.word	0x200001d8
 8002c00:	20000128 	.word	0x20000128
 8002c04:	20000138 	.word	0x20000138
 8002c08:	3ff00000 	.word	0x3ff00000
 8002c0c:	200001b4 	.word	0x200001b4
 8002c10:	20000120 	.word	0x20000120
 8002c14:	20000130 	.word	0x20000130

08002c18 <Kovetendo_vonal_valaszto>:

void Kovetendo_vonal_valaszto(double* elso, double* hatso, int irany) {
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08e      	sub	sp, #56	; 0x38
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	60f8      	str	r0, [r7, #12]
 8002c20:	60b9      	str	r1, [r7, #8]
 8002c22:	607a      	str	r2, [r7, #4]
	double elso_sum = 0.0;
 8002c24:	f04f 0200 	mov.w	r2, #0
 8002c28:	f04f 0300 	mov.w	r3, #0
 8002c2c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double hatso_sum = 0.0;
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	f04f 0300 	mov.w	r3, #0
 8002c38:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double e_db = 0.0001;
 8002c3c:	a38d      	add	r3, pc, #564	; (adr r3, 8002e74 <Kovetendo_vonal_valaszto+0x25c>)
 8002c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c42:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double h_db = 0.0001;
 8002c46:	a38b      	add	r3, pc, #556	; (adr r3, 8002e74 <Kovetendo_vonal_valaszto+0x25c>)
 8002c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	if(irany == 0) {
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d111      	bne.n	8002c7a <Kovetendo_vonal_valaszto+0x62>
		*elso = vonalak_e[0] - 16;
 8002c56:	4b80      	ldr	r3, [pc, #512]	; (8002e58 <Kovetendo_vonal_valaszto+0x240>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	3b10      	subs	r3, #16
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7fd fc25 	bl	80004ac <__aeabi_i2d>
 8002c62:	4602      	mov	r2, r0
 8002c64:	460b      	mov	r3, r1
 8002c66:	68f9      	ldr	r1, [r7, #12]
 8002c68:	e9c1 2300 	strd	r2, r3, [r1]
		*hatso = *elso;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c72:	68b9      	ldr	r1, [r7, #8]
 8002c74:	e9c1 2300 	strd	r2, r3, [r1]
 8002c78:	e09e      	b.n	8002db8 <Kovetendo_vonal_valaszto+0x1a0>
	} else if (irany == 2) {
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d11f      	bne.n	8002cc0 <Kovetendo_vonal_valaszto+0xa8>
		int j = 4;								// 4: vonalak_e merete
 8002c80:	2304      	movs	r3, #4
 8002c82:	617b      	str	r3, [r7, #20]
		while(33 < vonalak_e[j]) {
 8002c84:	e002      	b.n	8002c8c <Kovetendo_vonal_valaszto+0x74>
			j--;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	617b      	str	r3, [r7, #20]
		while(33 < vonalak_e[j]) {
 8002c8c:	4a72      	ldr	r2, [pc, #456]	; (8002e58 <Kovetendo_vonal_valaszto+0x240>)
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	4413      	add	r3, r2
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b21      	cmp	r3, #33	; 0x21
 8002c96:	d8f6      	bhi.n	8002c86 <Kovetendo_vonal_valaszto+0x6e>
		}
		*elso = vonalak_e[j] - 16;
 8002c98:	4a6f      	ldr	r2, [pc, #444]	; (8002e58 <Kovetendo_vonal_valaszto+0x240>)
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	3b10      	subs	r3, #16
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7fd fc02 	bl	80004ac <__aeabi_i2d>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	68f9      	ldr	r1, [r7, #12]
 8002cae:	e9c1 2300 	strd	r2, r3, [r1]
		*hatso = *elso;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	e9c1 2300 	strd	r2, r3, [r1]
 8002cbe:	e07b      	b.n	8002db8 <Kovetendo_vonal_valaszto+0x1a0>
	} else {									// irany == 1: kozep es egyeb, rossz iranyokra is ezt csinaljuk
		for(int i=0; i < 5; i++) {				// 6: vonalak[] merete
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	613b      	str	r3, [r7, #16]
 8002cc4:	e048      	b.n	8002d58 <Kovetendo_vonal_valaszto+0x140>
			if(vonalak_e[i] < 33) {				// kulonben '-' van benne, ami 45
 8002cc6:	4a64      	ldr	r2, [pc, #400]	; (8002e58 <Kovetendo_vonal_valaszto+0x240>)
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	4413      	add	r3, r2
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	2b20      	cmp	r3, #32
 8002cd0:	d81c      	bhi.n	8002d0c <Kovetendo_vonal_valaszto+0xf4>
				elso_sum += vonalak_e[i] - 16;		// ez elvileg jo 1 - 1 erzekelt vonalra
 8002cd2:	4a61      	ldr	r2, [pc, #388]	; (8002e58 <Kovetendo_vonal_valaszto+0x240>)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	3b10      	subs	r3, #16
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fd fbe5 	bl	80004ac <__aeabi_i2d>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002cea:	f7fd fa93 	bl	8000214 <__adddf3>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	460b      	mov	r3, r1
 8002cf2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
				e_db += 1.0;
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	4b58      	ldr	r3, [pc, #352]	; (8002e5c <Kovetendo_vonal_valaszto+0x244>)
 8002cfc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d00:	f7fd fa88 	bl	8000214 <__adddf3>
 8002d04:	4602      	mov	r2, r0
 8002d06:	460b      	mov	r3, r1
 8002d08:	e9c7 2308 	strd	r2, r3, [r7, #32]
			}
			if(vonalak_h[i] < 33) {				// kulonben '-' van benne, ami 45
 8002d0c:	4a54      	ldr	r2, [pc, #336]	; (8002e60 <Kovetendo_vonal_valaszto+0x248>)
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4413      	add	r3, r2
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	2b20      	cmp	r3, #32
 8002d16:	d81c      	bhi.n	8002d52 <Kovetendo_vonal_valaszto+0x13a>
				hatso_sum += vonalak_h[i] - 16;		// ez elvileg jo 1 - 1 erzekelt vonalra
 8002d18:	4a51      	ldr	r2, [pc, #324]	; (8002e60 <Kovetendo_vonal_valaszto+0x248>)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	3b10      	subs	r3, #16
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fd fbc2 	bl	80004ac <__aeabi_i2d>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d30:	f7fd fa70 	bl	8000214 <__adddf3>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
				h_db += 1.0;
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	4b46      	ldr	r3, [pc, #280]	; (8002e5c <Kovetendo_vonal_valaszto+0x244>)
 8002d42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d46:	f7fd fa65 	bl	8000214 <__adddf3>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for(int i=0; i < 5; i++) {				// 6: vonalak[] merete
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	3301      	adds	r3, #1
 8002d56:	613b      	str	r3, [r7, #16]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	2b04      	cmp	r3, #4
 8002d5c:	ddb3      	ble.n	8002cc6 <Kovetendo_vonal_valaszto+0xae>
			}
		}
		if(1 < e_db) {
 8002d5e:	f04f 0200 	mov.w	r2, #0
 8002d62:	4b3e      	ldr	r3, [pc, #248]	; (8002e5c <Kovetendo_vonal_valaszto+0x244>)
 8002d64:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d68:	f7fd fe9a 	bl	8000aa0 <__aeabi_dcmpgt>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d016      	beq.n	8002da0 <Kovetendo_vonal_valaszto+0x188>
			*elso = elso_sum / e_db;
 8002d72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d76:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002d7a:	f7fd fd2b 	bl	80007d4 <__aeabi_ddiv>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	68f9      	ldr	r1, [r7, #12]
 8002d84:	e9c1 2300 	strd	r2, r3, [r1]
			*hatso = hatso_sum / h_db;
 8002d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d90:	f7fd fd20 	bl	80007d4 <__aeabi_ddiv>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	68b9      	ldr	r1, [r7, #8]
 8002d9a:	e9c1 2300 	strd	r2, r3, [r1]
 8002d9e:	e00b      	b.n	8002db8 <Kovetendo_vonal_valaszto+0x1a0>
		} else {
			*elso = *elso;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da6:	68f9      	ldr	r1, [r7, #12]
 8002da8:	e9c1 2300 	strd	r2, r3, [r1]
			*hatso = *hatso;
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db2:	68b9      	ldr	r1, [r7, #8]
 8002db4:	e9c1 2300 	strd	r2, r3, [r1]
		}
	}

	if(2 < e_db) {
 8002db8:	f04f 0200 	mov.w	r2, #0
 8002dbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dc0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002dc4:	f7fd fe6c 	bl	8000aa0 <__aeabi_dcmpgt>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d005      	beq.n	8002dda <Kovetendo_vonal_valaszto+0x1c2>
		fekezes_cnt += 1;
 8002dce:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <Kovetendo_vonal_valaszto+0x24c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	4a23      	ldr	r2, [pc, #140]	; (8002e64 <Kovetendo_vonal_valaszto+0x24c>)
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	e002      	b.n	8002de0 <Kovetendo_vonal_valaszto+0x1c8>
	} else {
		fekezes_cnt = 0;
 8002dda:	4b22      	ldr	r3, [pc, #136]	; (8002e64 <Kovetendo_vonal_valaszto+0x24c>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
	}
	if((-5 < *elso && *elso < 5)  &&  (-5 < *hatso && *hatso < 5)) {
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	4b1f      	ldr	r3, [pc, #124]	; (8002e68 <Kovetendo_vonal_valaszto+0x250>)
 8002dec:	f7fd fe58 	bl	8000aa0 <__aeabi_dcmpgt>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d026      	beq.n	8002e44 <Kovetendo_vonal_valaszto+0x22c>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002dfc:	f04f 0200 	mov.w	r2, #0
 8002e00:	4b1a      	ldr	r3, [pc, #104]	; (8002e6c <Kovetendo_vonal_valaszto+0x254>)
 8002e02:	f7fd fe2f 	bl	8000a64 <__aeabi_dcmplt>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01b      	beq.n	8002e44 <Kovetendo_vonal_valaszto+0x22c>
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e12:	f04f 0200 	mov.w	r2, #0
 8002e16:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <Kovetendo_vonal_valaszto+0x250>)
 8002e18:	f7fd fe42 	bl	8000aa0 <__aeabi_dcmpgt>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d010      	beq.n	8002e44 <Kovetendo_vonal_valaszto+0x22c>
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <Kovetendo_vonal_valaszto+0x254>)
 8002e2e:	f7fd fe19 	bl	8000a64 <__aeabi_dcmplt>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <Kovetendo_vonal_valaszto+0x22c>
		veretesi_cnt += 1;
 8002e38:	4b0d      	ldr	r3, [pc, #52]	; (8002e70 <Kovetendo_vonal_valaszto+0x258>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	4a0c      	ldr	r2, [pc, #48]	; (8002e70 <Kovetendo_vonal_valaszto+0x258>)
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	e003      	b.n	8002e4c <Kovetendo_vonal_valaszto+0x234>
	} else {
		veretesi_cnt = 0;
 8002e44:	4b0a      	ldr	r3, [pc, #40]	; (8002e70 <Kovetendo_vonal_valaszto+0x258>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	601a      	str	r2, [r3, #0]
	}
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	3738      	adds	r7, #56	; 0x38
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	f3af 8000 	nop.w
 8002e58:	20000138 	.word	0x20000138
 8002e5c:	3ff00000 	.word	0x3ff00000
 8002e60:	20000130 	.word	0x20000130
 8002e64:	2000021c 	.word	0x2000021c
 8002e68:	c0140000 	.word	0xc0140000
 8002e6c:	40140000 	.word	0x40140000
 8002e70:	20000218 	.word	0x20000218
 8002e74:	eb1c432d 	.word	0xeb1c432d
 8002e78:	3f1a36e2 	.word	0x3f1a36e2

08002e7c <Szervo_szog_beallit>:

void Szervo_szog_beallit(void) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
	if (btnEnable == 1 && szervoEnable == 1) {
 8002e80:	4b28      	ldr	r3, [pc, #160]	; (8002f24 <Szervo_szog_beallit+0xa8>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d14b      	bne.n	8002f20 <Szervo_szog_beallit+0xa4>
 8002e88:	4b27      	ldr	r3, [pc, #156]	; (8002f28 <Szervo_szog_beallit+0xac>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d147      	bne.n	8002f20 <Szervo_szog_beallit+0xa4>
		cel = vonal_kovetni_e + (((vonal_kovetni_e) - (vonal_kovetni_h)) *kormanyzas_agresszivitas);
 8002e90:	4b26      	ldr	r3, [pc, #152]	; (8002f2c <Szervo_szog_beallit+0xb0>)
 8002e92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e96:	4b26      	ldr	r3, [pc, #152]	; (8002f30 <Szervo_szog_beallit+0xb4>)
 8002e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9c:	f7fd f9b8 	bl	8000210 <__aeabi_dsub>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	4610      	mov	r0, r2
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4b22      	ldr	r3, [pc, #136]	; (8002f34 <Szervo_szog_beallit+0xb8>)
 8002eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eae:	f7fd fb67 	bl	8000580 <__aeabi_dmul>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4b1c      	ldr	r3, [pc, #112]	; (8002f2c <Szervo_szog_beallit+0xb0>)
 8002ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec0:	f7fd f9a8 	bl	8000214 <__adddf3>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	460b      	mov	r3, r1
 8002ec8:	4610      	mov	r0, r2
 8002eca:	4619      	mov	r1, r3
 8002ecc:	f7fd fdf2 	bl	8000ab4 <__aeabi_d2iz>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	4a19      	ldr	r2, [pc, #100]	; (8002f38 <Szervo_szog_beallit+0xbc>)
 8002ed4:	6013      	str	r3, [r2, #0]
		//fel auto tavolsagra vetit ki. ezt novelni kell hogy agresszivabban kanyarodjon
		if(cel < -15) {
 8002ed6:	4b18      	ldr	r3, [pc, #96]	; (8002f38 <Szervo_szog_beallit+0xbc>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f113 0f0f 	cmn.w	r3, #15
 8002ede:	da03      	bge.n	8002ee8 <Szervo_szog_beallit+0x6c>
			szervoSzog = 0;
 8002ee0:	4b16      	ldr	r3, [pc, #88]	; (8002f3c <Szervo_szog_beallit+0xc0>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]
 8002ee6:	e010      	b.n	8002f0a <Szervo_szog_beallit+0x8e>
		} else if(15 < cel) {
 8002ee8:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <Szervo_szog_beallit+0xbc>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b0f      	cmp	r3, #15
 8002eee:	dd03      	ble.n	8002ef8 <Szervo_szog_beallit+0x7c>
			szervoSzog = 180;
 8002ef0:	4b12      	ldr	r3, [pc, #72]	; (8002f3c <Szervo_szog_beallit+0xc0>)
 8002ef2:	22b4      	movs	r2, #180	; 0xb4
 8002ef4:	601a      	str	r2, [r3, #0]
 8002ef6:	e008      	b.n	8002f0a <Szervo_szog_beallit+0x8e>
		} else {
			szervoSzog = 90 + cel *6;
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <Szervo_szog_beallit+0xbc>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	335a      	adds	r3, #90	; 0x5a
 8002f06:	4a0d      	ldr	r2, [pc, #52]	; (8002f3c <Szervo_szog_beallit+0xc0>)
 8002f08:	6013      	str	r3, [r2, #0]
			szervoSzog = 180;
		} else {
			szervoSzog = 90 + cel *6;
		}*/

		SERVO_MoveTo(SZERVO, szervoSzog);
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <Szervo_szog_beallit+0xc0>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	ee07 3a90 	vmov	s15, r3
 8002f12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f16:	eeb0 0a67 	vmov.f32	s0, s15
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f7fe f91e 	bl	800115c <SERVO_MoveTo>
	}
}
 8002f20:	bf00      	nop
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	200001b0 	.word	0x200001b0
 8002f28:	20000000 	.word	0x20000000
 8002f2c:	20000208 	.word	0x20000208
 8002f30:	20000200 	.word	0x20000200
 8002f34:	20000148 	.word	0x20000148
 8002f38:	20000210 	.word	0x20000210
 8002f3c:	20000140 	.word	0x20000140

08002f40 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	4603      	mov	r3, r0
 8002f48:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8002f4a:	88fb      	ldrh	r3, [r7, #6]
 8002f4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f50:	d109      	bne.n	8002f66 <HAL_GPIO_EXTI_Callback+0x26>
		btnEnable = !btnEnable;
 8002f52:	4b08      	ldr	r3, [pc, #32]	; (8002f74 <HAL_GPIO_EXTI_Callback+0x34>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bf0c      	ite	eq
 8002f5a:	2301      	moveq	r3, #1
 8002f5c:	2300      	movne	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	4b04      	ldr	r3, [pc, #16]	; (8002f74 <HAL_GPIO_EXTI_Callback+0x34>)
 8002f64:	701a      	strb	r2, [r3, #0]
		/*szervoSzog += 90;
		if(szervoSzog > 200)
			szervoSzog = 0;
		SERVO_MoveTo(SZERVO, szervoSzog);*/
	}
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	200001b0 	.word	0x200001b0

08002f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f7c:	b672      	cpsid	i
}
 8002f7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002f80:	e7fe      	b.n	8002f80 <Error_Handler+0x8>

08002f82 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	607b      	str	r3, [r7, #4]
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	4a0f      	ldr	r2, [pc, #60]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fac:	6453      	str	r3, [r2, #68]	; 0x44
 8002fae:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fb6:	607b      	str	r3, [r7, #4]
 8002fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	603b      	str	r3, [r7, #0]
 8002fbe:	4b09      	ldr	r3, [pc, #36]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc2:	4a08      	ldr	r2, [pc, #32]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fc8:	6413      	str	r3, [r2, #64]	; 0x40
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HAL_MspInit+0x4c>)
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd2:	603b      	str	r3, [r7, #0]
 8002fd4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002fd6:	2007      	movs	r0, #7
 8002fd8:	f000 fe9e 	bl	8003d18 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fdc:	bf00      	nop
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40023800 	.word	0x40023800

08002fe8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b090      	sub	sp, #64	; 0x40
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ff0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a6b      	ldr	r2, [pc, #428]	; (80031b4 <HAL_I2C_MspInit+0x1cc>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d12d      	bne.n	8003066 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	62bb      	str	r3, [r7, #40]	; 0x28
 800300e:	4b6a      	ldr	r3, [pc, #424]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	4a69      	ldr	r2, [pc, #420]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003014:	f043 0302 	orr.w	r3, r3, #2
 8003018:	6313      	str	r3, [r2, #48]	; 0x30
 800301a:	4b67      	ldr	r3, [pc, #412]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	62bb      	str	r3, [r7, #40]	; 0x28
 8003024:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003026:	f44f 7340 	mov.w	r3, #768	; 0x300
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800302c:	2312      	movs	r3, #18
 800302e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003034:	2303      	movs	r3, #3
 8003036:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003038:	2304      	movs	r3, #4
 800303a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800303c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003040:	4619      	mov	r1, r3
 8003042:	485e      	ldr	r0, [pc, #376]	; (80031bc <HAL_I2C_MspInit+0x1d4>)
 8003044:	f001 fbc2 	bl	80047cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003048:	2300      	movs	r3, #0
 800304a:	627b      	str	r3, [r7, #36]	; 0x24
 800304c:	4b5a      	ldr	r3, [pc, #360]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800304e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003050:	4a59      	ldr	r2, [pc, #356]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003052:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003056:	6413      	str	r3, [r2, #64]	; 0x40
 8003058:	4b57      	ldr	r3, [pc, #348]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800305a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003064:	e0a2      	b.n	80031ac <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C2)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a55      	ldr	r2, [pc, #340]	; (80031c0 <HAL_I2C_MspInit+0x1d8>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d14c      	bne.n	800310a <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003070:	2300      	movs	r3, #0
 8003072:	623b      	str	r3, [r7, #32]
 8003074:	4b50      	ldr	r3, [pc, #320]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003078:	4a4f      	ldr	r2, [pc, #316]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800307a:	f043 0302 	orr.w	r3, r3, #2
 800307e:	6313      	str	r3, [r2, #48]	; 0x30
 8003080:	4b4d      	ldr	r3, [pc, #308]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	623b      	str	r3, [r7, #32]
 800308a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	61fb      	str	r3, [r7, #28]
 8003090:	4b49      	ldr	r3, [pc, #292]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	4a48      	ldr	r2, [pc, #288]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003096:	f043 0304 	orr.w	r3, r3, #4
 800309a:	6313      	str	r3, [r2, #48]	; 0x30
 800309c:	4b46      	ldr	r3, [pc, #280]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a0:	f003 0304 	and.w	r3, r3, #4
 80030a4:	61fb      	str	r3, [r7, #28]
 80030a6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80030a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030ae:	2312      	movs	r3, #18
 80030b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b2:	2300      	movs	r3, #0
 80030b4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b6:	2303      	movs	r3, #3
 80030b8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80030ba:	2304      	movs	r3, #4
 80030bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030c2:	4619      	mov	r1, r3
 80030c4:	483d      	ldr	r0, [pc, #244]	; (80031bc <HAL_I2C_MspInit+0x1d4>)
 80030c6:	f001 fb81 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80030ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030d0:	2312      	movs	r3, #18
 80030d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d4:	2300      	movs	r3, #0
 80030d6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d8:	2303      	movs	r3, #3
 80030da:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80030dc:	2304      	movs	r3, #4
 80030de:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80030e4:	4619      	mov	r1, r3
 80030e6:	4837      	ldr	r0, [pc, #220]	; (80031c4 <HAL_I2C_MspInit+0x1dc>)
 80030e8:	f001 fb70 	bl	80047cc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80030ec:	2300      	movs	r3, #0
 80030ee:	61bb      	str	r3, [r7, #24]
 80030f0:	4b31      	ldr	r3, [pc, #196]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	4a30      	ldr	r2, [pc, #192]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 80030f6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030fa:	6413      	str	r3, [r2, #64]	; 0x40
 80030fc:	4b2e      	ldr	r3, [pc, #184]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 80030fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003100:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003104:	61bb      	str	r3, [r7, #24]
 8003106:	69bb      	ldr	r3, [r7, #24]
}
 8003108:	e050      	b.n	80031ac <HAL_I2C_MspInit+0x1c4>
  else if(hi2c->Instance==I2C3)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a2e      	ldr	r2, [pc, #184]	; (80031c8 <HAL_I2C_MspInit+0x1e0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d14b      	bne.n	80031ac <HAL_I2C_MspInit+0x1c4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
 8003118:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800311a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311c:	4a26      	ldr	r2, [pc, #152]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	6313      	str	r3, [r2, #48]	; 0x30
 8003124:	4b24      	ldr	r3, [pc, #144]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
 8003134:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	4a1f      	ldr	r2, [pc, #124]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800313a:	f043 0301 	orr.w	r3, r3, #1
 800313e:	6313      	str	r3, [r2, #48]	; 0x30
 8003140:	4b1d      	ldr	r3, [pc, #116]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	613b      	str	r3, [r7, #16]
 800314a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800314c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003150:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003152:	2312      	movs	r3, #18
 8003154:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315a:	2303      	movs	r3, #3
 800315c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800315e:	2304      	movs	r3, #4
 8003160:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003166:	4619      	mov	r1, r3
 8003168:	4816      	ldr	r0, [pc, #88]	; (80031c4 <HAL_I2C_MspInit+0x1dc>)
 800316a:	f001 fb2f 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800316e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003172:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003174:	2312      	movs	r3, #18
 8003176:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003178:	2300      	movs	r3, #0
 800317a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800317c:	2303      	movs	r3, #3
 800317e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003180:	2304      	movs	r3, #4
 8003182:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003184:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003188:	4619      	mov	r1, r3
 800318a:	4810      	ldr	r0, [pc, #64]	; (80031cc <HAL_I2C_MspInit+0x1e4>)
 800318c:	f001 fb1e 	bl	80047cc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003190:	2300      	movs	r3, #0
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	4a07      	ldr	r2, [pc, #28]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 800319a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800319e:	6413      	str	r3, [r2, #64]	; 0x40
 80031a0:	4b05      	ldr	r3, [pc, #20]	; (80031b8 <HAL_I2C_MspInit+0x1d0>)
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	68fb      	ldr	r3, [r7, #12]
}
 80031ac:	bf00      	nop
 80031ae:	3740      	adds	r7, #64	; 0x40
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40005400 	.word	0x40005400
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40020400 	.word	0x40020400
 80031c0:	40005800 	.word	0x40005800
 80031c4:	40020800 	.word	0x40020800
 80031c8:	40005c00 	.word	0x40005c00
 80031cc:	40020000 	.word	0x40020000

080031d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b090      	sub	sp, #64	; 0x40
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a98      	ldr	r2, [pc, #608]	; (8003450 <HAL_SPI_MspInit+0x280>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d12c      	bne.n	800324c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80031f6:	4b97      	ldr	r3, [pc, #604]	; (8003454 <HAL_SPI_MspInit+0x284>)
 80031f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fa:	4a96      	ldr	r2, [pc, #600]	; (8003454 <HAL_SPI_MspInit+0x284>)
 80031fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003200:	6453      	str	r3, [r2, #68]	; 0x44
 8003202:	4b94      	ldr	r3, [pc, #592]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800320a:	62bb      	str	r3, [r7, #40]	; 0x28
 800320c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	627b      	str	r3, [r7, #36]	; 0x24
 8003212:	4b90      	ldr	r3, [pc, #576]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	4a8f      	ldr	r2, [pc, #572]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6313      	str	r3, [r2, #48]	; 0x30
 800321e:	4b8d      	ldr	r3, [pc, #564]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	627b      	str	r3, [r7, #36]	; 0x24
 8003228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800322a:	23e0      	movs	r3, #224	; 0xe0
 800322c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800322e:	2302      	movs	r3, #2
 8003230:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003232:	2300      	movs	r3, #0
 8003234:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003236:	2303      	movs	r3, #3
 8003238:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800323a:	2305      	movs	r3, #5
 800323c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800323e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003242:	4619      	mov	r1, r3
 8003244:	4884      	ldr	r0, [pc, #528]	; (8003458 <HAL_SPI_MspInit+0x288>)
 8003246:	f001 fac1 	bl	80047cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800324a:	e0fd      	b.n	8003448 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI2)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a82      	ldr	r2, [pc, #520]	; (800345c <HAL_SPI_MspInit+0x28c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d14b      	bne.n	80032ee <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	623b      	str	r3, [r7, #32]
 800325a:	4b7e      	ldr	r3, [pc, #504]	; (8003454 <HAL_SPI_MspInit+0x284>)
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	4a7d      	ldr	r2, [pc, #500]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003264:	6413      	str	r3, [r2, #64]	; 0x40
 8003266:	4b7b      	ldr	r3, [pc, #492]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800326e:	623b      	str	r3, [r7, #32]
 8003270:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
 8003276:	4b77      	ldr	r3, [pc, #476]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a76      	ldr	r2, [pc, #472]	; (8003454 <HAL_SPI_MspInit+0x284>)
 800327c:	f043 0304 	orr.w	r3, r3, #4
 8003280:	6313      	str	r3, [r2, #48]	; 0x30
 8003282:	4b74      	ldr	r3, [pc, #464]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	f003 0304 	and.w	r3, r3, #4
 800328a:	61fb      	str	r3, [r7, #28]
 800328c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
 8003292:	4b70      	ldr	r3, [pc, #448]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	4a6f      	ldr	r2, [pc, #444]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003298:	f043 0302 	orr.w	r3, r3, #2
 800329c:	6313      	str	r3, [r2, #48]	; 0x30
 800329e:	4b6d      	ldr	r3, [pc, #436]	; (8003454 <HAL_SPI_MspInit+0x284>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80032aa:	2302      	movs	r3, #2
 80032ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ae:	2302      	movs	r3, #2
 80032b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b6:	2303      	movs	r3, #3
 80032b8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 80032ba:	2307      	movs	r3, #7
 80032bc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032c2:	4619      	mov	r1, r3
 80032c4:	4866      	ldr	r0, [pc, #408]	; (8003460 <HAL_SPI_MspInit+0x290>)
 80032c6:	f001 fa81 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80032ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d0:	2302      	movs	r3, #2
 80032d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d4:	2300      	movs	r3, #0
 80032d6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032d8:	2303      	movs	r3, #3
 80032da:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80032dc:	2305      	movs	r3, #5
 80032de:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80032e4:	4619      	mov	r1, r3
 80032e6:	485f      	ldr	r0, [pc, #380]	; (8003464 <HAL_SPI_MspInit+0x294>)
 80032e8:	f001 fa70 	bl	80047cc <HAL_GPIO_Init>
}
 80032ec:	e0ac      	b.n	8003448 <HAL_SPI_MspInit+0x278>
  else if(hspi->Instance==SPI3)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a5d      	ldr	r2, [pc, #372]	; (8003468 <HAL_SPI_MspInit+0x298>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	f040 80a7 	bne.w	8003448 <HAL_SPI_MspInit+0x278>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	617b      	str	r3, [r7, #20]
 80032fe:	4b55      	ldr	r3, [pc, #340]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003302:	4a54      	ldr	r2, [pc, #336]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003308:	6413      	str	r3, [r2, #64]	; 0x40
 800330a:	4b52      	ldr	r3, [pc, #328]	; (8003454 <HAL_SPI_MspInit+0x284>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003316:	2300      	movs	r3, #0
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	4b4e      	ldr	r3, [pc, #312]	; (8003454 <HAL_SPI_MspInit+0x284>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	4a4d      	ldr	r2, [pc, #308]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003320:	f043 0302 	orr.w	r3, r3, #2
 8003324:	6313      	str	r3, [r2, #48]	; 0x30
 8003326:	4b4b      	ldr	r3, [pc, #300]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	613b      	str	r3, [r7, #16]
 8003330:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	4b47      	ldr	r3, [pc, #284]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800333a:	4a46      	ldr	r2, [pc, #280]	; (8003454 <HAL_SPI_MspInit+0x284>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6313      	str	r3, [r2, #48]	; 0x30
 8003342:	4b44      	ldr	r3, [pc, #272]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	60bb      	str	r3, [r7, #8]
 8003352:	4b40      	ldr	r3, [pc, #256]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003356:	4a3f      	ldr	r2, [pc, #252]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003358:	f043 0304 	orr.w	r3, r3, #4
 800335c:	6313      	str	r3, [r2, #48]	; 0x30
 800335e:	4b3d      	ldr	r3, [pc, #244]	; (8003454 <HAL_SPI_MspInit+0x284>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	60bb      	str	r3, [r7, #8]
 8003368:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800336a:	2301      	movs	r3, #1
 800336c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003376:	2303      	movs	r3, #3
 8003378:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800337a:	2307      	movs	r3, #7
 800337c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800337e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003382:	4619      	mov	r1, r3
 8003384:	4837      	ldr	r0, [pc, #220]	; (8003464 <HAL_SPI_MspInit+0x294>)
 8003386:	f001 fa21 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800338a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800338e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003390:	2302      	movs	r3, #2
 8003392:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003394:	2300      	movs	r3, #0
 8003396:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003398:	2303      	movs	r3, #3
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800339c:	2306      	movs	r3, #6
 800339e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033a4:	4619      	mov	r1, r3
 80033a6:	482c      	ldr	r0, [pc, #176]	; (8003458 <HAL_SPI_MspInit+0x288>)
 80033a8:	f001 fa10 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b2:	2302      	movs	r3, #2
 80033b4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ba:	2303      	movs	r3, #3
 80033bc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033be:	2306      	movs	r3, #6
 80033c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033c6:	4619      	mov	r1, r3
 80033c8:	4825      	ldr	r0, [pc, #148]	; (8003460 <HAL_SPI_MspInit+0x290>)
 80033ca:	f001 f9ff 	bl	80047cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80033ce:	2310      	movs	r3, #16
 80033d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d2:	2302      	movs	r3, #2
 80033d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033da:	2303      	movs	r3, #3
 80033dc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033de:	2306      	movs	r3, #6
 80033e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033e6:	4619      	mov	r1, r3
 80033e8:	481e      	ldr	r0, [pc, #120]	; (8003464 <HAL_SPI_MspInit+0x294>)
 80033ea:	f001 f9ef 	bl	80047cc <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 80033ee:	4b1f      	ldr	r3, [pc, #124]	; (800346c <HAL_SPI_MspInit+0x29c>)
 80033f0:	4a1f      	ldr	r2, [pc, #124]	; (8003470 <HAL_SPI_MspInit+0x2a0>)
 80033f2:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80033f4:	4b1d      	ldr	r3, [pc, #116]	; (800346c <HAL_SPI_MspInit+0x29c>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033fa:	4b1c      	ldr	r3, [pc, #112]	; (800346c <HAL_SPI_MspInit+0x29c>)
 80033fc:	2240      	movs	r2, #64	; 0x40
 80033fe:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003400:	4b1a      	ldr	r3, [pc, #104]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003402:	2200      	movs	r2, #0
 8003404:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003406:	4b19      	ldr	r3, [pc, #100]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003408:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800340c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800340e:	4b17      	ldr	r3, [pc, #92]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003410:	2200      	movs	r2, #0
 8003412:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003414:	4b15      	ldr	r3, [pc, #84]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003416:	2200      	movs	r2, #0
 8003418:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800341a:	4b14      	ldr	r3, [pc, #80]	; (800346c <HAL_SPI_MspInit+0x29c>)
 800341c:	2200      	movs	r2, #0
 800341e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003420:	4b12      	ldr	r3, [pc, #72]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003422:	2200      	movs	r2, #0
 8003424:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003426:	4b11      	ldr	r3, [pc, #68]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003428:	2200      	movs	r2, #0
 800342a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800342c:	480f      	ldr	r0, [pc, #60]	; (800346c <HAL_SPI_MspInit+0x29c>)
 800342e:	f000 fce3 	bl	8003df8 <HAL_DMA_Init>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_SPI_MspInit+0x26c>
      Error_Handler();
 8003438:	f7ff fd9e 	bl	8002f78 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a0b      	ldr	r2, [pc, #44]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003440:	649a      	str	r2, [r3, #72]	; 0x48
 8003442:	4a0a      	ldr	r2, [pc, #40]	; (800346c <HAL_SPI_MspInit+0x29c>)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003448:	bf00      	nop
 800344a:	3740      	adds	r7, #64	; 0x40
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	40013000 	.word	0x40013000
 8003454:	40023800 	.word	0x40023800
 8003458:	40020000 	.word	0x40020000
 800345c:	40003800 	.word	0x40003800
 8003460:	40020800 	.word	0x40020800
 8003464:	40020400 	.word	0x40020400
 8003468:	40003c00 	.word	0x40003c00
 800346c:	200004ac 	.word	0x200004ac
 8003470:	40026088 	.word	0x40026088

08003474 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003484:	d116      	bne.n	80034b4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
 800348a:	4b28      	ldr	r3, [pc, #160]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	4a27      	ldr	r2, [pc, #156]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 8003490:	f043 0301 	orr.w	r3, r3, #1
 8003494:	6413      	str	r3, [r2, #64]	; 0x40
 8003496:	4b25      	ldr	r3, [pc, #148]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 8003498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80034a2:	2200      	movs	r2, #0
 80034a4:	2100      	movs	r1, #0
 80034a6:	201c      	movs	r0, #28
 80034a8:	f000 fc56 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80034ac:	201c      	movs	r0, #28
 80034ae:	f000 fc7f 	bl	8003db0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80034b2:	e036      	b.n	8003522 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM8)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a1d      	ldr	r2, [pc, #116]	; (8003530 <HAL_TIM_Base_MspInit+0xbc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d116      	bne.n	80034ec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80034be:	2300      	movs	r3, #0
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	4b1a      	ldr	r3, [pc, #104]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 80034c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c6:	4a19      	ldr	r2, [pc, #100]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 80034c8:	f043 0302 	orr.w	r3, r3, #2
 80034cc:	6453      	str	r3, [r2, #68]	; 0x44
 80034ce:	4b17      	ldr	r3, [pc, #92]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	613b      	str	r3, [r7, #16]
 80034d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 80034da:	2201      	movs	r2, #1
 80034dc:	2100      	movs	r1, #0
 80034de:	202b      	movs	r0, #43	; 0x2b
 80034e0:	f000 fc3a 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80034e4:	202b      	movs	r0, #43	; 0x2b
 80034e6:	f000 fc63 	bl	8003db0 <HAL_NVIC_EnableIRQ>
}
 80034ea:	e01a      	b.n	8003522 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM12)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a10      	ldr	r2, [pc, #64]	; (8003534 <HAL_TIM_Base_MspInit+0xc0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d115      	bne.n	8003522 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	60fb      	str	r3, [r7, #12]
 80034fa:	4b0c      	ldr	r3, [pc, #48]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	4a0b      	ldr	r2, [pc, #44]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 8003500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003504:	6413      	str	r3, [r2, #64]	; 0x40
 8003506:	4b09      	ldr	r3, [pc, #36]	; (800352c <HAL_TIM_Base_MspInit+0xb8>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 1);
 8003512:	2201      	movs	r2, #1
 8003514:	2100      	movs	r1, #0
 8003516:	202b      	movs	r0, #43	; 0x2b
 8003518:	f000 fc1e 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800351c:	202b      	movs	r0, #43	; 0x2b
 800351e:	f000 fc47 	bl	8003db0 <HAL_NVIC_EnableIRQ>
}
 8003522:	bf00      	nop
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	40023800 	.word	0x40023800
 8003530:	40010400 	.word	0x40010400
 8003534:	40001800 	.word	0x40001800

08003538 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a0e      	ldr	r2, [pc, #56]	; (8003580 <HAL_TIM_PWM_MspInit+0x48>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d115      	bne.n	8003576 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	4b0d      	ldr	r3, [pc, #52]	; (8003584 <HAL_TIM_PWM_MspInit+0x4c>)
 8003550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003552:	4a0c      	ldr	r2, [pc, #48]	; (8003584 <HAL_TIM_PWM_MspInit+0x4c>)
 8003554:	f043 0302 	orr.w	r3, r3, #2
 8003558:	6413      	str	r3, [r2, #64]	; 0x40
 800355a:	4b0a      	ldr	r3, [pc, #40]	; (8003584 <HAL_TIM_PWM_MspInit+0x4c>)
 800355c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003566:	2200      	movs	r2, #0
 8003568:	2100      	movs	r1, #0
 800356a:	201d      	movs	r0, #29
 800356c:	f000 fbf4 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003570:	201d      	movs	r0, #29
 8003572:	f000 fc1d 	bl	8003db0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003576:	bf00      	nop
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40000400 	.word	0x40000400
 8003584:	40023800 	.word	0x40023800

08003588 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b08a      	sub	sp, #40	; 0x28
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003590:	f107 0314 	add.w	r3, r7, #20
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	609a      	str	r2, [r3, #8]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a1d      	ldr	r2, [pc, #116]	; (800361c <HAL_TIM_Encoder_MspInit+0x94>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d133      	bne.n	8003612 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	4b1c      	ldr	r3, [pc, #112]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	4a1b      	ldr	r2, [pc, #108]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035b4:	f043 0304 	orr.w	r3, r3, #4
 80035b8:	6413      	str	r3, [r2, #64]	; 0x40
 80035ba:	4b19      	ldr	r3, [pc, #100]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	613b      	str	r3, [r7, #16]
 80035c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	60fb      	str	r3, [r7, #12]
 80035ca:	4b15      	ldr	r3, [pc, #84]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ce:	4a14      	ldr	r2, [pc, #80]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035d0:	f043 0302 	orr.w	r3, r3, #2
 80035d4:	6313      	str	r3, [r2, #48]	; 0x30
 80035d6:	4b12      	ldr	r3, [pc, #72]	; (8003620 <HAL_TIM_Encoder_MspInit+0x98>)
 80035d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	60fb      	str	r3, [r7, #12]
 80035e0:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035e2:	23c0      	movs	r3, #192	; 0xc0
 80035e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e6:	2302      	movs	r3, #2
 80035e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ea:	2300      	movs	r3, #0
 80035ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ee:	2300      	movs	r3, #0
 80035f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80035f2:	2302      	movs	r3, #2
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035f6:	f107 0314 	add.w	r3, r7, #20
 80035fa:	4619      	mov	r1, r3
 80035fc:	4809      	ldr	r0, [pc, #36]	; (8003624 <HAL_TIM_Encoder_MspInit+0x9c>)
 80035fe:	f001 f8e5 	bl	80047cc <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003602:	2200      	movs	r2, #0
 8003604:	2100      	movs	r1, #0
 8003606:	201e      	movs	r0, #30
 8003608:	f000 fba6 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800360c:	201e      	movs	r0, #30
 800360e:	f000 fbcf 	bl	8003db0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003612:	bf00      	nop
 8003614:	3728      	adds	r7, #40	; 0x28
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40000800 	.word	0x40000800
 8003620:	40023800 	.word	0x40023800
 8003624:	40020400 	.word	0x40020400

08003628 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08a      	sub	sp, #40	; 0x28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003630:	f107 0314 	add.w	r3, r7, #20
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]
 8003638:	605a      	str	r2, [r3, #4]
 800363a:	609a      	str	r2, [r3, #8]
 800363c:	60da      	str	r2, [r3, #12]
 800363e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a37      	ldr	r2, [pc, #220]	; (8003724 <HAL_TIM_MspPostInit+0xfc>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d11e      	bne.n	8003688 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364a:	2300      	movs	r3, #0
 800364c:	613b      	str	r3, [r7, #16]
 800364e:	4b36      	ldr	r3, [pc, #216]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003652:	4a35      	ldr	r2, [pc, #212]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 8003654:	f043 0304 	orr.w	r3, r3, #4
 8003658:	6313      	str	r3, [r2, #48]	; 0x30
 800365a:	4b33      	ldr	r3, [pc, #204]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	f003 0304 	and.w	r3, r3, #4
 8003662:	613b      	str	r3, [r7, #16]
 8003664:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003666:	2340      	movs	r3, #64	; 0x40
 8003668:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366a:	2302      	movs	r3, #2
 800366c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366e:	2300      	movs	r3, #0
 8003670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003672:	2300      	movs	r3, #0
 8003674:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003676:	2302      	movs	r3, #2
 8003678:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367a:	f107 0314 	add.w	r3, r7, #20
 800367e:	4619      	mov	r1, r3
 8003680:	482a      	ldr	r0, [pc, #168]	; (800372c <HAL_TIM_MspPostInit+0x104>)
 8003682:	f001 f8a3 	bl	80047cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003686:	e048      	b.n	800371a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a28      	ldr	r2, [pc, #160]	; (8003730 <HAL_TIM_MspPostInit+0x108>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d11f      	bne.n	80036d2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
 8003696:	4b24      	ldr	r3, [pc, #144]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	4a23      	ldr	r2, [pc, #140]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 800369c:	f043 0304 	orr.w	r3, r3, #4
 80036a0:	6313      	str	r3, [r2, #48]	; 0x30
 80036a2:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	60fb      	str	r3, [r7, #12]
 80036ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80036ae:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80036b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b4:	2302      	movs	r3, #2
 80036b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036bc:	2300      	movs	r3, #0
 80036be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80036c0:	2303      	movs	r3, #3
 80036c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036c4:	f107 0314 	add.w	r3, r7, #20
 80036c8:	4619      	mov	r1, r3
 80036ca:	4818      	ldr	r0, [pc, #96]	; (800372c <HAL_TIM_MspPostInit+0x104>)
 80036cc:	f001 f87e 	bl	80047cc <HAL_GPIO_Init>
}
 80036d0:	e023      	b.n	800371a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM12)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a17      	ldr	r2, [pc, #92]	; (8003734 <HAL_TIM_MspPostInit+0x10c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d11e      	bne.n	800371a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036dc:	2300      	movs	r3, #0
 80036de:	60bb      	str	r3, [r7, #8]
 80036e0:	4b11      	ldr	r3, [pc, #68]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	4a10      	ldr	r2, [pc, #64]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 80036e6:	f043 0302 	orr.w	r3, r3, #2
 80036ea:	6313      	str	r3, [r2, #48]	; 0x30
 80036ec:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <HAL_TIM_MspPostInit+0x100>)
 80036ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	60bb      	str	r3, [r7, #8]
 80036f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80036f8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80036fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036fe:	2302      	movs	r3, #2
 8003700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003706:	2300      	movs	r3, #0
 8003708:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800370a:	2309      	movs	r3, #9
 800370c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800370e:	f107 0314 	add.w	r3, r7, #20
 8003712:	4619      	mov	r1, r3
 8003714:	4808      	ldr	r0, [pc, #32]	; (8003738 <HAL_TIM_MspPostInit+0x110>)
 8003716:	f001 f859 	bl	80047cc <HAL_GPIO_Init>
}
 800371a:	bf00      	nop
 800371c:	3728      	adds	r7, #40	; 0x28
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40000400 	.word	0x40000400
 8003728:	40023800 	.word	0x40023800
 800372c:	40020800 	.word	0x40020800
 8003730:	40010400 	.word	0x40010400
 8003734:	40001800 	.word	0x40001800
 8003738:	40020400 	.word	0x40020400

0800373c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b08e      	sub	sp, #56	; 0x38
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003744:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	605a      	str	r2, [r3, #4]
 800374e:	609a      	str	r2, [r3, #8]
 8003750:	60da      	str	r2, [r3, #12]
 8003752:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a5f      	ldr	r2, [pc, #380]	; (80038d8 <HAL_UART_MspInit+0x19c>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d153      	bne.n	8003806 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800375e:	2300      	movs	r3, #0
 8003760:	623b      	str	r3, [r7, #32]
 8003762:	4b5e      	ldr	r3, [pc, #376]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003766:	4a5d      	ldr	r2, [pc, #372]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003768:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800376c:	6413      	str	r3, [r2, #64]	; 0x40
 800376e:	4b5b      	ldr	r3, [pc, #364]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003772:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003776:	623b      	str	r3, [r7, #32]
 8003778:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377a:	2300      	movs	r3, #0
 800377c:	61fb      	str	r3, [r7, #28]
 800377e:	4b57      	ldr	r3, [pc, #348]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003782:	4a56      	ldr	r2, [pc, #344]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003784:	f043 0301 	orr.w	r3, r3, #1
 8003788:	6313      	str	r3, [r2, #48]	; 0x30
 800378a:	4b54      	ldr	r3, [pc, #336]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	61fb      	str	r3, [r7, #28]
 8003794:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003796:	2300      	movs	r3, #0
 8003798:	61bb      	str	r3, [r7, #24]
 800379a:	4b50      	ldr	r3, [pc, #320]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800379c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379e:	4a4f      	ldr	r2, [pc, #316]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 80037a0:	f043 0304 	orr.w	r3, r3, #4
 80037a4:	6313      	str	r3, [r2, #48]	; 0x30
 80037a6:	4b4d      	ldr	r3, [pc, #308]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	61bb      	str	r3, [r7, #24]
 80037b0:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80037b2:	2301      	movs	r3, #1
 80037b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b6:	2302      	movs	r3, #2
 80037b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037be:	2303      	movs	r3, #3
 80037c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80037c2:	2308      	movs	r3, #8
 80037c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ca:	4619      	mov	r1, r3
 80037cc:	4844      	ldr	r0, [pc, #272]	; (80038e0 <HAL_UART_MspInit+0x1a4>)
 80037ce:	f000 fffd 	bl	80047cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80037d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80037d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037d8:	2302      	movs	r3, #2
 80037da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037dc:	2301      	movs	r3, #1
 80037de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037e0:	2303      	movs	r3, #3
 80037e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80037e4:	2308      	movs	r3, #8
 80037e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037ec:	4619      	mov	r1, r3
 80037ee:	483d      	ldr	r0, [pc, #244]	; (80038e4 <HAL_UART_MspInit+0x1a8>)
 80037f0:	f000 ffec 	bl	80047cc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80037f4:	2200      	movs	r2, #0
 80037f6:	2100      	movs	r1, #0
 80037f8:	2034      	movs	r0, #52	; 0x34
 80037fa:	f000 faad 	bl	8003d58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80037fe:	2034      	movs	r0, #52	; 0x34
 8003800:	f000 fad6 	bl	8003db0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003804:	e063      	b.n	80038ce <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART1)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a37      	ldr	r2, [pc, #220]	; (80038e8 <HAL_UART_MspInit+0x1ac>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d12d      	bne.n	800386c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003810:	2300      	movs	r3, #0
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	4b31      	ldr	r3, [pc, #196]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003818:	4a30      	ldr	r2, [pc, #192]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800381a:	f043 0310 	orr.w	r3, r3, #16
 800381e:	6453      	str	r3, [r2, #68]	; 0x44
 8003820:	4b2e      	ldr	r3, [pc, #184]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003824:	f003 0310 	and.w	r3, r3, #16
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800382c:	2300      	movs	r3, #0
 800382e:	613b      	str	r3, [r7, #16]
 8003830:	4b2a      	ldr	r3, [pc, #168]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	4a29      	ldr	r2, [pc, #164]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6313      	str	r3, [r2, #48]	; 0x30
 800383c:	4b27      	ldr	r3, [pc, #156]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	613b      	str	r3, [r7, #16]
 8003846:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003848:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800384c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800384e:	2302      	movs	r3, #2
 8003850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003856:	2303      	movs	r3, #3
 8003858:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800385a:	2307      	movs	r3, #7
 800385c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800385e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003862:	4619      	mov	r1, r3
 8003864:	481e      	ldr	r0, [pc, #120]	; (80038e0 <HAL_UART_MspInit+0x1a4>)
 8003866:	f000 ffb1 	bl	80047cc <HAL_GPIO_Init>
}
 800386a:	e030      	b.n	80038ce <HAL_UART_MspInit+0x192>
  else if(huart->Instance==USART2)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1e      	ldr	r2, [pc, #120]	; (80038ec <HAL_UART_MspInit+0x1b0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d12b      	bne.n	80038ce <HAL_UART_MspInit+0x192>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	4b18      	ldr	r3, [pc, #96]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	4a17      	ldr	r2, [pc, #92]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003884:	6413      	str	r3, [r2, #64]	; 0x40
 8003886:	4b15      	ldr	r3, [pc, #84]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800388e:	60fb      	str	r3, [r7, #12]
 8003890:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60bb      	str	r3, [r7, #8]
 8003896:	4b11      	ldr	r3, [pc, #68]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	4a10      	ldr	r2, [pc, #64]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	6313      	str	r3, [r2, #48]	; 0x30
 80038a2:	4b0e      	ldr	r3, [pc, #56]	; (80038dc <HAL_UART_MspInit+0x1a0>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	60bb      	str	r3, [r7, #8]
 80038ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80038ae:	230c      	movs	r3, #12
 80038b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b2:	2302      	movs	r3, #2
 80038b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b6:	2300      	movs	r3, #0
 80038b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ba:	2303      	movs	r3, #3
 80038bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80038be:	2307      	movs	r3, #7
 80038c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038c6:	4619      	mov	r1, r3
 80038c8:	4805      	ldr	r0, [pc, #20]	; (80038e0 <HAL_UART_MspInit+0x1a4>)
 80038ca:	f000 ff7f 	bl	80047cc <HAL_GPIO_Init>
}
 80038ce:	bf00      	nop
 80038d0:	3738      	adds	r7, #56	; 0x38
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	40004c00 	.word	0x40004c00
 80038dc:	40023800 	.word	0x40023800
 80038e0:	40020000 	.word	0x40020000
 80038e4:	40020800 	.word	0x40020800
 80038e8:	40011000 	.word	0x40011000
 80038ec:	40004400 	.word	0x40004400

080038f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <NMI_Handler+0x4>

080038f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038fa:	e7fe      	b.n	80038fa <HardFault_Handler+0x4>

080038fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003900:	e7fe      	b.n	8003900 <MemManage_Handler+0x4>

08003902 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003906:	e7fe      	b.n	8003906 <BusFault_Handler+0x4>

08003908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800390c:	e7fe      	b.n	800390c <UsageFault_Handler+0x4>

0800390e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800390e:	b480      	push	{r7}
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003912:	bf00      	nop
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003920:	bf00      	nop
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800392a:	b480      	push	{r7}
 800392c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800392e:	bf00      	nop
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800393c:	f000 f8d8 	bl	8003af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003940:	bf00      	nop
 8003942:	bd80      	pop	{r7, pc}

08003944 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <DMA1_Stream5_IRQHandler+0x10>)
 800394a:	f000 fd03 	bl	8004354 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	200004ac 	.word	0x200004ac

08003958 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800395c:	4802      	ldr	r0, [pc, #8]	; (8003968 <TIM2_IRQHandler+0x10>)
 800395e:	f004 fea1 	bl	80086a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	200005ec 	.word	0x200005ec

0800396c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <TIM3_IRQHandler+0x10>)
 8003972:	f004 fe97 	bl	80086a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	2000040c 	.word	0x2000040c

08003980 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003984:	4802      	ldr	r0, [pc, #8]	; (8003990 <TIM4_IRQHandler+0x10>)
 8003986:	f004 fe8d 	bl	80086a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	2000031c 	.word	0x2000031c

08003994 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003998:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800399c:	f001 fa6c 	bl	8004e78 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80039a8:	4803      	ldr	r0, [pc, #12]	; (80039b8 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80039aa:	f004 fe7b 	bl	80086a4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80039ae:	4803      	ldr	r0, [pc, #12]	; (80039bc <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80039b0:	f004 fe78 	bl	80086a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80039b4:	bf00      	nop
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	200002d4 	.word	0x200002d4
 80039bc:	20000678 	.word	0x20000678

080039c0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80039c4:	4802      	ldr	r0, [pc, #8]	; (80039d0 <UART4_IRQHandler+0x10>)
 80039c6:	f006 fb85 	bl	800a0d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80039ca:	bf00      	nop
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	20000550 	.word	0x20000550

080039d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039d8:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <SystemInit+0x20>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039de:	4a05      	ldr	r2, [pc, #20]	; (80039f4 <SystemInit+0x20>)
 80039e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80039e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80039e8:	bf00      	nop
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	e000ed00 	.word	0xe000ed00

080039f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80039f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80039fc:	480d      	ldr	r0, [pc, #52]	; (8003a34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80039fe:	490e      	ldr	r1, [pc, #56]	; (8003a38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a00:	4a0e      	ldr	r2, [pc, #56]	; (8003a3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a04:	e002      	b.n	8003a0c <LoopCopyDataInit>

08003a06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a0a:	3304      	adds	r3, #4

08003a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a10:	d3f9      	bcc.n	8003a06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a12:	4a0b      	ldr	r2, [pc, #44]	; (8003a40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a14:	4c0b      	ldr	r4, [pc, #44]	; (8003a44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a18:	e001      	b.n	8003a1e <LoopFillZerobss>

08003a1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a1c:	3204      	adds	r2, #4

08003a1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a20:	d3fb      	bcc.n	8003a1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a22:	f7ff ffd7 	bl	80039d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a26:	f00c fe17 	bl	8010658 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a2a:	f7fd fc25 	bl	8001278 <main>
  bx  lr    
 8003a2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a38:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8003a3c:	08010a04 	.word	0x08010a04
  ldr r2, =_sbss
 8003a40:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8003a44:	200007c4 	.word	0x200007c4

08003a48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a48:	e7fe      	b.n	8003a48 <ADC_IRQHandler>
	...

08003a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a50:	4b0e      	ldr	r3, [pc, #56]	; (8003a8c <HAL_Init+0x40>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a0d      	ldr	r2, [pc, #52]	; (8003a8c <HAL_Init+0x40>)
 8003a56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a5c:	4b0b      	ldr	r3, [pc, #44]	; (8003a8c <HAL_Init+0x40>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a0a      	ldr	r2, [pc, #40]	; (8003a8c <HAL_Init+0x40>)
 8003a62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a68:	4b08      	ldr	r3, [pc, #32]	; (8003a8c <HAL_Init+0x40>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a07      	ldr	r2, [pc, #28]	; (8003a8c <HAL_Init+0x40>)
 8003a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a74:	2003      	movs	r0, #3
 8003a76:	f000 f94f 	bl	8003d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f000 f808 	bl	8003a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a80:	f7ff fa8a 	bl	8002f98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40023c00 	.word	0x40023c00

08003a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b082      	sub	sp, #8
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003a98:	4b12      	ldr	r3, [pc, #72]	; (8003ae4 <HAL_InitTick+0x54>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_InitTick+0x58>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 f996 	bl	8003de0 <HAL_SYSTICK_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e00e      	b.n	8003adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b0f      	cmp	r3, #15
 8003ac2:	d80a      	bhi.n	8003ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8003acc:	f000 f944 	bl	8003d58 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ad0:	4a06      	ldr	r2, [pc, #24]	; (8003aec <HAL_InitTick+0x5c>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e000      	b.n	8003adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	20000154 	.word	0x20000154
 8003ae8:	2000015c 	.word	0x2000015c
 8003aec:	20000158 	.word	0x20000158

08003af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <HAL_IncTick+0x20>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	461a      	mov	r2, r3
 8003afa:	4b06      	ldr	r3, [pc, #24]	; (8003b14 <HAL_IncTick+0x24>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4413      	add	r3, r2
 8003b00:	4a04      	ldr	r2, [pc, #16]	; (8003b14 <HAL_IncTick+0x24>)
 8003b02:	6013      	str	r3, [r2, #0]
}
 8003b04:	bf00      	nop
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	2000015c 	.word	0x2000015c
 8003b14:	200006c0 	.word	0x200006c0

08003b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b1c:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <HAL_GetTick+0x14>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	200006c0 	.word	0x200006c0

08003b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b38:	f7ff ffee 	bl	8003b18 <HAL_GetTick>
 8003b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b48:	d005      	beq.n	8003b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b4a:	4b0a      	ldr	r3, [pc, #40]	; (8003b74 <HAL_Delay+0x44>)
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	4413      	add	r3, r2
 8003b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b56:	bf00      	nop
 8003b58:	f7ff ffde 	bl	8003b18 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d8f7      	bhi.n	8003b58 <HAL_Delay+0x28>
  {
  }
}
 8003b68:	bf00      	nop
 8003b6a:	bf00      	nop
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	2000015c 	.word	0x2000015c

08003b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f003 0307 	and.w	r3, r3, #7
 8003b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b88:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <__NVIC_SetPriorityGrouping+0x44>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b94:	4013      	ands	r3, r2
 8003b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003baa:	4a04      	ldr	r2, [pc, #16]	; (8003bbc <__NVIC_SetPriorityGrouping+0x44>)
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	60d3      	str	r3, [r2, #12]
}
 8003bb0:	bf00      	nop
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	e000ed00 	.word	0xe000ed00

08003bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc4:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	0a1b      	lsrs	r3, r3, #8
 8003bca:	f003 0307 	and.w	r3, r3, #7
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	4603      	mov	r3, r0
 8003be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	db0b      	blt.n	8003c06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bee:	79fb      	ldrb	r3, [r7, #7]
 8003bf0:	f003 021f 	and.w	r2, r3, #31
 8003bf4:	4907      	ldr	r1, [pc, #28]	; (8003c14 <__NVIC_EnableIRQ+0x38>)
 8003bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfa:	095b      	lsrs	r3, r3, #5
 8003bfc:	2001      	movs	r0, #1
 8003bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8003c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	e000e100 	.word	0xe000e100

08003c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	6039      	str	r1, [r7, #0]
 8003c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	db0a      	blt.n	8003c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	490c      	ldr	r1, [pc, #48]	; (8003c64 <__NVIC_SetPriority+0x4c>)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	0112      	lsls	r2, r2, #4
 8003c38:	b2d2      	uxtb	r2, r2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c40:	e00a      	b.n	8003c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	4908      	ldr	r1, [pc, #32]	; (8003c68 <__NVIC_SetPriority+0x50>)
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	3b04      	subs	r3, #4
 8003c50:	0112      	lsls	r2, r2, #4
 8003c52:	b2d2      	uxtb	r2, r2
 8003c54:	440b      	add	r3, r1
 8003c56:	761a      	strb	r2, [r3, #24]
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr
 8003c64:	e000e100 	.word	0xe000e100
 8003c68:	e000ed00 	.word	0xe000ed00

08003c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b089      	sub	sp, #36	; 0x24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f1c3 0307 	rsb	r3, r3, #7
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	bf28      	it	cs
 8003c8a:	2304      	movcs	r3, #4
 8003c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	3304      	adds	r3, #4
 8003c92:	2b06      	cmp	r3, #6
 8003c94:	d902      	bls.n	8003c9c <NVIC_EncodePriority+0x30>
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	3b03      	subs	r3, #3
 8003c9a:	e000      	b.n	8003c9e <NVIC_EncodePriority+0x32>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43da      	mvns	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	401a      	ands	r2, r3
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	43d9      	mvns	r1, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc4:	4313      	orrs	r3, r2
         );
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3724      	adds	r7, #36	; 0x24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
	...

08003cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ce4:	d301      	bcc.n	8003cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e00f      	b.n	8003d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cea:	4a0a      	ldr	r2, [pc, #40]	; (8003d14 <SysTick_Config+0x40>)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cf2:	210f      	movs	r1, #15
 8003cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf8:	f7ff ff8e 	bl	8003c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003cfc:	4b05      	ldr	r3, [pc, #20]	; (8003d14 <SysTick_Config+0x40>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d02:	4b04      	ldr	r3, [pc, #16]	; (8003d14 <SysTick_Config+0x40>)
 8003d04:	2207      	movs	r2, #7
 8003d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d08:	2300      	movs	r3, #0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	e000e010 	.word	0xe000e010

08003d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b07      	cmp	r3, #7
 8003d24:	d00f      	beq.n	8003d46 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2b06      	cmp	r3, #6
 8003d2a:	d00c      	beq.n	8003d46 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b05      	cmp	r3, #5
 8003d30:	d009      	beq.n	8003d46 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	d006      	beq.n	8003d46 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d003      	beq.n	8003d46 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003d3e:	2192      	movs	r1, #146	; 0x92
 8003d40:	4804      	ldr	r0, [pc, #16]	; (8003d54 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003d42:	f7ff f91e 	bl	8002f82 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7ff ff16 	bl	8003b78 <__NVIC_SetPriorityGrouping>
}
 8003d4c:	bf00      	nop
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	0801070c 	.word	0x0801070c

08003d58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d66:	2300      	movs	r3, #0
 8003d68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b0f      	cmp	r3, #15
 8003d6e:	d903      	bls.n	8003d78 <HAL_NVIC_SetPriority+0x20>
 8003d70:	21aa      	movs	r1, #170	; 0xaa
 8003d72:	480e      	ldr	r0, [pc, #56]	; (8003dac <HAL_NVIC_SetPriority+0x54>)
 8003d74:	f7ff f905 	bl	8002f82 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b0f      	cmp	r3, #15
 8003d7c:	d903      	bls.n	8003d86 <HAL_NVIC_SetPriority+0x2e>
 8003d7e:	21ab      	movs	r1, #171	; 0xab
 8003d80:	480a      	ldr	r0, [pc, #40]	; (8003dac <HAL_NVIC_SetPriority+0x54>)
 8003d82:	f7ff f8fe 	bl	8002f82 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d86:	f7ff ff1b 	bl	8003bc0 <__NVIC_GetPriorityGrouping>
 8003d8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	68b9      	ldr	r1, [r7, #8]
 8003d90:	6978      	ldr	r0, [r7, #20]
 8003d92:	f7ff ff6b 	bl	8003c6c <NVIC_EncodePriority>
 8003d96:	4602      	mov	r2, r0
 8003d98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f7ff ff3a 	bl	8003c18 <__NVIC_SetPriority>
}
 8003da4:	bf00      	nop
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	0801070c 	.word	0x0801070c

08003db0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	da03      	bge.n	8003dca <HAL_NVIC_EnableIRQ+0x1a>
 8003dc2:	21be      	movs	r1, #190	; 0xbe
 8003dc4:	4805      	ldr	r0, [pc, #20]	; (8003ddc <HAL_NVIC_EnableIRQ+0x2c>)
 8003dc6:	f7ff f8dc 	bl	8002f82 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff ff04 	bl	8003bdc <__NVIC_EnableIRQ>
}
 8003dd4:	bf00      	nop
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	0801070c 	.word	0x0801070c

08003de0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f7ff ff73 	bl	8003cd4 <SysTick_Config>
 8003dee:	4603      	mov	r3, r0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff fe88 	bl	8003b18 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e204      	b.n	800421e <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a97      	ldr	r2, [pc, #604]	; (8004078 <HAL_DMA_Init+0x280>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d04e      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a96      	ldr	r2, [pc, #600]	; (800407c <HAL_DMA_Init+0x284>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d049      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a94      	ldr	r2, [pc, #592]	; (8004080 <HAL_DMA_Init+0x288>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d044      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a93      	ldr	r2, [pc, #588]	; (8004084 <HAL_DMA_Init+0x28c>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d03f      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a91      	ldr	r2, [pc, #580]	; (8004088 <HAL_DMA_Init+0x290>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d03a      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a90      	ldr	r2, [pc, #576]	; (800408c <HAL_DMA_Init+0x294>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d035      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a8e      	ldr	r2, [pc, #568]	; (8004090 <HAL_DMA_Init+0x298>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d030      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a8d      	ldr	r2, [pc, #564]	; (8004094 <HAL_DMA_Init+0x29c>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d02b      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a8b      	ldr	r2, [pc, #556]	; (8004098 <HAL_DMA_Init+0x2a0>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d026      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a8a      	ldr	r2, [pc, #552]	; (800409c <HAL_DMA_Init+0x2a4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d021      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a88      	ldr	r2, [pc, #544]	; (80040a0 <HAL_DMA_Init+0x2a8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d01c      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a87      	ldr	r2, [pc, #540]	; (80040a4 <HAL_DMA_Init+0x2ac>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d017      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a85      	ldr	r2, [pc, #532]	; (80040a8 <HAL_DMA_Init+0x2b0>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d012      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a84      	ldr	r2, [pc, #528]	; (80040ac <HAL_DMA_Init+0x2b4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00d      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a82      	ldr	r2, [pc, #520]	; (80040b0 <HAL_DMA_Init+0x2b8>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d008      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a81      	ldr	r2, [pc, #516]	; (80040b4 <HAL_DMA_Init+0x2bc>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d003      	beq.n	8003ebc <HAL_DMA_Init+0xc4>
 8003eb4:	21b8      	movs	r1, #184	; 0xb8
 8003eb6:	4880      	ldr	r0, [pc, #512]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003eb8:	f7ff f863 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d026      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ecc:	d021      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ed6:	d01c      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003ee0:	d017      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003eea:	d012      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8003ef4:	d00d      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003efe:	d008      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8003f08:	d003      	beq.n	8003f12 <HAL_DMA_Init+0x11a>
 8003f0a:	21b9      	movs	r1, #185	; 0xb9
 8003f0c:	486a      	ldr	r0, [pc, #424]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003f0e:	f7ff f838 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00b      	beq.n	8003f32 <HAL_DMA_Init+0x13a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2b40      	cmp	r3, #64	; 0x40
 8003f20:	d007      	beq.n	8003f32 <HAL_DMA_Init+0x13a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b80      	cmp	r3, #128	; 0x80
 8003f28:	d003      	beq.n	8003f32 <HAL_DMA_Init+0x13a>
 8003f2a:	21ba      	movs	r1, #186	; 0xba
 8003f2c:	4862      	ldr	r0, [pc, #392]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003f2e:	f7ff f828 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f3a:	d007      	beq.n	8003f4c <HAL_DMA_Init+0x154>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d003      	beq.n	8003f4c <HAL_DMA_Init+0x154>
 8003f44:	21bb      	movs	r1, #187	; 0xbb
 8003f46:	485c      	ldr	r0, [pc, #368]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003f48:	f7ff f81b 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f54:	d007      	beq.n	8003f66 <HAL_DMA_Init+0x16e>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_DMA_Init+0x16e>
 8003f5e:	21bc      	movs	r1, #188	; 0xbc
 8003f60:	4855      	ldr	r0, [pc, #340]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003f62:	f7ff f80e 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	695b      	ldr	r3, [r3, #20]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00d      	beq.n	8003f8a <HAL_DMA_Init+0x192>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f76:	d008      	beq.n	8003f8a <HAL_DMA_Init+0x192>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	695b      	ldr	r3, [r3, #20]
 8003f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f80:	d003      	beq.n	8003f8a <HAL_DMA_Init+0x192>
 8003f82:	21bd      	movs	r1, #189	; 0xbd
 8003f84:	484c      	ldr	r0, [pc, #304]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003f86:	f7fe fffc 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00d      	beq.n	8003fae <HAL_DMA_Init+0x1b6>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	699b      	ldr	r3, [r3, #24]
 8003f96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f9a:	d008      	beq.n	8003fae <HAL_DMA_Init+0x1b6>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fa4:	d003      	beq.n	8003fae <HAL_DMA_Init+0x1b6>
 8003fa6:	21be      	movs	r1, #190	; 0xbe
 8003fa8:	4843      	ldr	r0, [pc, #268]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003faa:	f7fe ffea 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69db      	ldr	r3, [r3, #28]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00c      	beq.n	8003fd0 <HAL_DMA_Init+0x1d8>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fbe:	d007      	beq.n	8003fd0 <HAL_DMA_Init+0x1d8>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	2b20      	cmp	r3, #32
 8003fc6:	d003      	beq.n	8003fd0 <HAL_DMA_Init+0x1d8>
 8003fc8:	21bf      	movs	r1, #191	; 0xbf
 8003fca:	483b      	ldr	r0, [pc, #236]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003fcc:	f7fe ffd9 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a1b      	ldr	r3, [r3, #32]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d012      	beq.n	8003ffe <HAL_DMA_Init+0x206>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fe0:	d00d      	beq.n	8003ffe <HAL_DMA_Init+0x206>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003fea:	d008      	beq.n	8003ffe <HAL_DMA_Init+0x206>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6a1b      	ldr	r3, [r3, #32]
 8003ff0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ff4:	d003      	beq.n	8003ffe <HAL_DMA_Init+0x206>
 8003ff6:	21c0      	movs	r1, #192	; 0xc0
 8003ff8:	482f      	ldr	r0, [pc, #188]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8003ffa:	f7fe ffc2 	bl	8002f82 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b00      	cmp	r3, #0
 8004004:	d007      	beq.n	8004016 <HAL_DMA_Init+0x21e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	2b04      	cmp	r3, #4
 800400c:	d003      	beq.n	8004016 <HAL_DMA_Init+0x21e>
 800400e:	21c1      	movs	r1, #193	; 0xc1
 8004010:	4829      	ldr	r0, [pc, #164]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8004012:	f7fe ffb6 	bl	8002f82 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	2b00      	cmp	r3, #0
 800401c:	d065      	beq.n	80040ea <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00f      	beq.n	8004046 <HAL_DMA_Init+0x24e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402a:	2b01      	cmp	r3, #1
 800402c:	d00b      	beq.n	8004046 <HAL_DMA_Init+0x24e>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004032:	2b02      	cmp	r3, #2
 8004034:	d007      	beq.n	8004046 <HAL_DMA_Init+0x24e>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403a:	2b03      	cmp	r3, #3
 800403c:	d003      	beq.n	8004046 <HAL_DMA_Init+0x24e>
 800403e:	21c6      	movs	r1, #198	; 0xc6
 8004040:	481d      	ldr	r0, [pc, #116]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8004042:	f7fe ff9e 	bl	8002f82 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800404a:	2b00      	cmp	r3, #0
 800404c:	d036      	beq.n	80040bc <HAL_DMA_Init+0x2c4>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004052:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004056:	d031      	beq.n	80040bc <HAL_DMA_Init+0x2c4>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800405c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004060:	d02c      	beq.n	80040bc <HAL_DMA_Init+0x2c4>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004066:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800406a:	d027      	beq.n	80040bc <HAL_DMA_Init+0x2c4>
 800406c:	21c7      	movs	r1, #199	; 0xc7
 800406e:	4812      	ldr	r0, [pc, #72]	; (80040b8 <HAL_DMA_Init+0x2c0>)
 8004070:	f7fe ff87 	bl	8002f82 <assert_failed>
 8004074:	e022      	b.n	80040bc <HAL_DMA_Init+0x2c4>
 8004076:	bf00      	nop
 8004078:	40026010 	.word	0x40026010
 800407c:	40026028 	.word	0x40026028
 8004080:	40026040 	.word	0x40026040
 8004084:	40026058 	.word	0x40026058
 8004088:	40026070 	.word	0x40026070
 800408c:	40026088 	.word	0x40026088
 8004090:	400260a0 	.word	0x400260a0
 8004094:	400260b8 	.word	0x400260b8
 8004098:	40026410 	.word	0x40026410
 800409c:	40026428 	.word	0x40026428
 80040a0:	40026440 	.word	0x40026440
 80040a4:	40026458 	.word	0x40026458
 80040a8:	40026470 	.word	0x40026470
 80040ac:	40026488 	.word	0x40026488
 80040b0:	400264a0 	.word	0x400264a0
 80040b4:	400264b8 	.word	0x400264b8
 80040b8:	08010748 	.word	0x08010748
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d012      	beq.n	80040ea <HAL_DMA_Init+0x2f2>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80040cc:	d00d      	beq.n	80040ea <HAL_DMA_Init+0x2f2>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040d6:	d008      	beq.n	80040ea <HAL_DMA_Init+0x2f2>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040dc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80040e0:	d003      	beq.n	80040ea <HAL_DMA_Init+0x2f2>
 80040e2:	21c8      	movs	r1, #200	; 0xc8
 80040e4:	4850      	ldr	r0, [pc, #320]	; (8004228 <HAL_DMA_Init+0x430>)
 80040e6:	f7fe ff4c 	bl	8002f82 <assert_failed>
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2202      	movs	r2, #2
 80040ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0201 	bic.w	r2, r2, #1
 8004108:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800410a:	e00f      	b.n	800412c <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800410c:	f7ff fd04 	bl	8003b18 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b05      	cmp	r3, #5
 8004118:	d908      	bls.n	800412c <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2220      	movs	r2, #32
 800411e:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2203      	movs	r2, #3
 8004124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004128:	2303      	movs	r3, #3
 800412a:	e078      	b.n	800421e <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0301 	and.w	r3, r3, #1
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1e8      	bne.n	800410c <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	4b39      	ldr	r3, [pc, #228]	; (800422c <HAL_DMA_Init+0x434>)
 8004146:	4013      	ands	r3, r2
 8004148:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004158:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004164:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004170:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	4313      	orrs	r3, r2
 800417c:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	2b04      	cmp	r3, #4
 8004184:	d107      	bne.n	8004196 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	4313      	orrs	r3, r2
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	4313      	orrs	r3, r2
 8004194:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f023 0307 	bic.w	r3, r3, #7
 80041ac:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d117      	bne.n	80041f0 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00e      	beq.n	80041f0 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f000 fa7e 	bl	80046d4 <DMA_CheckFifoParam>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d008      	beq.n	80041f0 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2240      	movs	r2, #64	; 0x40
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80041ec:	2301      	movs	r3, #1
 80041ee:	e016      	b.n	800421e <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fa35 	bl	8004668 <DMA_CalcBaseAndBitshift>
 80041fe:	4603      	mov	r3, r0
 8004200:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004206:	223f      	movs	r2, #63	; 0x3f
 8004208:	409a      	lsls	r2, r3
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	08010748 	.word	0x08010748
 800422c:	f010803f 	.word	0xf010803f

08004230 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800423e:	f7ff fc6b 	bl	8003b18 <HAL_GetTick>
 8004242:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d008      	beq.n	8004262 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2280      	movs	r2, #128	; 0x80
 8004254:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e052      	b.n	8004308 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0216 	bic.w	r2, r2, #22
 8004270:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	695a      	ldr	r2, [r3, #20]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004280:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	2b00      	cmp	r3, #0
 8004288:	d103      	bne.n	8004292 <HAL_DMA_Abort+0x62>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800428e:	2b00      	cmp	r3, #0
 8004290:	d007      	beq.n	80042a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0208 	bic.w	r2, r2, #8
 80042a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0201 	bic.w	r2, r2, #1
 80042b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042b2:	e013      	b.n	80042dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042b4:	f7ff fc30 	bl	8003b18 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b05      	cmp	r3, #5
 80042c0:	d90c      	bls.n	80042dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2220      	movs	r2, #32
 80042c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2203      	movs	r2, #3
 80042cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e015      	b.n	8004308 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1e4      	bne.n	80042b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ee:	223f      	movs	r2, #63	; 0x3f
 80042f0:	409a      	lsls	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d004      	beq.n	800432e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2280      	movs	r2, #128	; 0x80
 8004328:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e00c      	b.n	8004348 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2205      	movs	r2, #5
 8004332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0201 	bic.w	r2, r2, #1
 8004344:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b086      	sub	sp, #24
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004360:	4b92      	ldr	r3, [pc, #584]	; (80045ac <HAL_DMA_IRQHandler+0x258>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a92      	ldr	r2, [pc, #584]	; (80045b0 <HAL_DMA_IRQHandler+0x25c>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	0a9b      	lsrs	r3, r3, #10
 800436c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004372:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800437e:	2208      	movs	r2, #8
 8004380:	409a      	lsls	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4013      	ands	r3, r2
 8004386:	2b00      	cmp	r3, #0
 8004388:	d01a      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0304 	and.w	r3, r3, #4
 8004394:	2b00      	cmp	r3, #0
 8004396:	d013      	beq.n	80043c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0204 	bic.w	r2, r2, #4
 80043a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ac:	2208      	movs	r2, #8
 80043ae:	409a      	lsls	r2, r3
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b8:	f043 0201 	orr.w	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c4:	2201      	movs	r2, #1
 80043c6:	409a      	lsls	r2, r3
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	4013      	ands	r3, r2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d012      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00b      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e2:	2201      	movs	r2, #1
 80043e4:	409a      	lsls	r2, r3
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ee:	f043 0202 	orr.w	r2, r3, #2
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fa:	2204      	movs	r2, #4
 80043fc:	409a      	lsls	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4013      	ands	r3, r2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d012      	beq.n	800442c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00b      	beq.n	800442c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004418:	2204      	movs	r2, #4
 800441a:	409a      	lsls	r2, r3
 800441c:	693b      	ldr	r3, [r7, #16]
 800441e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004424:	f043 0204 	orr.w	r2, r3, #4
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004430:	2210      	movs	r2, #16
 8004432:	409a      	lsls	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	4013      	ands	r3, r2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d043      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0308 	and.w	r3, r3, #8
 8004446:	2b00      	cmp	r3, #0
 8004448:	d03c      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800444e:	2210      	movs	r2, #16
 8004450:	409a      	lsls	r2, r3
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d018      	beq.n	8004496 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d108      	bne.n	8004484 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004476:	2b00      	cmp	r3, #0
 8004478:	d024      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4798      	blx	r3
 8004482:	e01f      	b.n	80044c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	4798      	blx	r3
 8004494:	e016      	b.n	80044c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d107      	bne.n	80044b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0208 	bic.w	r2, r2, #8
 80044b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d003      	beq.n	80044c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c8:	2220      	movs	r2, #32
 80044ca:	409a      	lsls	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4013      	ands	r3, r2
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 808e 	beq.w	80045f2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0310 	and.w	r3, r3, #16
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 8086 	beq.w	80045f2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ea:	2220      	movs	r2, #32
 80044ec:	409a      	lsls	r2, r3
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d136      	bne.n	800456c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f022 0216 	bic.w	r2, r2, #22
 800450c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695a      	ldr	r2, [r3, #20]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800451c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	2b00      	cmp	r3, #0
 8004524:	d103      	bne.n	800452e <HAL_DMA_IRQHandler+0x1da>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f022 0208 	bic.w	r2, r2, #8
 800453c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004542:	223f      	movs	r2, #63	; 0x3f
 8004544:	409a      	lsls	r2, r3
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800455e:	2b00      	cmp	r3, #0
 8004560:	d07d      	beq.n	800465e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	4798      	blx	r3
        }
        return;
 800456a:	e078      	b.n	800465e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d01c      	beq.n	80045b4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d108      	bne.n	800459a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458c:	2b00      	cmp	r3, #0
 800458e:	d030      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	4798      	blx	r3
 8004598:	e02b      	b.n	80045f2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d027      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	4798      	blx	r3
 80045aa:	e022      	b.n	80045f2 <HAL_DMA_IRQHandler+0x29e>
 80045ac:	20000154 	.word	0x20000154
 80045b0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d10f      	bne.n	80045e2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f022 0210 	bic.w	r2, r2, #16
 80045d0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d003      	beq.n	80045f2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d032      	beq.n	8004660 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d022      	beq.n	800464c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2205      	movs	r2, #5
 800460a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 0201 	bic.w	r2, r2, #1
 800461c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	3301      	adds	r3, #1
 8004622:	60bb      	str	r3, [r7, #8]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	429a      	cmp	r2, r3
 8004628:	d307      	bcc.n	800463a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1f2      	bne.n	800461e <HAL_DMA_IRQHandler+0x2ca>
 8004638:	e000      	b.n	800463c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800463a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004650:	2b00      	cmp	r3, #0
 8004652:	d005      	beq.n	8004660 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	4798      	blx	r3
 800465c:	e000      	b.n	8004660 <HAL_DMA_IRQHandler+0x30c>
        return;
 800465e:	bf00      	nop
    }
  }
}
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop

08004668 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	3b10      	subs	r3, #16
 8004678:	4a14      	ldr	r2, [pc, #80]	; (80046cc <DMA_CalcBaseAndBitshift+0x64>)
 800467a:	fba2 2303 	umull	r2, r3, r2, r3
 800467e:	091b      	lsrs	r3, r3, #4
 8004680:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004682:	4a13      	ldr	r2, [pc, #76]	; (80046d0 <DMA_CalcBaseAndBitshift+0x68>)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	461a      	mov	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2b03      	cmp	r3, #3
 8004694:	d909      	bls.n	80046aa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800469e:	f023 0303 	bic.w	r3, r3, #3
 80046a2:	1d1a      	adds	r2, r3, #4
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	659a      	str	r2, [r3, #88]	; 0x58
 80046a8:	e007      	b.n	80046ba <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046b2:	f023 0303 	bic.w	r3, r3, #3
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	aaaaaaab 	.word	0xaaaaaaab
 80046d0:	080109c4 	.word	0x080109c4

080046d4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d11f      	bne.n	800472e <DMA_CheckFifoParam+0x5a>
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b03      	cmp	r3, #3
 80046f2:	d856      	bhi.n	80047a2 <DMA_CheckFifoParam+0xce>
 80046f4:	a201      	add	r2, pc, #4	; (adr r2, 80046fc <DMA_CheckFifoParam+0x28>)
 80046f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fa:	bf00      	nop
 80046fc:	0800470d 	.word	0x0800470d
 8004700:	0800471f 	.word	0x0800471f
 8004704:	0800470d 	.word	0x0800470d
 8004708:	080047a3 	.word	0x080047a3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004710:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d046      	beq.n	80047a6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800471c:	e043      	b.n	80047a6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004722:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004726:	d140      	bne.n	80047aa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800472c:	e03d      	b.n	80047aa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004736:	d121      	bne.n	800477c <DMA_CheckFifoParam+0xa8>
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b03      	cmp	r3, #3
 800473c:	d837      	bhi.n	80047ae <DMA_CheckFifoParam+0xda>
 800473e:	a201      	add	r2, pc, #4	; (adr r2, 8004744 <DMA_CheckFifoParam+0x70>)
 8004740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004744:	08004755 	.word	0x08004755
 8004748:	0800475b 	.word	0x0800475b
 800474c:	08004755 	.word	0x08004755
 8004750:	0800476d 	.word	0x0800476d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	73fb      	strb	r3, [r7, #15]
      break;
 8004758:	e030      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d025      	beq.n	80047b2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800476a:	e022      	b.n	80047b2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004770:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004774:	d11f      	bne.n	80047b6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800477a:	e01c      	b.n	80047b6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2b02      	cmp	r3, #2
 8004780:	d903      	bls.n	800478a <DMA_CheckFifoParam+0xb6>
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b03      	cmp	r3, #3
 8004786:	d003      	beq.n	8004790 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004788:	e018      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	73fb      	strb	r3, [r7, #15]
      break;
 800478e:	e015      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004794:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00e      	beq.n	80047ba <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	73fb      	strb	r3, [r7, #15]
      break;
 80047a0:	e00b      	b.n	80047ba <DMA_CheckFifoParam+0xe6>
      break;
 80047a2:	bf00      	nop
 80047a4:	e00a      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;
 80047a6:	bf00      	nop
 80047a8:	e008      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;
 80047aa:	bf00      	nop
 80047ac:	e006      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;
 80047ae:	bf00      	nop
 80047b0:	e004      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;
 80047b2:	bf00      	nop
 80047b4:	e002      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;   
 80047b6:	bf00      	nop
 80047b8:	e000      	b.n	80047bc <DMA_CheckFifoParam+0xe8>
      break;
 80047ba:	bf00      	nop
    }
  } 
  
  return status; 
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop

080047cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047da:	2300      	movs	r3, #0
 80047dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047de:	2300      	movs	r3, #0
 80047e0:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	4a37      	ldr	r2, [pc, #220]	; (80048c4 <HAL_GPIO_Init+0xf8>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d01f      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a36      	ldr	r2, [pc, #216]	; (80048c8 <HAL_GPIO_Init+0xfc>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d01b      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a35      	ldr	r2, [pc, #212]	; (80048cc <HAL_GPIO_Init+0x100>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d017      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a34      	ldr	r2, [pc, #208]	; (80048d0 <HAL_GPIO_Init+0x104>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d013      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a33      	ldr	r2, [pc, #204]	; (80048d4 <HAL_GPIO_Init+0x108>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d00f      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	4a32      	ldr	r2, [pc, #200]	; (80048d8 <HAL_GPIO_Init+0x10c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00b      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a31      	ldr	r2, [pc, #196]	; (80048dc <HAL_GPIO_Init+0x110>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d007      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a30      	ldr	r2, [pc, #192]	; (80048e0 <HAL_GPIO_Init+0x114>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d003      	beq.n	800482a <HAL_GPIO_Init+0x5e>
 8004822:	21ac      	movs	r1, #172	; 0xac
 8004824:	482f      	ldr	r0, [pc, #188]	; (80048e4 <HAL_GPIO_Init+0x118>)
 8004826:	f7fe fbac 	bl	8002f82 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	b29b      	uxth	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d005      	beq.n	8004840 <HAL_GPIO_Init+0x74>
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0c1b      	lsrs	r3, r3, #16
 800483a:	041b      	lsls	r3, r3, #16
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <HAL_GPIO_Init+0x7c>
 8004840:	21ad      	movs	r1, #173	; 0xad
 8004842:	4828      	ldr	r0, [pc, #160]	; (80048e4 <HAL_GPIO_Init+0x118>)
 8004844:	f7fe fb9d 	bl	8002f82 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d035      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d031      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b11      	cmp	r3, #17
 800485e:	d02d      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	2b02      	cmp	r3, #2
 8004866:	d029      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b12      	cmp	r3, #18
 800486e:	d025      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8004878:	d020      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8004882:	d01b      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 800488c:	d016      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8004896:	d011      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 80048a0:	d00c      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 80048aa:	d007      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	2b03      	cmp	r3, #3
 80048b2:	d003      	beq.n	80048bc <HAL_GPIO_Init+0xf0>
 80048b4:	21ae      	movs	r1, #174	; 0xae
 80048b6:	480b      	ldr	r0, [pc, #44]	; (80048e4 <HAL_GPIO_Init+0x118>)
 80048b8:	f7fe fb63 	bl	8002f82 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80048bc:	2300      	movs	r3, #0
 80048be:	61fb      	str	r3, [r7, #28]
 80048c0:	e289      	b.n	8004dd6 <HAL_GPIO_Init+0x60a>
 80048c2:	bf00      	nop
 80048c4:	40020000 	.word	0x40020000
 80048c8:	40020400 	.word	0x40020400
 80048cc:	40020800 	.word	0x40020800
 80048d0:	40020c00 	.word	0x40020c00
 80048d4:	40021000 	.word	0x40021000
 80048d8:	40021400 	.word	0x40021400
 80048dc:	40021800 	.word	0x40021800
 80048e0:	40021c00 	.word	0x40021c00
 80048e4:	08010780 	.word	0x08010780
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80048e8:	2201      	movs	r2, #1
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	fa02 f303 	lsl.w	r3, r2, r3
 80048f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	697a      	ldr	r2, [r7, #20]
 80048f8:	4013      	ands	r3, r2
 80048fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	429a      	cmp	r2, r3
 8004902:	f040 8265 	bne.w	8004dd0 <HAL_GPIO_Init+0x604>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f003 0303 	and.w	r3, r3, #3
 800490e:	2b01      	cmp	r3, #1
 8004910:	d005      	beq.n	800491e <HAL_GPIO_Init+0x152>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800491a:	2b02      	cmp	r3, #2
 800491c:	d144      	bne.n	80049a8 <HAL_GPIO_Init+0x1dc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d00f      	beq.n	8004946 <HAL_GPIO_Init+0x17a>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d00b      	beq.n	8004946 <HAL_GPIO_Init+0x17a>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	2b02      	cmp	r3, #2
 8004934:	d007      	beq.n	8004946 <HAL_GPIO_Init+0x17a>
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	2b03      	cmp	r3, #3
 800493c:	d003      	beq.n	8004946 <HAL_GPIO_Init+0x17a>
 800493e:	21c0      	movs	r1, #192	; 0xc0
 8004940:	4831      	ldr	r0, [pc, #196]	; (8004a08 <HAL_GPIO_Init+0x23c>)
 8004942:	f7fe fb1e 	bl	8002f82 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	2203      	movs	r2, #3
 8004952:	fa02 f303 	lsl.w	r3, r2, r3
 8004956:	43db      	mvns	r3, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4013      	ands	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	005b      	lsls	r3, r3, #1
 8004966:	fa02 f303 	lsl.w	r3, r2, r3
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	4313      	orrs	r3, r2
 800496e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	69ba      	ldr	r2, [r7, #24]
 8004974:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800497c:	2201      	movs	r2, #1
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	fa02 f303 	lsl.w	r3, r2, r3
 8004984:	43db      	mvns	r3, r3
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	4013      	ands	r3, r2
 800498a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	091b      	lsrs	r3, r3, #4
 8004992:	f003 0201 	and.w	r2, r3, #1
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	4313      	orrs	r3, r2
 80049a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69ba      	ldr	r2, [r7, #24]
 80049a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f003 0303 	and.w	r3, r3, #3
 80049b0:	2b03      	cmp	r3, #3
 80049b2:	d02b      	beq.n	8004a0c <HAL_GPIO_Init+0x240>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d00b      	beq.n	80049d4 <HAL_GPIO_Init+0x208>
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d007      	beq.n	80049d4 <HAL_GPIO_Init+0x208>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d003      	beq.n	80049d4 <HAL_GPIO_Init+0x208>
 80049cc:	21d1      	movs	r1, #209	; 0xd1
 80049ce:	480e      	ldr	r0, [pc, #56]	; (8004a08 <HAL_GPIO_Init+0x23c>)
 80049d0:	f7fe fad7 	bl	8002f82 <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	005b      	lsls	r3, r3, #1
 80049de:	2203      	movs	r2, #3
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	43db      	mvns	r3, r3
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	4013      	ands	r3, r2
 80049ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	fa02 f303 	lsl.w	r3, r2, r3
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	69ba      	ldr	r2, [r7, #24]
 8004a02:	60da      	str	r2, [r3, #12]
 8004a04:	e002      	b.n	8004a0c <HAL_GPIO_Init+0x240>
 8004a06:	bf00      	nop
 8004a08:	08010780 	.word	0x08010780
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	f040 810c 	bne.w	8004c32 <HAL_GPIO_Init+0x466>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 80e3 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	2b09      	cmp	r3, #9
 8004a2a:	f000 80de 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f000 80d9 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	f000 80d4 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f000 80cf 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	f000 80ca 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	f000 80c5 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	f000 80c0 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	f000 80bb 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	f000 80b6 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b02      	cmp	r3, #2
 8004a84:	f000 80b1 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	f000 80ac 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	f000 80a7 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	691b      	ldr	r3, [r3, #16]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	f000 80a2 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	2b04      	cmp	r3, #4
 8004aac:	f000 809d 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	2b05      	cmp	r3, #5
 8004ab6:	f000 8098 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	2b05      	cmp	r3, #5
 8004ac0:	f000 8093 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b09      	cmp	r3, #9
 8004aca:	f000 808e 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b06      	cmp	r3, #6
 8004ad4:	f000 8089 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	2b09      	cmp	r3, #9
 8004ade:	f000 8084 	beq.w	8004bea <HAL_GPIO_Init+0x41e>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	2b07      	cmp	r3, #7
 8004ae8:	d07f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b07      	cmp	r3, #7
 8004af0:	d07b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	2b07      	cmp	r3, #7
 8004af8:	d077      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	2b08      	cmp	r3, #8
 8004b00:	d073      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	d06f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d06b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	2b09      	cmp	r3, #9
 8004b18:	d067      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b09      	cmp	r3, #9
 8004b20:	d063      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	691b      	ldr	r3, [r3, #16]
 8004b26:	2b0a      	cmp	r3, #10
 8004b28:	d05f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	2b0a      	cmp	r3, #10
 8004b30:	d05b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	2b0b      	cmp	r3, #11
 8004b38:	d057      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	2b0c      	cmp	r3, #12
 8004b40:	d053      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	2b0c      	cmp	r3, #12
 8004b48:	d04f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	2b0d      	cmp	r3, #13
 8004b50:	d04b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	2b0f      	cmp	r3, #15
 8004b58:	d047      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	2b05      	cmp	r3, #5
 8004b60:	d043      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	2b0c      	cmp	r3, #12
 8004b68:	d03f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	2b06      	cmp	r3, #6
 8004b70:	d03b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d037      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	d033      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d02f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b06      	cmp	r3, #6
 8004b90:	d02b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b06      	cmp	r3, #6
 8004b98:	d027      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	2b07      	cmp	r3, #7
 8004ba0:	d023      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	2b07      	cmp	r3, #7
 8004ba8:	d01f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	2b07      	cmp	r3, #7
 8004bb0:	d01b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	2b07      	cmp	r3, #7
 8004bb8:	d017      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d013      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	2b08      	cmp	r3, #8
 8004bc8:	d00f      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b09      	cmp	r3, #9
 8004bd0:	d00b      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	2b0a      	cmp	r3, #10
 8004bd8:	d007      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	2b0a      	cmp	r3, #10
 8004be0:	d003      	beq.n	8004bea <HAL_GPIO_Init+0x41e>
 8004be2:	21de      	movs	r1, #222	; 0xde
 8004be4:	4880      	ldr	r0, [pc, #512]	; (8004de8 <HAL_GPIO_Init+0x61c>)
 8004be6:	f7fe f9cc 	bl	8002f82 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	08da      	lsrs	r2, r3, #3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	3208      	adds	r2, #8
 8004bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	220f      	movs	r2, #15
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43db      	mvns	r3, r3
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	69fb      	ldr	r3, [r7, #28]
 8004c14:	f003 0307 	and.w	r3, r3, #7
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	08da      	lsrs	r2, r3, #3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	3208      	adds	r2, #8
 8004c2c:	69b9      	ldr	r1, [r7, #24]
 8004c2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	2203      	movs	r2, #3
 8004c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c42:	43db      	mvns	r3, r3
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	4013      	ands	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	f003 0203 	and.w	r2, r3, #3
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	005b      	lsls	r3, r3, #1
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 80ae 	beq.w	8004dd0 <HAL_GPIO_Init+0x604>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c74:	2300      	movs	r3, #0
 8004c76:	60fb      	str	r3, [r7, #12]
 8004c78:	4b5c      	ldr	r3, [pc, #368]	; (8004dec <HAL_GPIO_Init+0x620>)
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7c:	4a5b      	ldr	r2, [pc, #364]	; (8004dec <HAL_GPIO_Init+0x620>)
 8004c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c82:	6453      	str	r3, [r2, #68]	; 0x44
 8004c84:	4b59      	ldr	r3, [pc, #356]	; (8004dec <HAL_GPIO_Init+0x620>)
 8004c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c90:	4a57      	ldr	r2, [pc, #348]	; (8004df0 <HAL_GPIO_Init+0x624>)
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	089b      	lsrs	r3, r3, #2
 8004c96:	3302      	adds	r3, #2
 8004c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	f003 0303 	and.w	r3, r3, #3
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	220f      	movs	r2, #15
 8004ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cac:	43db      	mvns	r3, r3
 8004cae:	69ba      	ldr	r2, [r7, #24]
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a4f      	ldr	r2, [pc, #316]	; (8004df4 <HAL_GPIO_Init+0x628>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d025      	beq.n	8004d08 <HAL_GPIO_Init+0x53c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4a4e      	ldr	r2, [pc, #312]	; (8004df8 <HAL_GPIO_Init+0x62c>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d01f      	beq.n	8004d04 <HAL_GPIO_Init+0x538>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a4d      	ldr	r2, [pc, #308]	; (8004dfc <HAL_GPIO_Init+0x630>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d019      	beq.n	8004d00 <HAL_GPIO_Init+0x534>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a4c      	ldr	r2, [pc, #304]	; (8004e00 <HAL_GPIO_Init+0x634>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d013      	beq.n	8004cfc <HAL_GPIO_Init+0x530>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a4b      	ldr	r2, [pc, #300]	; (8004e04 <HAL_GPIO_Init+0x638>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00d      	beq.n	8004cf8 <HAL_GPIO_Init+0x52c>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a4a      	ldr	r2, [pc, #296]	; (8004e08 <HAL_GPIO_Init+0x63c>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d007      	beq.n	8004cf4 <HAL_GPIO_Init+0x528>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a49      	ldr	r2, [pc, #292]	; (8004e0c <HAL_GPIO_Init+0x640>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d101      	bne.n	8004cf0 <HAL_GPIO_Init+0x524>
 8004cec:	2306      	movs	r3, #6
 8004cee:	e00c      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004cf0:	2307      	movs	r3, #7
 8004cf2:	e00a      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004cf4:	2305      	movs	r3, #5
 8004cf6:	e008      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004cf8:	2304      	movs	r3, #4
 8004cfa:	e006      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004cfc:	2303      	movs	r3, #3
 8004cfe:	e004      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e002      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004d04:	2301      	movs	r3, #1
 8004d06:	e000      	b.n	8004d0a <HAL_GPIO_Init+0x53e>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	69fa      	ldr	r2, [r7, #28]
 8004d0c:	f002 0203 	and.w	r2, r2, #3
 8004d10:	0092      	lsls	r2, r2, #2
 8004d12:	4093      	lsls	r3, r2
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d1a:	4935      	ldr	r1, [pc, #212]	; (8004df0 <HAL_GPIO_Init+0x624>)
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	089b      	lsrs	r3, r3, #2
 8004d20:	3302      	adds	r3, #2
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d28:	4b39      	ldr	r3, [pc, #228]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	43db      	mvns	r3, r3
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	4013      	ands	r3, r2
 8004d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d003      	beq.n	8004d4c <HAL_GPIO_Init+0x580>
        {
          temp |= iocurrent;
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d4c:	4a30      	ldr	r2, [pc, #192]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004d52:	4b2f      	ldr	r3, [pc, #188]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	43db      	mvns	r3, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	4013      	ands	r3, r2
 8004d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_GPIO_Init+0x5aa>
        {
          temp |= iocurrent;
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d76:	4a26      	ldr	r2, [pc, #152]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d7c:	4b24      	ldr	r3, [pc, #144]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	43db      	mvns	r3, r3
 8004d86:	69ba      	ldr	r2, [r7, #24]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d003      	beq.n	8004da0 <HAL_GPIO_Init+0x5d4>
        {
          temp |= iocurrent;
 8004d98:	69ba      	ldr	r2, [r7, #24]
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004da0:	4a1b      	ldr	r2, [pc, #108]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004da6:	4b1a      	ldr	r3, [pc, #104]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	43db      	mvns	r3, r3
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	4013      	ands	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <HAL_GPIO_Init+0x5fe>
        {
          temp |= iocurrent;
 8004dc2:	69ba      	ldr	r2, [r7, #24]
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dca:	4a11      	ldr	r2, [pc, #68]	; (8004e10 <HAL_GPIO_Init+0x644>)
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	61fb      	str	r3, [r7, #28]
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	2b0f      	cmp	r3, #15
 8004dda:	f67f ad85 	bls.w	80048e8 <HAL_GPIO_Init+0x11c>
      }
    }
  }
}
 8004dde:	bf00      	nop
 8004de0:	bf00      	nop
 8004de2:	3720      	adds	r7, #32
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}
 8004de8:	08010780 	.word	0x08010780
 8004dec:	40023800 	.word	0x40023800
 8004df0:	40013800 	.word	0x40013800
 8004df4:	40020000 	.word	0x40020000
 8004df8:	40020400 	.word	0x40020400
 8004dfc:	40020800 	.word	0x40020800
 8004e00:	40020c00 	.word	0x40020c00
 8004e04:	40021000 	.word	0x40021000
 8004e08:	40021400 	.word	0x40021400
 8004e0c:	40021800 	.word	0x40021800
 8004e10:	40013c00 	.word	0x40013c00

08004e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	807b      	strh	r3, [r7, #2]
 8004e20:	4613      	mov	r3, r2
 8004e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004e24:	887b      	ldrh	r3, [r7, #2]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d004      	beq.n	8004e34 <HAL_GPIO_WritePin+0x20>
 8004e2a:	887b      	ldrh	r3, [r7, #2]
 8004e2c:	0c1b      	lsrs	r3, r3, #16
 8004e2e:	041b      	lsls	r3, r3, #16
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d004      	beq.n	8004e3e <HAL_GPIO_WritePin+0x2a>
 8004e34:	f240 119d 	movw	r1, #413	; 0x19d
 8004e38:	480e      	ldr	r0, [pc, #56]	; (8004e74 <HAL_GPIO_WritePin+0x60>)
 8004e3a:	f7fe f8a2 	bl	8002f82 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8004e3e:	787b      	ldrb	r3, [r7, #1]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d007      	beq.n	8004e54 <HAL_GPIO_WritePin+0x40>
 8004e44:	787b      	ldrb	r3, [r7, #1]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d004      	beq.n	8004e54 <HAL_GPIO_WritePin+0x40>
 8004e4a:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8004e4e:	4809      	ldr	r0, [pc, #36]	; (8004e74 <HAL_GPIO_WritePin+0x60>)
 8004e50:	f7fe f897 	bl	8002f82 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8004e54:	787b      	ldrb	r3, [r7, #1]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d003      	beq.n	8004e62 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e5a:	887a      	ldrh	r2, [r7, #2]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e60:	e003      	b.n	8004e6a <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e62:	887b      	ldrh	r3, [r7, #2]
 8004e64:	041a      	lsls	r2, r3, #16
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	619a      	str	r2, [r3, #24]
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	08010780 	.word	0x08010780

08004e78 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004e82:	4b08      	ldr	r3, [pc, #32]	; (8004ea4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	88fb      	ldrh	r3, [r7, #6]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d006      	beq.n	8004e9c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e8e:	4a05      	ldr	r2, [pc, #20]	; (8004ea4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e90:	88fb      	ldrh	r3, [r7, #6]
 8004e92:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e94:	88fb      	ldrh	r3, [r7, #6]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fe f852 	bl	8002f40 <HAL_GPIO_EXTI_Callback>
  }
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40013c00 	.word	0x40013c00

08004ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e1be      	b.n	8005238 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a9f      	ldr	r2, [pc, #636]	; (800513c <HAL_I2C_Init+0x294>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d00e      	beq.n	8004ee2 <HAL_I2C_Init+0x3a>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a9d      	ldr	r2, [pc, #628]	; (8005140 <HAL_I2C_Init+0x298>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d009      	beq.n	8004ee2 <HAL_I2C_Init+0x3a>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a9c      	ldr	r2, [pc, #624]	; (8005144 <HAL_I2C_Init+0x29c>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d004      	beq.n	8004ee2 <HAL_I2C_Init+0x3a>
 8004ed8:	f240 11bf 	movw	r1, #447	; 0x1bf
 8004edc:	489a      	ldr	r0, [pc, #616]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004ede:	f7fe f850 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d004      	beq.n	8004ef4 <HAL_I2C_Init+0x4c>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	4a97      	ldr	r2, [pc, #604]	; (800514c <HAL_I2C_Init+0x2a4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d904      	bls.n	8004efe <HAL_I2C_Init+0x56>
 8004ef4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004ef8:	4893      	ldr	r0, [pc, #588]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004efa:	f7fe f842 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d009      	beq.n	8004f1a <HAL_I2C_Init+0x72>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f0e:	d004      	beq.n	8004f1a <HAL_I2C_Init+0x72>
 8004f10:	f240 11c1 	movw	r1, #449	; 0x1c1
 8004f14:	488c      	ldr	r0, [pc, #560]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f16:	f7fe f834 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f22:	f023 0303 	bic.w	r3, r3, #3
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d004      	beq.n	8004f34 <HAL_I2C_Init+0x8c>
 8004f2a:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8004f2e:	4886      	ldr	r0, [pc, #536]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f30:	f7fe f827 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f3c:	d009      	beq.n	8004f52 <HAL_I2C_Init+0xaa>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004f46:	d004      	beq.n	8004f52 <HAL_I2C_Init+0xaa>
 8004f48:	f240 11c3 	movw	r1, #451	; 0x1c3
 8004f4c:	487e      	ldr	r0, [pc, #504]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f4e:	f7fe f818 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d008      	beq.n	8004f6c <HAL_I2C_Init+0xc4>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d004      	beq.n	8004f6c <HAL_I2C_Init+0xc4>
 8004f62:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8004f66:	4878      	ldr	r0, [pc, #480]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f68:	f7fe f80b 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d004      	beq.n	8004f82 <HAL_I2C_Init+0xda>
 8004f78:	f240 11c5 	movw	r1, #453	; 0x1c5
 8004f7c:	4872      	ldr	r0, [pc, #456]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f7e:	f7fe f800 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69db      	ldr	r3, [r3, #28]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d008      	beq.n	8004f9c <HAL_I2C_Init+0xf4>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	d004      	beq.n	8004f9c <HAL_I2C_Init+0xf4>
 8004f92:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8004f96:	486c      	ldr	r0, [pc, #432]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004f98:	f7fd fff3 	bl	8002f82 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_I2C_Init+0x10e>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	2b80      	cmp	r3, #128	; 0x80
 8004faa:	d004      	beq.n	8004fb6 <HAL_I2C_Init+0x10e>
 8004fac:	f240 11c7 	movw	r1, #455	; 0x1c7
 8004fb0:	4865      	ldr	r0, [pc, #404]	; (8005148 <HAL_I2C_Init+0x2a0>)
 8004fb2:	f7fd ffe6 	bl	8002f82 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fe f80c 	bl	8002fe8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2224      	movs	r2, #36	; 0x24
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0201 	bic.w	r2, r2, #1
 8004fe6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ff6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005006:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005008:	f001 f96e 	bl	80062e8 <HAL_RCC_GetPCLK1Freq>
 800500c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	4a4f      	ldr	r2, [pc, #316]	; (8005150 <HAL_I2C_Init+0x2a8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d807      	bhi.n	8005028 <HAL_I2C_Init+0x180>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4a4e      	ldr	r2, [pc, #312]	; (8005154 <HAL_I2C_Init+0x2ac>)
 800501c:	4293      	cmp	r3, r2
 800501e:	bf94      	ite	ls
 8005020:	2301      	movls	r3, #1
 8005022:	2300      	movhi	r3, #0
 8005024:	b2db      	uxtb	r3, r3
 8005026:	e006      	b.n	8005036 <HAL_I2C_Init+0x18e>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4a4b      	ldr	r2, [pc, #300]	; (8005158 <HAL_I2C_Init+0x2b0>)
 800502c:	4293      	cmp	r3, r2
 800502e:	bf94      	ite	ls
 8005030:	2301      	movls	r3, #1
 8005032:	2300      	movhi	r3, #0
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e0fc      	b.n	8005238 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4a46      	ldr	r2, [pc, #280]	; (800515c <HAL_I2C_Init+0x2b4>)
 8005042:	fba2 2303 	umull	r2, r3, r2, r3
 8005046:	0c9b      	lsrs	r3, r3, #18
 8005048:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	430a      	orrs	r2, r1
 800505c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	4a38      	ldr	r2, [pc, #224]	; (8005150 <HAL_I2C_Init+0x2a8>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d802      	bhi.n	8005078 <HAL_I2C_Init+0x1d0>
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	3301      	adds	r3, #1
 8005076:	e009      	b.n	800508c <HAL_I2C_Init+0x1e4>
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800507e:	fb02 f303 	mul.w	r3, r2, r3
 8005082:	4a37      	ldr	r2, [pc, #220]	; (8005160 <HAL_I2C_Init+0x2b8>)
 8005084:	fba2 2303 	umull	r2, r3, r2, r3
 8005088:	099b      	lsrs	r3, r3, #6
 800508a:	3301      	adds	r3, #1
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	6812      	ldr	r2, [r2, #0]
 8005090:	430b      	orrs	r3, r1
 8005092:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800509e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	492a      	ldr	r1, [pc, #168]	; (8005150 <HAL_I2C_Init+0x2a8>)
 80050a8:	428b      	cmp	r3, r1
 80050aa:	d819      	bhi.n	80050e0 <HAL_I2C_Init+0x238>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	1e59      	subs	r1, r3, #1
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80050ba:	1c59      	adds	r1, r3, #1
 80050bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80050c0:	400b      	ands	r3, r1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00a      	beq.n	80050dc <HAL_I2C_Init+0x234>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1e59      	subs	r1, r3, #1
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80050d4:	3301      	adds	r3, #1
 80050d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050da:	e066      	b.n	80051aa <HAL_I2C_Init+0x302>
 80050dc:	2304      	movs	r3, #4
 80050de:	e064      	b.n	80051aa <HAL_I2C_Init+0x302>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d111      	bne.n	800510c <HAL_I2C_Init+0x264>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	1e58      	subs	r0, r3, #1
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6859      	ldr	r1, [r3, #4]
 80050f0:	460b      	mov	r3, r1
 80050f2:	005b      	lsls	r3, r3, #1
 80050f4:	440b      	add	r3, r1
 80050f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80050fa:	3301      	adds	r3, #1
 80050fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf0c      	ite	eq
 8005104:	2301      	moveq	r3, #1
 8005106:	2300      	movne	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	e012      	b.n	8005132 <HAL_I2C_Init+0x28a>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	1e58      	subs	r0, r3, #1
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6859      	ldr	r1, [r3, #4]
 8005114:	460b      	mov	r3, r1
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	440b      	add	r3, r1
 800511a:	0099      	lsls	r1, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005122:	3301      	adds	r3, #1
 8005124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005128:	2b00      	cmp	r3, #0
 800512a:	bf0c      	ite	eq
 800512c:	2301      	moveq	r3, #1
 800512e:	2300      	movne	r3, #0
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b00      	cmp	r3, #0
 8005134:	d016      	beq.n	8005164 <HAL_I2C_Init+0x2bc>
 8005136:	2301      	movs	r3, #1
 8005138:	e037      	b.n	80051aa <HAL_I2C_Init+0x302>
 800513a:	bf00      	nop
 800513c:	40005400 	.word	0x40005400
 8005140:	40005800 	.word	0x40005800
 8005144:	40005c00 	.word	0x40005c00
 8005148:	080107bc 	.word	0x080107bc
 800514c:	00061a80 	.word	0x00061a80
 8005150:	000186a0 	.word	0x000186a0
 8005154:	001e847f 	.word	0x001e847f
 8005158:	003d08ff 	.word	0x003d08ff
 800515c:	431bde83 	.word	0x431bde83
 8005160:	10624dd3 	.word	0x10624dd3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d10e      	bne.n	800518a <HAL_I2C_Init+0x2e2>
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	1e58      	subs	r0, r3, #1
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6859      	ldr	r1, [r3, #4]
 8005174:	460b      	mov	r3, r1
 8005176:	005b      	lsls	r3, r3, #1
 8005178:	440b      	add	r3, r1
 800517a:	fbb0 f3f3 	udiv	r3, r0, r3
 800517e:	3301      	adds	r3, #1
 8005180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005188:	e00f      	b.n	80051aa <HAL_I2C_Init+0x302>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1e58      	subs	r0, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6859      	ldr	r1, [r3, #4]
 8005192:	460b      	mov	r3, r1
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	0099      	lsls	r1, r3, #2
 800519a:	440b      	add	r3, r1
 800519c:	fbb0 f3f3 	udiv	r3, r0, r3
 80051a0:	3301      	adds	r3, #1
 80051a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051a6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	6809      	ldr	r1, [r1, #0]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	69da      	ldr	r2, [r3, #28]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	431a      	orrs	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80051d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6911      	ldr	r1, [r2, #16]
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	68d2      	ldr	r2, [r2, #12]
 80051e4:	4311      	orrs	r1, r2
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	6812      	ldr	r2, [r2, #0]
 80051ea:	430b      	orrs	r3, r1
 80051ec:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	695a      	ldr	r2, [r3, #20]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0201 	orr.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2220      	movs	r2, #32
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	607a      	str	r2, [r7, #4]
 800524a:	461a      	mov	r2, r3
 800524c:	460b      	mov	r3, r1
 800524e:	817b      	strh	r3, [r7, #10]
 8005250:	4613      	mov	r3, r2
 8005252:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005254:	f7fe fc60 	bl	8003b18 <HAL_GetTick>
 8005258:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b20      	cmp	r3, #32
 8005264:	f040 80e0 	bne.w	8005428 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	9300      	str	r3, [sp, #0]
 800526c:	2319      	movs	r3, #25
 800526e:	2201      	movs	r2, #1
 8005270:	4970      	ldr	r1, [pc, #448]	; (8005434 <HAL_I2C_Master_Transmit+0x1f4>)
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 fc58 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800527e:	2302      	movs	r3, #2
 8005280:	e0d3      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005288:	2b01      	cmp	r3, #1
 800528a:	d101      	bne.n	8005290 <HAL_I2C_Master_Transmit+0x50>
 800528c:	2302      	movs	r3, #2
 800528e:	e0cc      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d007      	beq.n	80052b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f042 0201 	orr.w	r2, r2, #1
 80052b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2221      	movs	r2, #33	; 0x21
 80052ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2210      	movs	r2, #16
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2200      	movs	r2, #0
 80052da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	893a      	ldrh	r2, [r7, #8]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	4a50      	ldr	r2, [pc, #320]	; (8005438 <HAL_I2C_Master_Transmit+0x1f8>)
 80052f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80052f8:	8979      	ldrh	r1, [r7, #10]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	6a3a      	ldr	r2, [r7, #32]
 80052fe:	68f8      	ldr	r0, [r7, #12]
 8005300:	f000 fac2 	bl	8005888 <I2C_MasterRequestWrite>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d001      	beq.n	800530e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e08d      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800530e:	2300      	movs	r3, #0
 8005310:	613b      	str	r3, [r7, #16]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	695b      	ldr	r3, [r3, #20]
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	613b      	str	r3, [r7, #16]
 8005322:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005324:	e066      	b.n	80053f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	6a39      	ldr	r1, [r7, #32]
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f000 fcd2 	bl	8005cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00d      	beq.n	8005352 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533a:	2b04      	cmp	r3, #4
 800533c:	d107      	bne.n	800534e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800534c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e06b      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005356:	781a      	ldrb	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	1c5a      	adds	r2, r3, #1
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800536c:	b29b      	uxth	r3, r3
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800537a:	3b01      	subs	r3, #1
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f003 0304 	and.w	r3, r3, #4
 800538c:	2b04      	cmp	r3, #4
 800538e:	d11b      	bne.n	80053c8 <HAL_I2C_Master_Transmit+0x188>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005394:	2b00      	cmp	r3, #0
 8005396:	d017      	beq.n	80053c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539c:	781a      	ldrb	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	3b01      	subs	r3, #1
 80053b6:	b29a      	uxth	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	6a39      	ldr	r1, [r7, #32]
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 fcc2 	bl	8005d56 <I2C_WaitOnBTFFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00d      	beq.n	80053f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d107      	bne.n	80053f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e01a      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d194      	bne.n	8005326 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800540a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	e000      	b.n	800542a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005428:	2302      	movs	r3, #2
  }
}
 800542a:	4618      	mov	r0, r3
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	00100002 	.word	0x00100002
 8005438:	ffff0000 	.word	0xffff0000

0800543c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b08c      	sub	sp, #48	; 0x30
 8005440:	af02      	add	r7, sp, #8
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	461a      	mov	r2, r3
 8005448:	460b      	mov	r3, r1
 800544a:	817b      	strh	r3, [r7, #10]
 800544c:	4613      	mov	r3, r2
 800544e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005450:	f7fe fb62 	bl	8003b18 <HAL_GetTick>
 8005454:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b20      	cmp	r3, #32
 8005460:	f040 820b 	bne.w	800587a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	9300      	str	r3, [sp, #0]
 8005468:	2319      	movs	r3, #25
 800546a:	2201      	movs	r2, #1
 800546c:	497c      	ldr	r1, [pc, #496]	; (8005660 <HAL_I2C_Master_Receive+0x224>)
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f000 fb5a 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800547a:	2302      	movs	r3, #2
 800547c:	e1fe      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005484:	2b01      	cmp	r3, #1
 8005486:	d101      	bne.n	800548c <HAL_I2C_Master_Receive+0x50>
 8005488:	2302      	movs	r3, #2
 800548a:	e1f7      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d007      	beq.n	80054b2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f042 0201 	orr.w	r2, r2, #1
 80054b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80054c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2222      	movs	r2, #34	; 0x22
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2210      	movs	r2, #16
 80054ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	893a      	ldrh	r2, [r7, #8]
 80054e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	4a5c      	ldr	r2, [pc, #368]	; (8005664 <HAL_I2C_Master_Receive+0x228>)
 80054f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80054f4:	8979      	ldrh	r1, [r7, #10]
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fa46 	bl	800598c <I2C_MasterRequestRead>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d001      	beq.n	800550a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e1b8      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800550e:	2b00      	cmp	r3, #0
 8005510:	d113      	bne.n	800553a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005512:	2300      	movs	r3, #0
 8005514:	623b      	str	r3, [r7, #32]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	623b      	str	r3, [r7, #32]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	699b      	ldr	r3, [r3, #24]
 8005524:	623b      	str	r3, [r7, #32]
 8005526:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	e18c      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800553e:	2b01      	cmp	r3, #1
 8005540:	d11b      	bne.n	800557a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005550:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005552:	2300      	movs	r3, #0
 8005554:	61fb      	str	r3, [r7, #28]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	61fb      	str	r3, [r7, #28]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	61fb      	str	r3, [r7, #28]
 8005566:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	e16c      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800557e:	2b02      	cmp	r3, #2
 8005580:	d11b      	bne.n	80055ba <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005590:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a2:	2300      	movs	r3, #0
 80055a4:	61bb      	str	r3, [r7, #24]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	61bb      	str	r3, [r7, #24]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	61bb      	str	r3, [r7, #24]
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	e14c      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80055c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ca:	2300      	movs	r3, #0
 80055cc:	617b      	str	r3, [r7, #20]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	617b      	str	r3, [r7, #20]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	617b      	str	r3, [r7, #20]
 80055de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80055e0:	e138      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	f200 80f1 	bhi.w	80057ce <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d123      	bne.n	800563c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 fbed 	bl	8005dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d001      	beq.n	8005608 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	e139      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	691a      	ldr	r2, [r3, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005612:	b2d2      	uxtb	r2, r2
 8005614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561a:	1c5a      	adds	r2, r3, #1
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29a      	uxth	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	855a      	strh	r2, [r3, #42]	; 0x2a
 800563a:	e10b      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005640:	2b02      	cmp	r3, #2
 8005642:	d14e      	bne.n	80056e2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800564a:	2200      	movs	r2, #0
 800564c:	4906      	ldr	r1, [pc, #24]	; (8005668 <HAL_I2C_Master_Receive+0x22c>)
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 fa6a 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d008      	beq.n	800566c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e10e      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
 800565e:	bf00      	nop
 8005660:	00100002 	.word	0x00100002
 8005664:	ffff0000 	.word	0xffff0000
 8005668:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800567a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	b2d2      	uxtb	r2, r2
 8005688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	691a      	ldr	r2, [r3, #16]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b8:	b2d2      	uxtb	r2, r2
 80056ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c0:	1c5a      	adds	r2, r3, #1
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056e0:	e0b8      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e8:	2200      	movs	r2, #0
 80056ea:	4966      	ldr	r1, [pc, #408]	; (8005884 <HAL_I2C_Master_Receive+0x448>)
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 fa1b 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e0bf      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800570a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691a      	ldr	r2, [r3, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005734:	b29b      	uxth	r3, r3
 8005736:	3b01      	subs	r3, #1
 8005738:	b29a      	uxth	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005744:	2200      	movs	r2, #0
 8005746:	494f      	ldr	r1, [pc, #316]	; (8005884 <HAL_I2C_Master_Receive+0x448>)
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f000 f9ed 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e091      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005766:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691a      	ldr	r2, [r3, #16]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	b2d2      	uxtb	r2, r2
 8005774:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005790:	b29b      	uxth	r3, r3
 8005792:	3b01      	subs	r3, #1
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	691a      	ldr	r2, [r3, #16]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	1c5a      	adds	r2, r3, #1
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b6:	3b01      	subs	r3, #1
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	3b01      	subs	r3, #1
 80057c6:	b29a      	uxth	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057cc:	e042      	b.n	8005854 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 fb00 	bl	8005dd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e04c      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	691a      	ldr	r2, [r3, #16]
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	b2d2      	uxtb	r2, r2
 80057ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	1c5a      	adds	r2, r3, #1
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057fe:	3b01      	subs	r3, #1
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f003 0304 	and.w	r3, r3, #4
 800581e:	2b04      	cmp	r3, #4
 8005820:	d118      	bne.n	8005854 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	691a      	ldr	r2, [r3, #16]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582c:	b2d2      	uxtb	r2, r2
 800582e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800583e:	3b01      	subs	r3, #1
 8005840:	b29a      	uxth	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005858:	2b00      	cmp	r3, #0
 800585a:	f47f aec2 	bne.w	80055e2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2220      	movs	r2, #32
 8005862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	e000      	b.n	800587c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800587a:	2302      	movs	r3, #2
  }
}
 800587c:	4618      	mov	r0, r3
 800587e:	3728      	adds	r7, #40	; 0x28
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	00010004 	.word	0x00010004

08005888 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b088      	sub	sp, #32
 800588c:	af02      	add	r7, sp, #8
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	607a      	str	r2, [r7, #4]
 8005892:	603b      	str	r3, [r7, #0]
 8005894:	460b      	mov	r3, r1
 8005896:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	2b08      	cmp	r3, #8
 80058a2:	d006      	beq.n	80058b2 <I2C_MasterRequestWrite+0x2a>
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d003      	beq.n	80058b2 <I2C_MasterRequestWrite+0x2a>
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80058b0:	d108      	bne.n	80058c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058c0:	601a      	str	r2, [r3, #0]
 80058c2:	e00b      	b.n	80058dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c8:	2b12      	cmp	r3, #18
 80058ca:	d107      	bne.n	80058dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 f91d 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00d      	beq.n	8005910 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005902:	d103      	bne.n	800590c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f44f 7200 	mov.w	r2, #512	; 0x200
 800590a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e035      	b.n	800597c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	691b      	ldr	r3, [r3, #16]
 8005914:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005918:	d108      	bne.n	800592c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800591a:	897b      	ldrh	r3, [r7, #10]
 800591c:	b2db      	uxtb	r3, r3
 800591e:	461a      	mov	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005928:	611a      	str	r2, [r3, #16]
 800592a:	e01b      	b.n	8005964 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800592c:	897b      	ldrh	r3, [r7, #10]
 800592e:	11db      	asrs	r3, r3, #7
 8005930:	b2db      	uxtb	r3, r3
 8005932:	f003 0306 	and.w	r3, r3, #6
 8005936:	b2db      	uxtb	r3, r3
 8005938:	f063 030f 	orn	r3, r3, #15
 800593c:	b2da      	uxtb	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	490e      	ldr	r1, [pc, #56]	; (8005984 <I2C_MasterRequestWrite+0xfc>)
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 f943 	bl	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e010      	b.n	800597c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800595a:	897b      	ldrh	r3, [r7, #10]
 800595c:	b2da      	uxtb	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	4907      	ldr	r1, [pc, #28]	; (8005988 <I2C_MasterRequestWrite+0x100>)
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 f933 	bl	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e000      	b.n	800597c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3718      	adds	r7, #24
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	00010008 	.word	0x00010008
 8005988:	00010002 	.word	0x00010002

0800598c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b088      	sub	sp, #32
 8005990:	af02      	add	r7, sp, #8
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	607a      	str	r2, [r7, #4]
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	460b      	mov	r3, r1
 800599a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80059b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d006      	beq.n	80059c6 <I2C_MasterRequestRead+0x3a>
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d003      	beq.n	80059c6 <I2C_MasterRequestRead+0x3a>
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059c4:	d108      	bne.n	80059d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	e00b      	b.n	80059f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059dc:	2b11      	cmp	r3, #17
 80059de:	d107      	bne.n	80059f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	9300      	str	r3, [sp, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 f893 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00d      	beq.n	8005a24 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a16:	d103      	bne.n	8005a20 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a20:	2303      	movs	r3, #3
 8005a22:	e079      	b.n	8005b18 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a2c:	d108      	bne.n	8005a40 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a2e:	897b      	ldrh	r3, [r7, #10]
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	f043 0301 	orr.w	r3, r3, #1
 8005a36:	b2da      	uxtb	r2, r3
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	611a      	str	r2, [r3, #16]
 8005a3e:	e05f      	b.n	8005b00 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005a40:	897b      	ldrh	r3, [r7, #10]
 8005a42:	11db      	asrs	r3, r3, #7
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	f003 0306 	and.w	r3, r3, #6
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	f063 030f 	orn	r3, r3, #15
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	4930      	ldr	r1, [pc, #192]	; (8005b20 <I2C_MasterRequestRead+0x194>)
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 f8b9 	bl	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e054      	b.n	8005b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005a6e:	897b      	ldrh	r3, [r7, #10]
 8005a70:	b2da      	uxtb	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	4929      	ldr	r1, [pc, #164]	; (8005b24 <I2C_MasterRequestRead+0x198>)
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 f8a9 	bl	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e044      	b.n	8005b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a8e:	2300      	movs	r3, #0
 8005a90:	613b      	str	r3, [r7, #16]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	695b      	ldr	r3, [r3, #20]
 8005a98:	613b      	str	r3, [r7, #16]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	699b      	ldr	r3, [r3, #24]
 8005aa0:	613b      	str	r3, [r7, #16]
 8005aa2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681a      	ldr	r2, [r3, #0]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ab2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2200      	movs	r2, #0
 8005abc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 f831 	bl	8005b28 <I2C_WaitOnFlagUntilTimeout>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00d      	beq.n	8005ae8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ada:	d103      	bne.n	8005ae4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ae2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	e017      	b.n	8005b18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005ae8:	897b      	ldrh	r3, [r7, #10]
 8005aea:	11db      	asrs	r3, r3, #7
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	f003 0306 	and.w	r3, r3, #6
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	f063 030e 	orn	r3, r3, #14
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	4907      	ldr	r1, [pc, #28]	; (8005b24 <I2C_MasterRequestRead+0x198>)
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f000 f865 	bl	8005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d001      	beq.n	8005b16 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e000      	b.n	8005b18 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3718      	adds	r7, #24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	00010008 	.word	0x00010008
 8005b24:	00010002 	.word	0x00010002

08005b28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	603b      	str	r3, [r7, #0]
 8005b34:	4613      	mov	r3, r2
 8005b36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b38:	e025      	b.n	8005b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b40:	d021      	beq.n	8005b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b42:	f7fd ffe9 	bl	8003b18 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	683a      	ldr	r2, [r7, #0]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d302      	bcc.n	8005b58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d116      	bne.n	8005b86 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2220      	movs	r2, #32
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	f043 0220 	orr.w	r2, r3, #32
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e023      	b.n	8005bce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	0c1b      	lsrs	r3, r3, #16
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d10d      	bne.n	8005bac <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	43da      	mvns	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	bf0c      	ite	eq
 8005ba2:	2301      	moveq	r3, #1
 8005ba4:	2300      	movne	r3, #0
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	461a      	mov	r2, r3
 8005baa:	e00c      	b.n	8005bc6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	43da      	mvns	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	bf0c      	ite	eq
 8005bbe:	2301      	moveq	r3, #1
 8005bc0:	2300      	movne	r3, #0
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	79fb      	ldrb	r3, [r7, #7]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d0b6      	beq.n	8005b3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}

08005bd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	607a      	str	r2, [r7, #4]
 8005be2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005be4:	e051      	b.n	8005c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bf4:	d123      	bne.n	8005c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c04:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c0e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2220      	movs	r2, #32
 8005c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2a:	f043 0204 	orr.w	r2, r3, #4
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e046      	b.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c44:	d021      	beq.n	8005c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c46:	f7fd ff67 	bl	8003b18 <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d302      	bcc.n	8005c5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d116      	bne.n	8005c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c76:	f043 0220 	orr.w	r2, r3, #32
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e020      	b.n	8005ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	0c1b      	lsrs	r3, r3, #16
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d10c      	bne.n	8005cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	43da      	mvns	r2, r3
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	bf14      	ite	ne
 8005ca6:	2301      	movne	r3, #1
 8005ca8:	2300      	moveq	r3, #0
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	e00b      	b.n	8005cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	699b      	ldr	r3, [r3, #24]
 8005cb4:	43da      	mvns	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4013      	ands	r3, r2
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	bf14      	ite	ne
 8005cc0:	2301      	movne	r3, #1
 8005cc2:	2300      	moveq	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d18d      	bne.n	8005be6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}

08005cd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b084      	sub	sp, #16
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ce0:	e02d      	b.n	8005d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f000 f8ce 	bl	8005e84 <I2C_IsAcknowledgeFailed>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e02d      	b.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d021      	beq.n	8005d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cfa:	f7fd ff0d 	bl	8003b18 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d302      	bcc.n	8005d10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d116      	bne.n	8005d3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2200      	movs	r2, #0
 8005d14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2220      	movs	r2, #32
 8005d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	f043 0220 	orr.w	r2, r3, #32
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e007      	b.n	8005d4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	695b      	ldr	r3, [r3, #20]
 8005d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d48:	2b80      	cmp	r3, #128	; 0x80
 8005d4a:	d1ca      	bne.n	8005ce2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b084      	sub	sp, #16
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d62:	e02d      	b.n	8005dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f88d 	bl	8005e84 <I2C_IsAcknowledgeFailed>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e02d      	b.n	8005dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7a:	d021      	beq.n	8005dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d7c:	f7fd fecc 	bl	8003b18 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d302      	bcc.n	8005d92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d116      	bne.n	8005dc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2220      	movs	r2, #32
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dac:	f043 0220 	orr.w	r2, r3, #32
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e007      	b.n	8005dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d1ca      	bne.n	8005d64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005de4:	e042      	b.n	8005e6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	f003 0310 	and.w	r3, r3, #16
 8005df0:	2b10      	cmp	r3, #16
 8005df2:	d119      	bne.n	8005e28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f06f 0210 	mvn.w	r2, #16
 8005dfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e029      	b.n	8005e7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e28:	f7fd fe76 	bl	8003b18 <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d302      	bcc.n	8005e3e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d116      	bne.n	8005e6c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2220      	movs	r2, #32
 8005e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e58:	f043 0220 	orr.w	r2, r3, #32
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e007      	b.n	8005e7c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e76:	2b40      	cmp	r3, #64	; 0x40
 8005e78:	d1b5      	bne.n	8005de6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3710      	adds	r7, #16
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b083      	sub	sp, #12
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e9a:	d11b      	bne.n	8005ed4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ea4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2220      	movs	r2, #32
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec0:	f043 0204 	orr.w	r2, r3, #4
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e000      	b.n	8005ed6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
	...

08005ee4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b082      	sub	sp, #8
 8005ee8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005eea:	2300      	movs	r3, #0
 8005eec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005eee:	2300      	movs	r3, #0
 8005ef0:	603b      	str	r3, [r7, #0]
 8005ef2:	4b20      	ldr	r3, [pc, #128]	; (8005f74 <HAL_PWREx_EnableOverDrive+0x90>)
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	4a1f      	ldr	r2, [pc, #124]	; (8005f74 <HAL_PWREx_EnableOverDrive+0x90>)
 8005ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005efc:	6413      	str	r3, [r2, #64]	; 0x40
 8005efe:	4b1d      	ldr	r3, [pc, #116]	; (8005f74 <HAL_PWREx_EnableOverDrive+0x90>)
 8005f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005f0a:	4b1b      	ldr	r3, [pc, #108]	; (8005f78 <HAL_PWREx_EnableOverDrive+0x94>)
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f10:	f7fd fe02 	bl	8003b18 <HAL_GetTick>
 8005f14:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005f16:	e009      	b.n	8005f2c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005f18:	f7fd fdfe 	bl	8003b18 <HAL_GetTick>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f26:	d901      	bls.n	8005f2c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e01f      	b.n	8005f6c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005f2c:	4b13      	ldr	r3, [pc, #76]	; (8005f7c <HAL_PWREx_EnableOverDrive+0x98>)
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f38:	d1ee      	bne.n	8005f18 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005f3a:	4b11      	ldr	r3, [pc, #68]	; (8005f80 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f40:	f7fd fdea 	bl	8003b18 <HAL_GetTick>
 8005f44:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005f46:	e009      	b.n	8005f5c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005f48:	f7fd fde6 	bl	8003b18 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f56:	d901      	bls.n	8005f5c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005f58:	2303      	movs	r3, #3
 8005f5a:	e007      	b.n	8005f6c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005f5c:	4b07      	ldr	r3, [pc, #28]	; (8005f7c <HAL_PWREx_EnableOverDrive+0x98>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005f68:	d1ee      	bne.n	8005f48 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3708      	adds	r7, #8
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	40023800 	.word	0x40023800
 8005f78:	420e0040 	.word	0x420e0040
 8005f7c:	40007000 	.word	0x40007000
 8005f80:	420e0044 	.word	0x420e0044

08005f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e18c      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d003      	beq.n	8005fa8 <HAL_RCC_ClockConfig+0x24>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	2b0f      	cmp	r3, #15
 8005fa6:	d904      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0x2e>
 8005fa8:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8005fac:	4887      	ldr	r0, [pc, #540]	; (80061cc <HAL_RCC_ClockConfig+0x248>)
 8005fae:	f7fc ffe8 	bl	8002f82 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d031      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d02e      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d02b      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	2b03      	cmp	r3, #3
 8005fc8:	d028      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	2b04      	cmp	r3, #4
 8005fce:	d025      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	2b05      	cmp	r3, #5
 8005fd4:	d022      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2b06      	cmp	r3, #6
 8005fda:	d01f      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b07      	cmp	r3, #7
 8005fe0:	d01c      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d019      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	2b09      	cmp	r3, #9
 8005fec:	d016      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b0a      	cmp	r3, #10
 8005ff2:	d013      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	2b0b      	cmp	r3, #11
 8005ff8:	d010      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	2b0c      	cmp	r3, #12
 8005ffe:	d00d      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	2b0d      	cmp	r3, #13
 8006004:	d00a      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b0e      	cmp	r3, #14
 800600a:	d007      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	2b0f      	cmp	r3, #15
 8006010:	d004      	beq.n	800601c <HAL_RCC_ClockConfig+0x98>
 8006012:	f240 215d 	movw	r1, #605	; 0x25d
 8006016:	486d      	ldr	r0, [pc, #436]	; (80061cc <HAL_RCC_ClockConfig+0x248>)
 8006018:	f7fc ffb3 	bl	8002f82 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800601c:	4b6c      	ldr	r3, [pc, #432]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d90c      	bls.n	8006044 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800602a:	4b69      	ldr	r3, [pc, #420]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	b2d2      	uxtb	r2, r2
 8006030:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006032:	4b67      	ldr	r3, [pc, #412]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	429a      	cmp	r2, r3
 800603e:	d001      	beq.n	8006044 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e136      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0302 	and.w	r3, r3, #2
 800604c:	2b00      	cmp	r3, #0
 800604e:	d049      	beq.n	80060e4 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0304 	and.w	r3, r3, #4
 8006058:	2b00      	cmp	r3, #0
 800605a:	d005      	beq.n	8006068 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800605c:	4b5d      	ldr	r3, [pc, #372]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	4a5c      	ldr	r2, [pc, #368]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006062:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006066:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0308 	and.w	r3, r3, #8
 8006070:	2b00      	cmp	r3, #0
 8006072:	d005      	beq.n	8006080 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006074:	4b57      	ldr	r3, [pc, #348]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	4a56      	ldr	r2, [pc, #344]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 800607a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800607e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d024      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	2b80      	cmp	r3, #128	; 0x80
 800608e:	d020      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	2b90      	cmp	r3, #144	; 0x90
 8006096:	d01c      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	2ba0      	cmp	r3, #160	; 0xa0
 800609e:	d018      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	2bb0      	cmp	r3, #176	; 0xb0
 80060a6:	d014      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	2bc0      	cmp	r3, #192	; 0xc0
 80060ae:	d010      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	2bd0      	cmp	r3, #208	; 0xd0
 80060b6:	d00c      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	2be0      	cmp	r3, #224	; 0xe0
 80060be:	d008      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	2bf0      	cmp	r3, #240	; 0xf0
 80060c6:	d004      	beq.n	80060d2 <HAL_RCC_ClockConfig+0x14e>
 80060c8:	f44f 7120 	mov.w	r1, #640	; 0x280
 80060cc:	483f      	ldr	r0, [pc, #252]	; (80061cc <HAL_RCC_ClockConfig+0x248>)
 80060ce:	f7fc ff58 	bl	8002f82 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060d2:	4b40      	ldr	r3, [pc, #256]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	493d      	ldr	r1, [pc, #244]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d059      	beq.n	80061a4 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d010      	beq.n	800611a <HAL_RCC_ClockConfig+0x196>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d00c      	beq.n	800611a <HAL_RCC_ClockConfig+0x196>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	2b02      	cmp	r3, #2
 8006106:	d008      	beq.n	800611a <HAL_RCC_ClockConfig+0x196>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2b03      	cmp	r3, #3
 800610e:	d004      	beq.n	800611a <HAL_RCC_ClockConfig+0x196>
 8006110:	f240 2187 	movw	r1, #647	; 0x287
 8006114:	482d      	ldr	r0, [pc, #180]	; (80061cc <HAL_RCC_ClockConfig+0x248>)
 8006116:	f7fc ff34 	bl	8002f82 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d107      	bne.n	8006132 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006122:	4b2c      	ldr	r3, [pc, #176]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d119      	bne.n	8006162 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e0bf      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2b02      	cmp	r3, #2
 8006138:	d003      	beq.n	8006142 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800613e:	2b03      	cmp	r3, #3
 8006140:	d107      	bne.n	8006152 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006142:	4b24      	ldr	r3, [pc, #144]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d109      	bne.n	8006162 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e0af      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006152:	4b20      	ldr	r3, [pc, #128]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e0a7      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006162:	4b1c      	ldr	r3, [pc, #112]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f023 0203 	bic.w	r2, r3, #3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	4919      	ldr	r1, [pc, #100]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006170:	4313      	orrs	r3, r2
 8006172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006174:	f7fd fcd0 	bl	8003b18 <HAL_GetTick>
 8006178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617a:	e00a      	b.n	8006192 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800617c:	f7fd fccc 	bl	8003b18 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	f241 3288 	movw	r2, #5000	; 0x1388
 800618a:	4293      	cmp	r3, r2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e08f      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006192:	4b10      	ldr	r3, [pc, #64]	; (80061d4 <HAL_RCC_ClockConfig+0x250>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 020c 	and.w	r2, r3, #12
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d1eb      	bne.n	800617c <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061a4:	4b0a      	ldr	r3, [pc, #40]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 030f 	and.w	r3, r3, #15
 80061ac:	683a      	ldr	r2, [r7, #0]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d212      	bcs.n	80061d8 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061b2:	4b07      	ldr	r3, [pc, #28]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	b2d2      	uxtb	r2, r2
 80061b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ba:	4b05      	ldr	r3, [pc, #20]	; (80061d0 <HAL_RCC_ClockConfig+0x24c>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 030f 	and.w	r3, r3, #15
 80061c2:	683a      	ldr	r2, [r7, #0]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d007      	beq.n	80061d8 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e072      	b.n	80062b2 <HAL_RCC_ClockConfig+0x32e>
 80061cc:	080107f4 	.word	0x080107f4
 80061d0:	40023c00 	.word	0x40023c00
 80061d4:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0304 	and.w	r3, r3, #4
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d025      	beq.n	8006230 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d018      	beq.n	800621e <HAL_RCC_ClockConfig+0x29a>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061f4:	d013      	beq.n	800621e <HAL_RCC_ClockConfig+0x29a>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80061fe:	d00e      	beq.n	800621e <HAL_RCC_ClockConfig+0x29a>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006208:	d009      	beq.n	800621e <HAL_RCC_ClockConfig+0x29a>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006212:	d004      	beq.n	800621e <HAL_RCC_ClockConfig+0x29a>
 8006214:	f240 21c5 	movw	r1, #709	; 0x2c5
 8006218:	4828      	ldr	r0, [pc, #160]	; (80062bc <HAL_RCC_ClockConfig+0x338>)
 800621a:	f7fc feb2 	bl	8002f82 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800621e:	4b28      	ldr	r3, [pc, #160]	; (80062c0 <HAL_RCC_ClockConfig+0x33c>)
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	4925      	ldr	r1, [pc, #148]	; (80062c0 <HAL_RCC_ClockConfig+0x33c>)
 800622c:	4313      	orrs	r3, r2
 800622e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f003 0308 	and.w	r3, r3, #8
 8006238:	2b00      	cmp	r3, #0
 800623a:	d026      	beq.n	800628a <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	691b      	ldr	r3, [r3, #16]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d018      	beq.n	8006276 <HAL_RCC_ClockConfig+0x2f2>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800624c:	d013      	beq.n	8006276 <HAL_RCC_ClockConfig+0x2f2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006256:	d00e      	beq.n	8006276 <HAL_RCC_ClockConfig+0x2f2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006260:	d009      	beq.n	8006276 <HAL_RCC_ClockConfig+0x2f2>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800626a:	d004      	beq.n	8006276 <HAL_RCC_ClockConfig+0x2f2>
 800626c:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8006270:	4812      	ldr	r0, [pc, #72]	; (80062bc <HAL_RCC_ClockConfig+0x338>)
 8006272:	f7fc fe86 	bl	8002f82 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006276:	4b12      	ldr	r3, [pc, #72]	; (80062c0 <HAL_RCC_ClockConfig+0x33c>)
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	00db      	lsls	r3, r3, #3
 8006284:	490e      	ldr	r1, [pc, #56]	; (80062c0 <HAL_RCC_ClockConfig+0x33c>)
 8006286:	4313      	orrs	r3, r2
 8006288:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800628a:	f000 f855 	bl	8006338 <HAL_RCC_GetSysClockFreq>
 800628e:	4602      	mov	r2, r0
 8006290:	4b0b      	ldr	r3, [pc, #44]	; (80062c0 <HAL_RCC_ClockConfig+0x33c>)
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	091b      	lsrs	r3, r3, #4
 8006296:	f003 030f 	and.w	r3, r3, #15
 800629a:	490a      	ldr	r1, [pc, #40]	; (80062c4 <HAL_RCC_ClockConfig+0x340>)
 800629c:	5ccb      	ldrb	r3, [r1, r3]
 800629e:	fa22 f303 	lsr.w	r3, r2, r3
 80062a2:	4a09      	ldr	r2, [pc, #36]	; (80062c8 <HAL_RCC_ClockConfig+0x344>)
 80062a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062a6:	4b09      	ldr	r3, [pc, #36]	; (80062cc <HAL_RCC_ClockConfig+0x348>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7fd fbf0 	bl	8003a90 <HAL_InitTick>

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
 80062ba:	bf00      	nop
 80062bc:	080107f4 	.word	0x080107f4
 80062c0:	40023800 	.word	0x40023800
 80062c4:	080109ac 	.word	0x080109ac
 80062c8:	20000154 	.word	0x20000154
 80062cc:	20000158 	.word	0x20000158

080062d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062d4:	4b03      	ldr	r3, [pc, #12]	; (80062e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80062d6:	681b      	ldr	r3, [r3, #0]
}
 80062d8:	4618      	mov	r0, r3
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	20000154 	.word	0x20000154

080062e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062ec:	f7ff fff0 	bl	80062d0 <HAL_RCC_GetHCLKFreq>
 80062f0:	4602      	mov	r2, r0
 80062f2:	4b05      	ldr	r3, [pc, #20]	; (8006308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	0a9b      	lsrs	r3, r3, #10
 80062f8:	f003 0307 	and.w	r3, r3, #7
 80062fc:	4903      	ldr	r1, [pc, #12]	; (800630c <HAL_RCC_GetPCLK1Freq+0x24>)
 80062fe:	5ccb      	ldrb	r3, [r1, r3]
 8006300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006304:	4618      	mov	r0, r3
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40023800 	.word	0x40023800
 800630c:	080109bc 	.word	0x080109bc

08006310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006314:	f7ff ffdc 	bl	80062d0 <HAL_RCC_GetHCLKFreq>
 8006318:	4602      	mov	r2, r0
 800631a:	4b05      	ldr	r3, [pc, #20]	; (8006330 <HAL_RCC_GetPCLK2Freq+0x20>)
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	0b5b      	lsrs	r3, r3, #13
 8006320:	f003 0307 	and.w	r3, r3, #7
 8006324:	4903      	ldr	r1, [pc, #12]	; (8006334 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006326:	5ccb      	ldrb	r3, [r1, r3]
 8006328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800632c:	4618      	mov	r0, r3
 800632e:	bd80      	pop	{r7, pc}
 8006330:	40023800 	.word	0x40023800
 8006334:	080109bc 	.word	0x080109bc

08006338 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800633c:	b088      	sub	sp, #32
 800633e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006340:	2300      	movs	r3, #0
 8006342:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8006348:	2300      	movs	r3, #0
 800634a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8006350:	2300      	movs	r3, #0
 8006352:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006354:	4bce      	ldr	r3, [pc, #824]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f003 030c 	and.w	r3, r3, #12
 800635c:	2b0c      	cmp	r3, #12
 800635e:	f200 818d 	bhi.w	800667c <HAL_RCC_GetSysClockFreq+0x344>
 8006362:	a201      	add	r2, pc, #4	; (adr r2, 8006368 <HAL_RCC_GetSysClockFreq+0x30>)
 8006364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006368:	0800639d 	.word	0x0800639d
 800636c:	0800667d 	.word	0x0800667d
 8006370:	0800667d 	.word	0x0800667d
 8006374:	0800667d 	.word	0x0800667d
 8006378:	080063a3 	.word	0x080063a3
 800637c:	0800667d 	.word	0x0800667d
 8006380:	0800667d 	.word	0x0800667d
 8006384:	0800667d 	.word	0x0800667d
 8006388:	080063a9 	.word	0x080063a9
 800638c:	0800667d 	.word	0x0800667d
 8006390:	0800667d 	.word	0x0800667d
 8006394:	0800667d 	.word	0x0800667d
 8006398:	0800651d 	.word	0x0800651d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800639c:	4bbd      	ldr	r3, [pc, #756]	; (8006694 <HAL_RCC_GetSysClockFreq+0x35c>)
 800639e:	61bb      	str	r3, [r7, #24]
       break;
 80063a0:	e16f      	b.n	8006682 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063a2:	4bbd      	ldr	r3, [pc, #756]	; (8006698 <HAL_RCC_GetSysClockFreq+0x360>)
 80063a4:	61bb      	str	r3, [r7, #24]
      break;
 80063a6:	e16c      	b.n	8006682 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063a8:	4bb9      	ldr	r3, [pc, #740]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063b0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063b2:	4bb7      	ldr	r3, [pc, #732]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d053      	beq.n	8006466 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063be:	4bb4      	ldr	r3, [pc, #720]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	099b      	lsrs	r3, r3, #6
 80063c4:	461a      	mov	r2, r3
 80063c6:	f04f 0300 	mov.w	r3, #0
 80063ca:	f240 10ff 	movw	r0, #511	; 0x1ff
 80063ce:	f04f 0100 	mov.w	r1, #0
 80063d2:	ea02 0400 	and.w	r4, r2, r0
 80063d6:	603c      	str	r4, [r7, #0]
 80063d8:	400b      	ands	r3, r1
 80063da:	607b      	str	r3, [r7, #4]
 80063dc:	e9d7 4500 	ldrd	r4, r5, [r7]
 80063e0:	4620      	mov	r0, r4
 80063e2:	4629      	mov	r1, r5
 80063e4:	f04f 0200 	mov.w	r2, #0
 80063e8:	f04f 0300 	mov.w	r3, #0
 80063ec:	014b      	lsls	r3, r1, #5
 80063ee:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80063f2:	0142      	lsls	r2, r0, #5
 80063f4:	4610      	mov	r0, r2
 80063f6:	4619      	mov	r1, r3
 80063f8:	4623      	mov	r3, r4
 80063fa:	1ac0      	subs	r0, r0, r3
 80063fc:	462b      	mov	r3, r5
 80063fe:	eb61 0103 	sbc.w	r1, r1, r3
 8006402:	f04f 0200 	mov.w	r2, #0
 8006406:	f04f 0300 	mov.w	r3, #0
 800640a:	018b      	lsls	r3, r1, #6
 800640c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006410:	0182      	lsls	r2, r0, #6
 8006412:	1a12      	subs	r2, r2, r0
 8006414:	eb63 0301 	sbc.w	r3, r3, r1
 8006418:	f04f 0000 	mov.w	r0, #0
 800641c:	f04f 0100 	mov.w	r1, #0
 8006420:	00d9      	lsls	r1, r3, #3
 8006422:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006426:	00d0      	lsls	r0, r2, #3
 8006428:	4602      	mov	r2, r0
 800642a:	460b      	mov	r3, r1
 800642c:	4621      	mov	r1, r4
 800642e:	1852      	adds	r2, r2, r1
 8006430:	4629      	mov	r1, r5
 8006432:	eb43 0101 	adc.w	r1, r3, r1
 8006436:	460b      	mov	r3, r1
 8006438:	f04f 0000 	mov.w	r0, #0
 800643c:	f04f 0100 	mov.w	r1, #0
 8006440:	0259      	lsls	r1, r3, #9
 8006442:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8006446:	0250      	lsls	r0, r2, #9
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	4610      	mov	r0, r2
 800644e:	4619      	mov	r1, r3
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	461a      	mov	r2, r3
 8006454:	f04f 0300 	mov.w	r3, #0
 8006458:	f7fa fb74 	bl	8000b44 <__aeabi_uldivmod>
 800645c:	4602      	mov	r2, r0
 800645e:	460b      	mov	r3, r1
 8006460:	4613      	mov	r3, r2
 8006462:	61fb      	str	r3, [r7, #28]
 8006464:	e04c      	b.n	8006500 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006466:	4b8a      	ldr	r3, [pc, #552]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	099b      	lsrs	r3, r3, #6
 800646c:	461a      	mov	r2, r3
 800646e:	f04f 0300 	mov.w	r3, #0
 8006472:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006476:	f04f 0100 	mov.w	r1, #0
 800647a:	ea02 0a00 	and.w	sl, r2, r0
 800647e:	ea03 0b01 	and.w	fp, r3, r1
 8006482:	4650      	mov	r0, sl
 8006484:	4659      	mov	r1, fp
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	014b      	lsls	r3, r1, #5
 8006490:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006494:	0142      	lsls	r2, r0, #5
 8006496:	4610      	mov	r0, r2
 8006498:	4619      	mov	r1, r3
 800649a:	ebb0 000a 	subs.w	r0, r0, sl
 800649e:	eb61 010b 	sbc.w	r1, r1, fp
 80064a2:	f04f 0200 	mov.w	r2, #0
 80064a6:	f04f 0300 	mov.w	r3, #0
 80064aa:	018b      	lsls	r3, r1, #6
 80064ac:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80064b0:	0182      	lsls	r2, r0, #6
 80064b2:	1a12      	subs	r2, r2, r0
 80064b4:	eb63 0301 	sbc.w	r3, r3, r1
 80064b8:	f04f 0000 	mov.w	r0, #0
 80064bc:	f04f 0100 	mov.w	r1, #0
 80064c0:	00d9      	lsls	r1, r3, #3
 80064c2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80064c6:	00d0      	lsls	r0, r2, #3
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	eb12 020a 	adds.w	r2, r2, sl
 80064d0:	eb43 030b 	adc.w	r3, r3, fp
 80064d4:	f04f 0000 	mov.w	r0, #0
 80064d8:	f04f 0100 	mov.w	r1, #0
 80064dc:	0299      	lsls	r1, r3, #10
 80064de:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80064e2:	0290      	lsls	r0, r2, #10
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4610      	mov	r0, r2
 80064ea:	4619      	mov	r1, r3
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	461a      	mov	r2, r3
 80064f0:	f04f 0300 	mov.w	r3, #0
 80064f4:	f7fa fb26 	bl	8000b44 <__aeabi_uldivmod>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4613      	mov	r3, r2
 80064fe:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006500:	4b63      	ldr	r3, [pc, #396]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	0c1b      	lsrs	r3, r3, #16
 8006506:	f003 0303 	and.w	r3, r3, #3
 800650a:	3301      	adds	r3, #1
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8006510:	69fa      	ldr	r2, [r7, #28]
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	fbb2 f3f3 	udiv	r3, r2, r3
 8006518:	61bb      	str	r3, [r7, #24]
      break;
 800651a:	e0b2      	b.n	8006682 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800651c:	4b5c      	ldr	r3, [pc, #368]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006524:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006526:	4b5a      	ldr	r3, [pc, #360]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d04d      	beq.n	80065ce <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006532:	4b57      	ldr	r3, [pc, #348]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	099b      	lsrs	r3, r3, #6
 8006538:	461a      	mov	r2, r3
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006542:	f04f 0100 	mov.w	r1, #0
 8006546:	ea02 0800 	and.w	r8, r2, r0
 800654a:	ea03 0901 	and.w	r9, r3, r1
 800654e:	4640      	mov	r0, r8
 8006550:	4649      	mov	r1, r9
 8006552:	f04f 0200 	mov.w	r2, #0
 8006556:	f04f 0300 	mov.w	r3, #0
 800655a:	014b      	lsls	r3, r1, #5
 800655c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006560:	0142      	lsls	r2, r0, #5
 8006562:	4610      	mov	r0, r2
 8006564:	4619      	mov	r1, r3
 8006566:	ebb0 0008 	subs.w	r0, r0, r8
 800656a:	eb61 0109 	sbc.w	r1, r1, r9
 800656e:	f04f 0200 	mov.w	r2, #0
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	018b      	lsls	r3, r1, #6
 8006578:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800657c:	0182      	lsls	r2, r0, #6
 800657e:	1a12      	subs	r2, r2, r0
 8006580:	eb63 0301 	sbc.w	r3, r3, r1
 8006584:	f04f 0000 	mov.w	r0, #0
 8006588:	f04f 0100 	mov.w	r1, #0
 800658c:	00d9      	lsls	r1, r3, #3
 800658e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006592:	00d0      	lsls	r0, r2, #3
 8006594:	4602      	mov	r2, r0
 8006596:	460b      	mov	r3, r1
 8006598:	eb12 0208 	adds.w	r2, r2, r8
 800659c:	eb43 0309 	adc.w	r3, r3, r9
 80065a0:	f04f 0000 	mov.w	r0, #0
 80065a4:	f04f 0100 	mov.w	r1, #0
 80065a8:	0259      	lsls	r1, r3, #9
 80065aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80065ae:	0250      	lsls	r0, r2, #9
 80065b0:	4602      	mov	r2, r0
 80065b2:	460b      	mov	r3, r1
 80065b4:	4610      	mov	r0, r2
 80065b6:	4619      	mov	r1, r3
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	461a      	mov	r2, r3
 80065bc:	f04f 0300 	mov.w	r3, #0
 80065c0:	f7fa fac0 	bl	8000b44 <__aeabi_uldivmod>
 80065c4:	4602      	mov	r2, r0
 80065c6:	460b      	mov	r3, r1
 80065c8:	4613      	mov	r3, r2
 80065ca:	61fb      	str	r3, [r7, #28]
 80065cc:	e04a      	b.n	8006664 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ce:	4b30      	ldr	r3, [pc, #192]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	099b      	lsrs	r3, r3, #6
 80065d4:	461a      	mov	r2, r3
 80065d6:	f04f 0300 	mov.w	r3, #0
 80065da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80065de:	f04f 0100 	mov.w	r1, #0
 80065e2:	ea02 0400 	and.w	r4, r2, r0
 80065e6:	ea03 0501 	and.w	r5, r3, r1
 80065ea:	4620      	mov	r0, r4
 80065ec:	4629      	mov	r1, r5
 80065ee:	f04f 0200 	mov.w	r2, #0
 80065f2:	f04f 0300 	mov.w	r3, #0
 80065f6:	014b      	lsls	r3, r1, #5
 80065f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80065fc:	0142      	lsls	r2, r0, #5
 80065fe:	4610      	mov	r0, r2
 8006600:	4619      	mov	r1, r3
 8006602:	1b00      	subs	r0, r0, r4
 8006604:	eb61 0105 	sbc.w	r1, r1, r5
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	f04f 0300 	mov.w	r3, #0
 8006610:	018b      	lsls	r3, r1, #6
 8006612:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006616:	0182      	lsls	r2, r0, #6
 8006618:	1a12      	subs	r2, r2, r0
 800661a:	eb63 0301 	sbc.w	r3, r3, r1
 800661e:	f04f 0000 	mov.w	r0, #0
 8006622:	f04f 0100 	mov.w	r1, #0
 8006626:	00d9      	lsls	r1, r3, #3
 8006628:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800662c:	00d0      	lsls	r0, r2, #3
 800662e:	4602      	mov	r2, r0
 8006630:	460b      	mov	r3, r1
 8006632:	1912      	adds	r2, r2, r4
 8006634:	eb45 0303 	adc.w	r3, r5, r3
 8006638:	f04f 0000 	mov.w	r0, #0
 800663c:	f04f 0100 	mov.w	r1, #0
 8006640:	0299      	lsls	r1, r3, #10
 8006642:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006646:	0290      	lsls	r0, r2, #10
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4610      	mov	r0, r2
 800664e:	4619      	mov	r1, r3
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	461a      	mov	r2, r3
 8006654:	f04f 0300 	mov.w	r3, #0
 8006658:	f7fa fa74 	bl	8000b44 <__aeabi_uldivmod>
 800665c:	4602      	mov	r2, r0
 800665e:	460b      	mov	r3, r1
 8006660:	4613      	mov	r3, r2
 8006662:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006664:	4b0a      	ldr	r3, [pc, #40]	; (8006690 <HAL_RCC_GetSysClockFreq+0x358>)
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	0f1b      	lsrs	r3, r3, #28
 800666a:	f003 0307 	and.w	r3, r3, #7
 800666e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8006670:	69fa      	ldr	r2, [r7, #28]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	fbb2 f3f3 	udiv	r3, r2, r3
 8006678:	61bb      	str	r3, [r7, #24]
      break;
 800667a:	e002      	b.n	8006682 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800667c:	4b05      	ldr	r3, [pc, #20]	; (8006694 <HAL_RCC_GetSysClockFreq+0x35c>)
 800667e:	61bb      	str	r3, [r7, #24]
      break;
 8006680:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006682:	69bb      	ldr	r3, [r7, #24]
}
 8006684:	4618      	mov	r0, r3
 8006686:	3720      	adds	r7, #32
 8006688:	46bd      	mov	sp, r7
 800668a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800668e:	bf00      	nop
 8006690:	40023800 	.word	0x40023800
 8006694:	00f42400 	.word	0x00f42400
 8006698:	007a1200 	.word	0x007a1200

0800669c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b086      	sub	sp, #24
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e34b      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b0f      	cmp	r3, #15
 80066b4:	d904      	bls.n	80066c0 <HAL_RCC_OscConfig+0x24>
 80066b6:	f640 5112 	movw	r1, #3346	; 0xd12
 80066ba:	48a5      	ldr	r0, [pc, #660]	; (8006950 <HAL_RCC_OscConfig+0x2b4>)
 80066bc:	f7fc fc61 	bl	8002f82 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0301 	and.w	r3, r3, #1
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8096 	beq.w	80067fa <HAL_RCC_OscConfig+0x15e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00e      	beq.n	80066f4 <HAL_RCC_OscConfig+0x58>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066de:	d009      	beq.n	80066f4 <HAL_RCC_OscConfig+0x58>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80066e8:	d004      	beq.n	80066f4 <HAL_RCC_OscConfig+0x58>
 80066ea:	f640 5117 	movw	r1, #3351	; 0xd17
 80066ee:	4898      	ldr	r0, [pc, #608]	; (8006950 <HAL_RCC_OscConfig+0x2b4>)
 80066f0:	f7fc fc47 	bl	8002f82 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80066f4:	4b97      	ldr	r3, [pc, #604]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f003 030c 	and.w	r3, r3, #12
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d019      	beq.n	8006734 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006700:	4b94      	ldr	r3, [pc, #592]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006708:	2b08      	cmp	r3, #8
 800670a:	d106      	bne.n	800671a <HAL_RCC_OscConfig+0x7e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800670c:	4b91      	ldr	r3, [pc, #580]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006714:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006718:	d00c      	beq.n	8006734 <HAL_RCC_OscConfig+0x98>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800671a:	4b8e      	ldr	r3, [pc, #568]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006722:	2b0c      	cmp	r3, #12
 8006724:	d112      	bne.n	800674c <HAL_RCC_OscConfig+0xb0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006726:	4b8b      	ldr	r3, [pc, #556]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800672e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006732:	d10b      	bne.n	800674c <HAL_RCC_OscConfig+0xb0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006734:	4b87      	ldr	r3, [pc, #540]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d05b      	beq.n	80067f8 <HAL_RCC_OscConfig+0x15c>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d157      	bne.n	80067f8 <HAL_RCC_OscConfig+0x15c>
      {
        return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e2fc      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006754:	d106      	bne.n	8006764 <HAL_RCC_OscConfig+0xc8>
 8006756:	4b7f      	ldr	r3, [pc, #508]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a7e      	ldr	r2, [pc, #504]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800675c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006760:	6013      	str	r3, [r2, #0]
 8006762:	e01d      	b.n	80067a0 <HAL_RCC_OscConfig+0x104>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800676c:	d10c      	bne.n	8006788 <HAL_RCC_OscConfig+0xec>
 800676e:	4b79      	ldr	r3, [pc, #484]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a78      	ldr	r2, [pc, #480]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006774:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006778:	6013      	str	r3, [r2, #0]
 800677a:	4b76      	ldr	r3, [pc, #472]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a75      	ldr	r2, [pc, #468]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006784:	6013      	str	r3, [r2, #0]
 8006786:	e00b      	b.n	80067a0 <HAL_RCC_OscConfig+0x104>
 8006788:	4b72      	ldr	r3, [pc, #456]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a71      	ldr	r2, [pc, #452]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800678e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	4b6f      	ldr	r3, [pc, #444]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a6e      	ldr	r2, [pc, #440]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800679a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800679e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d013      	beq.n	80067d0 <HAL_RCC_OscConfig+0x134>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a8:	f7fd f9b6 	bl	8003b18 <HAL_GetTick>
 80067ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067ae:	e008      	b.n	80067c2 <HAL_RCC_OscConfig+0x126>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067b0:	f7fd f9b2 	bl	8003b18 <HAL_GetTick>
 80067b4:	4602      	mov	r2, r0
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	1ad3      	subs	r3, r2, r3
 80067ba:	2b64      	cmp	r3, #100	; 0x64
 80067bc:	d901      	bls.n	80067c2 <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 80067be:	2303      	movs	r3, #3
 80067c0:	e2c1      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067c2:	4b64      	ldr	r3, [pc, #400]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d0f0      	beq.n	80067b0 <HAL_RCC_OscConfig+0x114>
 80067ce:	e014      	b.n	80067fa <HAL_RCC_OscConfig+0x15e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d0:	f7fd f9a2 	bl	8003b18 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_OscConfig+0x14e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80067d8:	f7fd f99e 	bl	8003b18 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b64      	cmp	r3, #100	; 0x64
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e2ad      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067ea:	4b5a      	ldr	r3, [pc, #360]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f0      	bne.n	80067d8 <HAL_RCC_OscConfig+0x13c>
 80067f6:	e000      	b.n	80067fa <HAL_RCC_OscConfig+0x15e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 8086 	beq.w	8006914 <HAL_RCC_OscConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d008      	beq.n	8006822 <HAL_RCC_OscConfig+0x186>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d004      	beq.n	8006822 <HAL_RCC_OscConfig+0x186>
 8006818:	f640 514f 	movw	r1, #3407	; 0xd4f
 800681c:	484c      	ldr	r0, [pc, #304]	; (8006950 <HAL_RCC_OscConfig+0x2b4>)
 800681e:	f7fc fbb0 	bl	8002f82 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	2b1f      	cmp	r3, #31
 8006828:	d904      	bls.n	8006834 <HAL_RCC_OscConfig+0x198>
 800682a:	f44f 6155 	mov.w	r1, #3408	; 0xd50
 800682e:	4848      	ldr	r0, [pc, #288]	; (8006950 <HAL_RCC_OscConfig+0x2b4>)
 8006830:	f7fc fba7 	bl	8002f82 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006834:	4b47      	ldr	r3, [pc, #284]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f003 030c 	and.w	r3, r3, #12
 800683c:	2b00      	cmp	r3, #0
 800683e:	d017      	beq.n	8006870 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006840:	4b44      	ldr	r3, [pc, #272]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006848:	2b08      	cmp	r3, #8
 800684a:	d105      	bne.n	8006858 <HAL_RCC_OscConfig+0x1bc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800684c:	4b41      	ldr	r3, [pc, #260]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006854:	2b00      	cmp	r3, #0
 8006856:	d00b      	beq.n	8006870 <HAL_RCC_OscConfig+0x1d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006858:	4b3e      	ldr	r3, [pc, #248]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006860:	2b0c      	cmp	r3, #12
 8006862:	d11c      	bne.n	800689e <HAL_RCC_OscConfig+0x202>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006864:	4b3b      	ldr	r3, [pc, #236]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d116      	bne.n	800689e <HAL_RCC_OscConfig+0x202>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006870:	4b38      	ldr	r3, [pc, #224]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d005      	beq.n	8006888 <HAL_RCC_OscConfig+0x1ec>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d001      	beq.n	8006888 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e25e      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006888:	4b32      	ldr	r3, [pc, #200]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	00db      	lsls	r3, r3, #3
 8006896:	492f      	ldr	r1, [pc, #188]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 8006898:	4313      	orrs	r3, r2
 800689a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800689c:	e03a      	b.n	8006914 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d020      	beq.n	80068e8 <HAL_RCC_OscConfig+0x24c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068a6:	4b2c      	ldr	r3, [pc, #176]	; (8006958 <HAL_RCC_OscConfig+0x2bc>)
 80068a8:	2201      	movs	r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ac:	f7fd f934 	bl	8003b18 <HAL_GetTick>
 80068b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068b2:	e008      	b.n	80068c6 <HAL_RCC_OscConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068b4:	f7fd f930 	bl	8003b18 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d901      	bls.n	80068c6 <HAL_RCC_OscConfig+0x22a>
          {
            return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e23f      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c6:	4b23      	ldr	r3, [pc, #140]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0302 	and.w	r3, r3, #2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0f0      	beq.n	80068b4 <HAL_RCC_OscConfig+0x218>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068d2:	4b20      	ldr	r3, [pc, #128]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	491c      	ldr	r1, [pc, #112]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	600b      	str	r3, [r1, #0]
 80068e6:	e015      	b.n	8006914 <HAL_RCC_OscConfig+0x278>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068e8:	4b1b      	ldr	r3, [pc, #108]	; (8006958 <HAL_RCC_OscConfig+0x2bc>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ee:	f7fd f913 	bl	8003b18 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x26c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068f6:	f7fd f90f 	bl	8003b18 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e21e      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006908:	4b12      	ldr	r3, [pc, #72]	; (8006954 <HAL_RCC_OscConfig+0x2b8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 0302 	and.w	r3, r3, #2
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f0      	bne.n	80068f6 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0308 	and.w	r3, r3, #8
 800691c:	2b00      	cmp	r3, #0
 800691e:	d045      	beq.n	80069ac <HAL_RCC_OscConfig+0x310>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d008      	beq.n	800693a <HAL_RCC_OscConfig+0x29e>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	695b      	ldr	r3, [r3, #20]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d004      	beq.n	800693a <HAL_RCC_OscConfig+0x29e>
 8006930:	f640 5196 	movw	r1, #3478	; 0xd96
 8006934:	4806      	ldr	r0, [pc, #24]	; (8006950 <HAL_RCC_OscConfig+0x2b4>)
 8006936:	f7fc fb24 	bl	8002f82 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d01e      	beq.n	8006980 <HAL_RCC_OscConfig+0x2e4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006942:	4b06      	ldr	r3, [pc, #24]	; (800695c <HAL_RCC_OscConfig+0x2c0>)
 8006944:	2201      	movs	r2, #1
 8006946:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006948:	f7fd f8e6 	bl	8003b18 <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800694e:	e010      	b.n	8006972 <HAL_RCC_OscConfig+0x2d6>
 8006950:	0801082c 	.word	0x0801082c
 8006954:	40023800 	.word	0x40023800
 8006958:	42470000 	.word	0x42470000
 800695c:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006960:	f7fd f8da 	bl	8003b18 <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d901      	bls.n	8006972 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e1e9      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006972:	4ba4      	ldr	r3, [pc, #656]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006976:	f003 0302 	and.w	r3, r3, #2
 800697a:	2b00      	cmp	r3, #0
 800697c:	d0f0      	beq.n	8006960 <HAL_RCC_OscConfig+0x2c4>
 800697e:	e015      	b.n	80069ac <HAL_RCC_OscConfig+0x310>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006980:	4ba1      	ldr	r3, [pc, #644]	; (8006c08 <HAL_RCC_OscConfig+0x56c>)
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006986:	f7fd f8c7 	bl	8003b18 <HAL_GetTick>
 800698a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800698c:	e008      	b.n	80069a0 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800698e:	f7fd f8c3 	bl	8003b18 <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	2b02      	cmp	r3, #2
 800699a:	d901      	bls.n	80069a0 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e1d2      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069a0:	4b98      	ldr	r3, [pc, #608]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 80069a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a4:	f003 0302 	and.w	r3, r3, #2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1f0      	bne.n	800698e <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80a8 	beq.w	8006b0a <HAL_RCC_OscConfig+0x46e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069ba:	2300      	movs	r3, #0
 80069bc:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00c      	beq.n	80069e0 <HAL_RCC_OscConfig+0x344>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d008      	beq.n	80069e0 <HAL_RCC_OscConfig+0x344>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	2b05      	cmp	r3, #5
 80069d4:	d004      	beq.n	80069e0 <HAL_RCC_OscConfig+0x344>
 80069d6:	f640 51c2 	movw	r1, #3522	; 0xdc2
 80069da:	488c      	ldr	r0, [pc, #560]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 80069dc:	f7fc fad1 	bl	8002f82 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069e0:	4b88      	ldr	r3, [pc, #544]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 80069e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10f      	bne.n	8006a0c <HAL_RCC_OscConfig+0x370>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069ec:	2300      	movs	r3, #0
 80069ee:	60bb      	str	r3, [r7, #8]
 80069f0:	4b84      	ldr	r3, [pc, #528]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 80069f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f4:	4a83      	ldr	r2, [pc, #524]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 80069f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069fa:	6413      	str	r3, [r2, #64]	; 0x40
 80069fc:	4b81      	ldr	r3, [pc, #516]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 80069fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a04:	60bb      	str	r3, [r7, #8]
 8006a06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a0c:	4b80      	ldr	r3, [pc, #512]	; (8006c10 <HAL_RCC_OscConfig+0x574>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d118      	bne.n	8006a4a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a18:	4b7d      	ldr	r3, [pc, #500]	; (8006c10 <HAL_RCC_OscConfig+0x574>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a7c      	ldr	r2, [pc, #496]	; (8006c10 <HAL_RCC_OscConfig+0x574>)
 8006a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a24:	f7fd f878 	bl	8003b18 <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x3a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a2c:	f7fd f874 	bl	8003b18 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x3a2>
        {
          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e183      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a3e:	4b74      	ldr	r3, [pc, #464]	; (8006c10 <HAL_RCC_OscConfig+0x574>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d106      	bne.n	8006a60 <HAL_RCC_OscConfig+0x3c4>
 8006a52:	4b6c      	ldr	r3, [pc, #432]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a56:	4a6b      	ldr	r2, [pc, #428]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a58:	f043 0301 	orr.w	r3, r3, #1
 8006a5c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a5e:	e01c      	b.n	8006a9a <HAL_RCC_OscConfig+0x3fe>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	2b05      	cmp	r3, #5
 8006a66:	d10c      	bne.n	8006a82 <HAL_RCC_OscConfig+0x3e6>
 8006a68:	4b66      	ldr	r3, [pc, #408]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a6c:	4a65      	ldr	r2, [pc, #404]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a6e:	f043 0304 	orr.w	r3, r3, #4
 8006a72:	6713      	str	r3, [r2, #112]	; 0x70
 8006a74:	4b63      	ldr	r3, [pc, #396]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a78:	4a62      	ldr	r2, [pc, #392]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a7a:	f043 0301 	orr.w	r3, r3, #1
 8006a7e:	6713      	str	r3, [r2, #112]	; 0x70
 8006a80:	e00b      	b.n	8006a9a <HAL_RCC_OscConfig+0x3fe>
 8006a82:	4b60      	ldr	r3, [pc, #384]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a86:	4a5f      	ldr	r2, [pc, #380]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a88:	f023 0301 	bic.w	r3, r3, #1
 8006a8c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a8e:	4b5d      	ldr	r3, [pc, #372]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a92:	4a5c      	ldr	r2, [pc, #368]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006a94:	f023 0304 	bic.w	r3, r3, #4
 8006a98:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d015      	beq.n	8006ace <HAL_RCC_OscConfig+0x432>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aa2:	f7fd f839 	bl	8003b18 <HAL_GetTick>
 8006aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aa8:	e00a      	b.n	8006ac0 <HAL_RCC_OscConfig+0x424>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aaa:	f7fd f835 	bl	8003b18 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d901      	bls.n	8006ac0 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e142      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ac0:	4b50      	ldr	r3, [pc, #320]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0ee      	beq.n	8006aaa <HAL_RCC_OscConfig+0x40e>
 8006acc:	e014      	b.n	8006af8 <HAL_RCC_OscConfig+0x45c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ace:	f7fd f823 	bl	8003b18 <HAL_GetTick>
 8006ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ad4:	e00a      	b.n	8006aec <HAL_RCC_OscConfig+0x450>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ad6:	f7fd f81f 	bl	8003b18 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d901      	bls.n	8006aec <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e12c      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aec:	4b45      	ldr	r3, [pc, #276]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006af0:	f003 0302 	and.w	r3, r3, #2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d1ee      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x43a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006af8:	7dfb      	ldrb	r3, [r7, #23]
 8006afa:	2b01      	cmp	r3, #1
 8006afc:	d105      	bne.n	8006b0a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006afe:	4b41      	ldr	r3, [pc, #260]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b02:	4a40      	ldr	r2, [pc, #256]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006b04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b08:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d00c      	beq.n	8006b2c <HAL_RCC_OscConfig+0x490>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d008      	beq.n	8006b2c <HAL_RCC_OscConfig+0x490>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d004      	beq.n	8006b2c <HAL_RCC_OscConfig+0x490>
 8006b22:	f640 6105 	movw	r1, #3589	; 0xe05
 8006b26:	4839      	ldr	r0, [pc, #228]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006b28:	f7fc fa2b 	bl	8002f82 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	699b      	ldr	r3, [r3, #24]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 8107 	beq.w	8006d44 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b36:	4b33      	ldr	r3, [pc, #204]	; (8006c04 <HAL_RCC_OscConfig+0x568>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	f000 80c0 	beq.w	8006cc4 <HAL_RCC_OscConfig+0x628>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	f040 80a4 	bne.w	8006c96 <HAL_RCC_OscConfig+0x5fa>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d009      	beq.n	8006b6a <HAL_RCC_OscConfig+0x4ce>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	69db      	ldr	r3, [r3, #28]
 8006b5a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b5e:	d004      	beq.n	8006b6a <HAL_RCC_OscConfig+0x4ce>
 8006b60:	f640 610e 	movw	r1, #3598	; 0xe0e
 8006b64:	4829      	ldr	r0, [pc, #164]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006b66:	f7fc fa0c 	bl	8002f82 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	2b3f      	cmp	r3, #63	; 0x3f
 8006b70:	d904      	bls.n	8006b7c <HAL_RCC_OscConfig+0x4e0>
 8006b72:	f640 610f 	movw	r1, #3599	; 0xe0f
 8006b76:	4825      	ldr	r0, [pc, #148]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006b78:	f7fc fa03 	bl	8002f82 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b80:	2b31      	cmp	r3, #49	; 0x31
 8006b82:	d904      	bls.n	8006b8e <HAL_RCC_OscConfig+0x4f2>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006b8c:	d904      	bls.n	8006b98 <HAL_RCC_OscConfig+0x4fc>
 8006b8e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006b92:	481e      	ldr	r0, [pc, #120]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006b94:	f7fc f9f5 	bl	8002f82 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b9c:	2b02      	cmp	r3, #2
 8006b9e:	d010      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x526>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba4:	2b04      	cmp	r3, #4
 8006ba6:	d00c      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x526>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bac:	2b06      	cmp	r3, #6
 8006bae:	d008      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x526>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb4:	2b08      	cmp	r3, #8
 8006bb6:	d004      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x526>
 8006bb8:	f640 6111 	movw	r1, #3601	; 0xe11
 8006bbc:	4813      	ldr	r0, [pc, #76]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006bbe:	f7fc f9e0 	bl	8002f82 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d903      	bls.n	8006bd2 <HAL_RCC_OscConfig+0x536>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bce:	2b0f      	cmp	r3, #15
 8006bd0:	d904      	bls.n	8006bdc <HAL_RCC_OscConfig+0x540>
 8006bd2:	f640 6112 	movw	r1, #3602	; 0xe12
 8006bd6:	480d      	ldr	r0, [pc, #52]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006bd8:	f7fc f9d3 	bl	8002f82 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d903      	bls.n	8006bec <HAL_RCC_OscConfig+0x550>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be8:	2b07      	cmp	r3, #7
 8006bea:	d904      	bls.n	8006bf6 <HAL_RCC_OscConfig+0x55a>
 8006bec:	f640 6113 	movw	r1, #3603	; 0xe13
 8006bf0:	4806      	ldr	r0, [pc, #24]	; (8006c0c <HAL_RCC_OscConfig+0x570>)
 8006bf2:	f7fc f9c6 	bl	8002f82 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bf6:	4b07      	ldr	r3, [pc, #28]	; (8006c14 <HAL_RCC_OscConfig+0x578>)
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bfc:	f7fc ff8c 	bl	8003b18 <HAL_GetTick>
 8006c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c02:	e012      	b.n	8006c2a <HAL_RCC_OscConfig+0x58e>
 8006c04:	40023800 	.word	0x40023800
 8006c08:	42470e80 	.word	0x42470e80
 8006c0c:	0801082c 	.word	0x0801082c
 8006c10:	40007000 	.word	0x40007000
 8006c14:	42470060 	.word	0x42470060
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c18:	f7fc ff7e 	bl	8003b18 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e08d      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c2a:	4b49      	ldr	r3, [pc, #292]	; (8006d50 <HAL_RCC_OscConfig+0x6b4>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1f0      	bne.n	8006c18 <HAL_RCC_OscConfig+0x57c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	69da      	ldr	r2, [r3, #28]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c44:	019b      	lsls	r3, r3, #6
 8006c46:	431a      	orrs	r2, r3
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c4c:	085b      	lsrs	r3, r3, #1
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	041b      	lsls	r3, r3, #16
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c58:	061b      	lsls	r3, r3, #24
 8006c5a:	431a      	orrs	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c60:	071b      	lsls	r3, r3, #28
 8006c62:	493b      	ldr	r1, [pc, #236]	; (8006d50 <HAL_RCC_OscConfig+0x6b4>)
 8006c64:	4313      	orrs	r3, r2
 8006c66:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c68:	4b3a      	ldr	r3, [pc, #232]	; (8006d54 <HAL_RCC_OscConfig+0x6b8>)
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c6e:	f7fc ff53 	bl	8003b18 <HAL_GetTick>
 8006c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c74:	e008      	b.n	8006c88 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c76:	f7fc ff4f 	bl	8003b18 <HAL_GetTick>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	2b02      	cmp	r3, #2
 8006c82:	d901      	bls.n	8006c88 <HAL_RCC_OscConfig+0x5ec>
          {
            return HAL_TIMEOUT;
 8006c84:	2303      	movs	r3, #3
 8006c86:	e05e      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c88:	4b31      	ldr	r3, [pc, #196]	; (8006d50 <HAL_RCC_OscConfig+0x6b4>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d0f0      	beq.n	8006c76 <HAL_RCC_OscConfig+0x5da>
 8006c94:	e056      	b.n	8006d44 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c96:	4b2f      	ldr	r3, [pc, #188]	; (8006d54 <HAL_RCC_OscConfig+0x6b8>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c9c:	f7fc ff3c 	bl	8003b18 <HAL_GetTick>
 8006ca0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ca2:	e008      	b.n	8006cb6 <HAL_RCC_OscConfig+0x61a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ca4:	f7fc ff38 	bl	8003b18 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d901      	bls.n	8006cb6 <HAL_RCC_OscConfig+0x61a>
          {
            return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e047      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cb6:	4b26      	ldr	r3, [pc, #152]	; (8006d50 <HAL_RCC_OscConfig+0x6b4>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d1f0      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x608>
 8006cc2:	e03f      	b.n	8006d44 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	699b      	ldr	r3, [r3, #24]
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d101      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x634>
      {
        return HAL_ERROR;
 8006ccc:	2301      	movs	r3, #1
 8006cce:	e03a      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006cd0:	4b1f      	ldr	r3, [pc, #124]	; (8006d50 <HAL_RCC_OscConfig+0x6b4>)
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	699b      	ldr	r3, [r3, #24]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d030      	beq.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d129      	bne.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d122      	bne.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006cfa:	68fa      	ldr	r2, [r7, #12]
 8006cfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d00:	4013      	ands	r3, r2
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d119      	bne.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d16:	085b      	lsrs	r3, r3, #1
 8006d18:	3b01      	subs	r3, #1
 8006d1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	d10f      	bne.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d107      	bne.n	8006d40 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d001      	beq.n	8006d44 <HAL_RCC_OscConfig+0x6a8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e000      	b.n	8006d46 <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8006d44:	2300      	movs	r3, #0
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3718      	adds	r7, #24
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	40023800 	.word	0x40023800
 8006d54:	42470060 	.word	0x42470060

08006d58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d101      	bne.n	8006d6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d66:	2301      	movs	r3, #1
 8006d68:	e184      	b.n	8007074 <HAL_SPI_Init+0x31c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a72      	ldr	r2, [pc, #456]	; (8006f38 <HAL_SPI_Init+0x1e0>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d013      	beq.n	8006d9c <HAL_SPI_Init+0x44>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	4a70      	ldr	r2, [pc, #448]	; (8006f3c <HAL_SPI_Init+0x1e4>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d00e      	beq.n	8006d9c <HAL_SPI_Init+0x44>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a6f      	ldr	r2, [pc, #444]	; (8006f40 <HAL_SPI_Init+0x1e8>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d009      	beq.n	8006d9c <HAL_SPI_Init+0x44>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a6d      	ldr	r2, [pc, #436]	; (8006f44 <HAL_SPI_Init+0x1ec>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d004      	beq.n	8006d9c <HAL_SPI_Init+0x44>
 8006d92:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8006d96:	486c      	ldr	r0, [pc, #432]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006d98:	f7fc f8f3 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d009      	beq.n	8006db8 <HAL_SPI_Init+0x60>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dac:	d004      	beq.n	8006db8 <HAL_SPI_Init+0x60>
 8006dae:	f240 1143 	movw	r1, #323	; 0x143
 8006db2:	4865      	ldr	r0, [pc, #404]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006db4:	f7fc f8e5 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	689b      	ldr	r3, [r3, #8]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00e      	beq.n	8006dde <HAL_SPI_Init+0x86>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc8:	d009      	beq.n	8006dde <HAL_SPI_Init+0x86>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dd2:	d004      	beq.n	8006dde <HAL_SPI_Init+0x86>
 8006dd4:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006dd8:	485b      	ldr	r0, [pc, #364]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006dda:	f7fc f8d2 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006de6:	d008      	beq.n	8006dfa <HAL_SPI_Init+0xa2>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d004      	beq.n	8006dfa <HAL_SPI_Init+0xa2>
 8006df0:	f240 1145 	movw	r1, #325	; 0x145
 8006df4:	4854      	ldr	r0, [pc, #336]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006df6:	f7fc f8c4 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	699b      	ldr	r3, [r3, #24]
 8006dfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e02:	d00d      	beq.n	8006e20 <HAL_SPI_Init+0xc8>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d009      	beq.n	8006e20 <HAL_SPI_Init+0xc8>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006e14:	d004      	beq.n	8006e20 <HAL_SPI_Init+0xc8>
 8006e16:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006e1a:	484b      	ldr	r0, [pc, #300]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006e1c:	f7fc f8b1 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d020      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	69db      	ldr	r3, [r3, #28]
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	d01c      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	69db      	ldr	r3, [r3, #28]
 8006e34:	2b10      	cmp	r3, #16
 8006e36:	d018      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	69db      	ldr	r3, [r3, #28]
 8006e3c:	2b18      	cmp	r3, #24
 8006e3e:	d014      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	69db      	ldr	r3, [r3, #28]
 8006e44:	2b20      	cmp	r3, #32
 8006e46:	d010      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	69db      	ldr	r3, [r3, #28]
 8006e4c:	2b28      	cmp	r3, #40	; 0x28
 8006e4e:	d00c      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	2b30      	cmp	r3, #48	; 0x30
 8006e56:	d008      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	69db      	ldr	r3, [r3, #28]
 8006e5c:	2b38      	cmp	r3, #56	; 0x38
 8006e5e:	d004      	beq.n	8006e6a <HAL_SPI_Init+0x112>
 8006e60:	f240 1147 	movw	r1, #327	; 0x147
 8006e64:	4838      	ldr	r0, [pc, #224]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006e66:	f7fc f88c 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d008      	beq.n	8006e84 <HAL_SPI_Init+0x12c>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a1b      	ldr	r3, [r3, #32]
 8006e76:	2b80      	cmp	r3, #128	; 0x80
 8006e78:	d004      	beq.n	8006e84 <HAL_SPI_Init+0x12c>
 8006e7a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006e7e:	4832      	ldr	r0, [pc, #200]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006e80:	f7fc f87f 	bl	8002f82 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d008      	beq.n	8006e9e <HAL_SPI_Init+0x146>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	2b10      	cmp	r3, #16
 8006e92:	d004      	beq.n	8006e9e <HAL_SPI_Init+0x146>
 8006e94:	f240 1149 	movw	r1, #329	; 0x149
 8006e98:	482b      	ldr	r0, [pc, #172]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006e9a:	f7fc f872 	bl	8002f82 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d152      	bne.n	8006f4c <HAL_SPI_Init+0x1f4>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d008      	beq.n	8006ec0 <HAL_SPI_Init+0x168>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d004      	beq.n	8006ec0 <HAL_SPI_Init+0x168>
 8006eb6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8006eba:	4823      	ldr	r0, [pc, #140]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006ebc:	f7fc f861 	bl	8002f82 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d008      	beq.n	8006eda <HAL_SPI_Init+0x182>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d004      	beq.n	8006eda <HAL_SPI_Init+0x182>
 8006ed0:	f240 114d 	movw	r1, #333	; 0x14d
 8006ed4:	481c      	ldr	r0, [pc, #112]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006ed6:	f7fc f854 	bl	8002f82 <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ee2:	d125      	bne.n	8006f30 <HAL_SPI_Init+0x1d8>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d05a      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	69db      	ldr	r3, [r3, #28]
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d056      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	69db      	ldr	r3, [r3, #28]
 8006ef8:	2b10      	cmp	r3, #16
 8006efa:	d052      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	69db      	ldr	r3, [r3, #28]
 8006f00:	2b18      	cmp	r3, #24
 8006f02:	d04e      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	2b20      	cmp	r3, #32
 8006f0a:	d04a      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	69db      	ldr	r3, [r3, #28]
 8006f10:	2b28      	cmp	r3, #40	; 0x28
 8006f12:	d046      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	69db      	ldr	r3, [r3, #28]
 8006f18:	2b30      	cmp	r3, #48	; 0x30
 8006f1a:	d042      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	69db      	ldr	r3, [r3, #28]
 8006f20:	2b38      	cmp	r3, #56	; 0x38
 8006f22:	d03e      	beq.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f24:	f240 1151 	movw	r1, #337	; 0x151
 8006f28:	4807      	ldr	r0, [pc, #28]	; (8006f48 <HAL_SPI_Init+0x1f0>)
 8006f2a:	f7fc f82a 	bl	8002f82 <assert_failed>
 8006f2e:	e038      	b.n	8006fa2 <HAL_SPI_Init+0x24a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	61da      	str	r2, [r3, #28]
 8006f36:	e034      	b.n	8006fa2 <HAL_SPI_Init+0x24a>
 8006f38:	40013000 	.word	0x40013000
 8006f3c:	40003800 	.word	0x40003800
 8006f40:	40003c00 	.word	0x40003c00
 8006f44:	40013400 	.word	0x40013400
 8006f48:	08010868 	.word	0x08010868
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	69db      	ldr	r3, [r3, #28]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d020      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	69db      	ldr	r3, [r3, #28]
 8006f58:	2b08      	cmp	r3, #8
 8006f5a:	d01c      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	69db      	ldr	r3, [r3, #28]
 8006f60:	2b10      	cmp	r3, #16
 8006f62:	d018      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	69db      	ldr	r3, [r3, #28]
 8006f68:	2b18      	cmp	r3, #24
 8006f6a:	d014      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	69db      	ldr	r3, [r3, #28]
 8006f70:	2b20      	cmp	r3, #32
 8006f72:	d010      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	69db      	ldr	r3, [r3, #28]
 8006f78:	2b28      	cmp	r3, #40	; 0x28
 8006f7a:	d00c      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	2b30      	cmp	r3, #48	; 0x30
 8006f82:	d008      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	69db      	ldr	r3, [r3, #28]
 8006f88:	2b38      	cmp	r3, #56	; 0x38
 8006f8a:	d004      	beq.n	8006f96 <HAL_SPI_Init+0x23e>
 8006f8c:	f240 115b 	movw	r1, #347	; 0x15b
 8006f90:	483a      	ldr	r0, [pc, #232]	; (800707c <HAL_SPI_Init+0x324>)
 8006f92:	f7fb fff6 	bl	8002f82 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d106      	bne.n	8006fc2 <HAL_SPI_Init+0x26a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7fc f907 	bl	80031d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2202      	movs	r2, #2
 8006fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fd8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	431a      	orrs	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	695b      	ldr	r3, [r3, #20]
 8007004:	f003 0301 	and.w	r3, r3, #1
 8007008:	431a      	orrs	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007012:	431a      	orrs	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	69db      	ldr	r3, [r3, #28]
 8007018:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800701c:	431a      	orrs	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007026:	ea42 0103 	orr.w	r1, r2, r3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	699b      	ldr	r3, [r3, #24]
 800703e:	0c1b      	lsrs	r3, r3, #16
 8007040:	f003 0104 	and.w	r1, r3, #4
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007048:	f003 0210 	and.w	r2, r3, #16
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	69da      	ldr	r2, [r3, #28]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007062:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2201      	movs	r2, #1
 800706e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3708      	adds	r7, #8
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}
 800707c:	08010868 	.word	0x08010868

08007080 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007090:	2300      	movs	r3, #0
 8007092:	77fb      	strb	r3, [r7, #31]
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <HAL_SPI_Transmit+0x30>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070a4:	d004      	beq.n	80070b0 <HAL_SPI_Transmit+0x30>
 80070a6:	f240 310a 	movw	r1, #778	; 0x30a
 80070aa:	4893      	ldr	r0, [pc, #588]	; (80072f8 <HAL_SPI_Transmit+0x278>)
 80070ac:	f7fb ff69 	bl	8002f82 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d101      	bne.n	80070be <HAL_SPI_Transmit+0x3e>
 80070ba:	2302      	movs	r3, #2
 80070bc:	e128      	b.n	8007310 <HAL_SPI_Transmit+0x290>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070c6:	f7fc fd27 	bl	8003b18 <HAL_GetTick>
 80070ca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80070cc:	88fb      	ldrh	r3, [r7, #6]
 80070ce:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d002      	beq.n	80070e2 <HAL_SPI_Transmit+0x62>
  {
    errorcode = HAL_BUSY;
 80070dc:	2302      	movs	r3, #2
 80070de:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070e0:	e10d      	b.n	80072fe <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d002      	beq.n	80070ee <HAL_SPI_Transmit+0x6e>
 80070e8:	88fb      	ldrh	r3, [r7, #6]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d102      	bne.n	80070f4 <HAL_SPI_Transmit+0x74>
  {
    errorcode = HAL_ERROR;
 80070ee:	2301      	movs	r3, #1
 80070f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80070f2:	e104      	b.n	80072fe <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2203      	movs	r2, #3
 80070f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	88fa      	ldrh	r2, [r7, #6]
 800710c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	88fa      	ldrh	r2, [r7, #6]
 8007112:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2200      	movs	r2, #0
 8007118:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2200      	movs	r2, #0
 800711e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2200      	movs	r2, #0
 800712a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2200      	movs	r2, #0
 8007130:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800713a:	d10f      	bne.n	800715c <HAL_SPI_Transmit+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800714a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800715a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007166:	2b40      	cmp	r3, #64	; 0x40
 8007168:	d007      	beq.n	800717a <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007178:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007182:	d14b      	bne.n	800721c <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d002      	beq.n	8007192 <HAL_SPI_Transmit+0x112>
 800718c:	8afb      	ldrh	r3, [r7, #22]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d13e      	bne.n	8007210 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007196:	881a      	ldrh	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a2:	1c9a      	adds	r2, r3, #2
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	3b01      	subs	r3, #1
 80071b0:	b29a      	uxth	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80071b6:	e02b      	b.n	8007210 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0302 	and.w	r3, r3, #2
 80071c2:	2b02      	cmp	r3, #2
 80071c4:	d112      	bne.n	80071ec <HAL_SPI_Transmit+0x16c>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ca:	881a      	ldrh	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d6:	1c9a      	adds	r2, r3, #2
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	3b01      	subs	r3, #1
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	86da      	strh	r2, [r3, #54]	; 0x36
 80071ea:	e011      	b.n	8007210 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071ec:	f7fc fc94 	bl	8003b18 <HAL_GetTick>
 80071f0:	4602      	mov	r2, r0
 80071f2:	69bb      	ldr	r3, [r7, #24]
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	683a      	ldr	r2, [r7, #0]
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d803      	bhi.n	8007204 <HAL_SPI_Transmit+0x184>
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007202:	d102      	bne.n	800720a <HAL_SPI_Transmit+0x18a>
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d102      	bne.n	8007210 <HAL_SPI_Transmit+0x190>
        {
          errorcode = HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800720e:	e076      	b.n	80072fe <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007214:	b29b      	uxth	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d1ce      	bne.n	80071b8 <HAL_SPI_Transmit+0x138>
 800721a:	e04c      	b.n	80072b6 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d002      	beq.n	800722a <HAL_SPI_Transmit+0x1aa>
 8007224:	8afb      	ldrh	r3, [r7, #22]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d140      	bne.n	80072ac <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	330c      	adds	r3, #12
 8007234:	7812      	ldrb	r2, [r2, #0]
 8007236:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800723c:	1c5a      	adds	r2, r3, #1
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007246:	b29b      	uxth	r3, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007250:	e02c      	b.n	80072ac <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f003 0302 	and.w	r3, r3, #2
 800725c:	2b02      	cmp	r3, #2
 800725e:	d113      	bne.n	8007288 <HAL_SPI_Transmit+0x208>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	330c      	adds	r3, #12
 800726a:	7812      	ldrb	r2, [r2, #0]
 800726c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800727c:	b29b      	uxth	r3, r3
 800727e:	3b01      	subs	r3, #1
 8007280:	b29a      	uxth	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	86da      	strh	r2, [r3, #54]	; 0x36
 8007286:	e011      	b.n	80072ac <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007288:	f7fc fc46 	bl	8003b18 <HAL_GetTick>
 800728c:	4602      	mov	r2, r0
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	683a      	ldr	r2, [r7, #0]
 8007294:	429a      	cmp	r2, r3
 8007296:	d803      	bhi.n	80072a0 <HAL_SPI_Transmit+0x220>
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729e:	d102      	bne.n	80072a6 <HAL_SPI_Transmit+0x226>
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d102      	bne.n	80072ac <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80072aa:	e028      	b.n	80072fe <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80072b0:	b29b      	uxth	r3, r3
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1cd      	bne.n	8007252 <HAL_SPI_Transmit+0x1d2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072b6:	69ba      	ldr	r2, [r7, #24]
 80072b8:	6839      	ldr	r1, [r7, #0]
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 fbda 	bl	8007a74 <SPI_EndRxTxTransaction>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d002      	beq.n	80072cc <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2220      	movs	r2, #32
 80072ca:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10a      	bne.n	80072ea <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80072d4:	2300      	movs	r3, #0
 80072d6:	613b      	str	r3, [r7, #16]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	613b      	str	r3, [r7, #16]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	613b      	str	r3, [r7, #16]
 80072e8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d004      	beq.n	80072fc <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	77fb      	strb	r3, [r7, #31]
 80072f6:	e002      	b.n	80072fe <HAL_SPI_Transmit+0x27e>
 80072f8:	08010868 	.word	0x08010868
  }

error:
 80072fc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	2201      	movs	r2, #1
 8007302:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2200      	movs	r2, #0
 800730a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800730e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007310:	4618      	mov	r0, r3
 8007312:	3720      	adds	r7, #32
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b088      	sub	sp, #32
 800731c:	af02      	add	r7, sp, #8
 800731e:	60f8      	str	r0, [r7, #12]
 8007320:	60b9      	str	r1, [r7, #8]
 8007322:	603b      	str	r3, [r7, #0]
 8007324:	4613      	mov	r3, r2
 8007326:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007328:	2300      	movs	r3, #0
 800732a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007334:	d112      	bne.n	800735c <HAL_SPI_Receive+0x44>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10e      	bne.n	800735c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2204      	movs	r2, #4
 8007342:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007346:	88fa      	ldrh	r2, [r7, #6]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	68b9      	ldr	r1, [r7, #8]
 8007352:	68f8      	ldr	r0, [r7, #12]
 8007354:	f000 f8f2 	bl	800753c <HAL_SPI_TransmitReceive>
 8007358:	4603      	mov	r3, r0
 800735a:	e0ea      	b.n	8007532 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007362:	2b01      	cmp	r3, #1
 8007364:	d101      	bne.n	800736a <HAL_SPI_Receive+0x52>
 8007366:	2302      	movs	r3, #2
 8007368:	e0e3      	b.n	8007532 <HAL_SPI_Receive+0x21a>
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2201      	movs	r2, #1
 800736e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007372:	f7fc fbd1 	bl	8003b18 <HAL_GetTick>
 8007376:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b01      	cmp	r3, #1
 8007382:	d002      	beq.n	800738a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007384:	2302      	movs	r3, #2
 8007386:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007388:	e0ca      	b.n	8007520 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d002      	beq.n	8007396 <HAL_SPI_Receive+0x7e>
 8007390:	88fb      	ldrh	r3, [r7, #6]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d102      	bne.n	800739c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007396:	2301      	movs	r3, #1
 8007398:	75fb      	strb	r3, [r7, #23]
    goto error;
 800739a:	e0c1      	b.n	8007520 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2204      	movs	r2, #4
 80073a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	88fa      	ldrh	r2, [r7, #6]
 80073b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	88fa      	ldrh	r2, [r7, #6]
 80073ba:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	2200      	movs	r2, #0
 80073d2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	2200      	movs	r2, #0
 80073d8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073e2:	d10f      	bne.n	8007404 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007402:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800740e:	2b40      	cmp	r3, #64	; 0x40
 8007410:	d007      	beq.n	8007422 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007420:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d162      	bne.n	80074f0 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800742a:	e02e      	b.n	800748a <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f003 0301 	and.w	r3, r3, #1
 8007436:	2b01      	cmp	r3, #1
 8007438:	d115      	bne.n	8007466 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f103 020c 	add.w	r2, r3, #12
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007446:	7812      	ldrb	r2, [r2, #0]
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007450:	1c5a      	adds	r2, r3, #1
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800745a:	b29b      	uxth	r3, r3
 800745c:	3b01      	subs	r3, #1
 800745e:	b29a      	uxth	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007464:	e011      	b.n	800748a <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007466:	f7fc fb57 	bl	8003b18 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	683a      	ldr	r2, [r7, #0]
 8007472:	429a      	cmp	r2, r3
 8007474:	d803      	bhi.n	800747e <HAL_SPI_Receive+0x166>
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747c:	d102      	bne.n	8007484 <HAL_SPI_Receive+0x16c>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d102      	bne.n	800748a <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007484:	2303      	movs	r3, #3
 8007486:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007488:	e04a      	b.n	8007520 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800748e:	b29b      	uxth	r3, r3
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1cb      	bne.n	800742c <HAL_SPI_Receive+0x114>
 8007494:	e031      	b.n	80074fa <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d113      	bne.n	80074cc <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68da      	ldr	r2, [r3, #12]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ae:	b292      	uxth	r2, r2
 80074b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b6:	1c9a      	adds	r2, r3, #2
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	3b01      	subs	r3, #1
 80074c4:	b29a      	uxth	r2, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80074ca:	e011      	b.n	80074f0 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074cc:	f7fc fb24 	bl	8003b18 <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d803      	bhi.n	80074e4 <HAL_SPI_Receive+0x1cc>
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e2:	d102      	bne.n	80074ea <HAL_SPI_Receive+0x1d2>
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d102      	bne.n	80074f0 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	75fb      	strb	r3, [r7, #23]
          goto error;
 80074ee:	e017      	b.n	8007520 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1cd      	bne.n	8007496 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	6839      	ldr	r1, [r7, #0]
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f000 fa52 	bl	80079a8 <SPI_EndRxTransaction>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d002      	beq.n	8007510 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2220      	movs	r2, #32
 800750e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	75fb      	strb	r3, [r7, #23]
 800751c:	e000      	b.n	8007520 <HAL_SPI_Receive+0x208>
  }

error :
 800751e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007530:	7dfb      	ldrb	r3, [r7, #23]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
	...

0800753c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b08c      	sub	sp, #48	; 0x30
 8007540:	af00      	add	r7, sp, #0
 8007542:	60f8      	str	r0, [r7, #12]
 8007544:	60b9      	str	r1, [r7, #8]
 8007546:	607a      	str	r2, [r7, #4]
 8007548:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800754a:	2301      	movs	r3, #1
 800754c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800754e:	2300      	movs	r3, #0
 8007550:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d004      	beq.n	8007566 <HAL_SPI_TransmitReceive+0x2a>
 800755c:	f240 417e 	movw	r1, #1150	; 0x47e
 8007560:	4884      	ldr	r0, [pc, #528]	; (8007774 <HAL_SPI_TransmitReceive+0x238>)
 8007562:	f7fb fd0e 	bl	8002f82 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800756c:	2b01      	cmp	r3, #1
 800756e:	d101      	bne.n	8007574 <HAL_SPI_TransmitReceive+0x38>
 8007570:	2302      	movs	r3, #2
 8007572:	e18d      	b.n	8007890 <HAL_SPI_TransmitReceive+0x354>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800757c:	f7fc facc 	bl	8003b18 <HAL_GetTick>
 8007580:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007588:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007592:	887b      	ldrh	r3, [r7, #2]
 8007594:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007596:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800759a:	2b01      	cmp	r3, #1
 800759c:	d00f      	beq.n	80075be <HAL_SPI_TransmitReceive+0x82>
 800759e:	69fb      	ldr	r3, [r7, #28]
 80075a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075a4:	d107      	bne.n	80075b6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d103      	bne.n	80075b6 <HAL_SPI_TransmitReceive+0x7a>
 80075ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80075b2:	2b04      	cmp	r3, #4
 80075b4:	d003      	beq.n	80075be <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 80075b6:	2302      	movs	r3, #2
 80075b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80075bc:	e15e      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <HAL_SPI_TransmitReceive+0x94>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d002      	beq.n	80075d0 <HAL_SPI_TransmitReceive+0x94>
 80075ca:	887b      	ldrh	r3, [r7, #2]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d103      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80075d6:	e151      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	2b04      	cmp	r3, #4
 80075e2:	d003      	beq.n	80075ec <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2205      	movs	r2, #5
 80075e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	887a      	ldrh	r2, [r7, #2]
 80075fc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	887a      	ldrh	r2, [r7, #2]
 8007602:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	887a      	ldrh	r2, [r7, #2]
 800760e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	887a      	ldrh	r2, [r7, #2]
 8007614:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800762c:	2b40      	cmp	r3, #64	; 0x40
 800762e:	d007      	beq.n	8007640 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800763e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007648:	d178      	bne.n	800773c <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <HAL_SPI_TransmitReceive+0x11c>
 8007652:	8b7b      	ldrh	r3, [r7, #26]
 8007654:	2b01      	cmp	r3, #1
 8007656:	d166      	bne.n	8007726 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800765c:	881a      	ldrh	r2, [r3, #0]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007668:	1c9a      	adds	r2, r3, #2
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007672:	b29b      	uxth	r3, r3
 8007674:	3b01      	subs	r3, #1
 8007676:	b29a      	uxth	r2, r3
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800767c:	e053      	b.n	8007726 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	f003 0302 	and.w	r3, r3, #2
 8007688:	2b02      	cmp	r3, #2
 800768a:	d11b      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x188>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007690:	b29b      	uxth	r3, r3
 8007692:	2b00      	cmp	r3, #0
 8007694:	d016      	beq.n	80076c4 <HAL_SPI_TransmitReceive+0x188>
 8007696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007698:	2b01      	cmp	r3, #1
 800769a:	d113      	bne.n	80076c4 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076a0:	881a      	ldrh	r2, [r3, #0]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ac:	1c9a      	adds	r2, r3, #2
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d119      	bne.n	8007706 <HAL_SPI_TransmitReceive+0x1ca>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d014      	beq.n	8007706 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68da      	ldr	r2, [r3, #12]
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e6:	b292      	uxth	r2, r2
 80076e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ee:	1c9a      	adds	r2, r3, #2
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	3b01      	subs	r3, #1
 80076fc:	b29a      	uxth	r2, r3
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007702:	2301      	movs	r3, #1
 8007704:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007706:	f7fc fa07 	bl	8003b18 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007712:	429a      	cmp	r2, r3
 8007714:	d807      	bhi.n	8007726 <HAL_SPI_TransmitReceive+0x1ea>
 8007716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771c:	d003      	beq.n	8007726 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007724:	e0aa      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1a6      	bne.n	800767e <HAL_SPI_TransmitReceive+0x142>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1a1      	bne.n	800767e <HAL_SPI_TransmitReceive+0x142>
 800773a:	e07f      	b.n	800783c <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <HAL_SPI_TransmitReceive+0x20e>
 8007744:	8b7b      	ldrh	r3, [r7, #26]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d16e      	bne.n	8007828 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	330c      	adds	r3, #12
 8007754:	7812      	ldrb	r2, [r2, #0]
 8007756:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800775c:	1c5a      	adds	r2, r3, #1
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007766:	b29b      	uxth	r3, r3
 8007768:	3b01      	subs	r3, #1
 800776a:	b29a      	uxth	r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007770:	e05a      	b.n	8007828 <HAL_SPI_TransmitReceive+0x2ec>
 8007772:	bf00      	nop
 8007774:	08010868 	.word	0x08010868
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	2b02      	cmp	r3, #2
 8007784:	d11c      	bne.n	80077c0 <HAL_SPI_TransmitReceive+0x284>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800778a:	b29b      	uxth	r3, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	d017      	beq.n	80077c0 <HAL_SPI_TransmitReceive+0x284>
 8007790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007792:	2b01      	cmp	r3, #1
 8007794:	d114      	bne.n	80077c0 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	330c      	adds	r3, #12
 80077a0:	7812      	ldrb	r2, [r2, #0]
 80077a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	3b01      	subs	r3, #1
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077bc:	2300      	movs	r3, #0
 80077be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	f003 0301 	and.w	r3, r3, #1
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d119      	bne.n	8007802 <HAL_SPI_TransmitReceive+0x2c6>
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d014      	beq.n	8007802 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68da      	ldr	r2, [r3, #12]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e2:	b2d2      	uxtb	r2, r2
 80077e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ea:	1c5a      	adds	r2, r3, #1
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077f4:	b29b      	uxth	r3, r3
 80077f6:	3b01      	subs	r3, #1
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80077fe:	2301      	movs	r3, #1
 8007800:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007802:	f7fc f989 	bl	8003b18 <HAL_GetTick>
 8007806:	4602      	mov	r2, r0
 8007808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780a:	1ad3      	subs	r3, r2, r3
 800780c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800780e:	429a      	cmp	r2, r3
 8007810:	d803      	bhi.n	800781a <HAL_SPI_TransmitReceive+0x2de>
 8007812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007818:	d102      	bne.n	8007820 <HAL_SPI_TransmitReceive+0x2e4>
 800781a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781c:	2b00      	cmp	r3, #0
 800781e:	d103      	bne.n	8007828 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8007820:	2303      	movs	r3, #3
 8007822:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007826:	e029      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800782c:	b29b      	uxth	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d1a2      	bne.n	8007778 <HAL_SPI_TransmitReceive+0x23c>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007836:	b29b      	uxth	r3, r3
 8007838:	2b00      	cmp	r3, #0
 800783a:	d19d      	bne.n	8007778 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800783c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800783e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f000 f917 	bl	8007a74 <SPI_EndRxTxTransaction>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d006      	beq.n	800785a <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2220      	movs	r2, #32
 8007856:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007858:	e010      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10b      	bne.n	800787a <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007862:	2300      	movs	r3, #0
 8007864:	617b      	str	r3, [r7, #20]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	617b      	str	r3, [r7, #20]
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	617b      	str	r3, [r7, #20]
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	e000      	b.n	800787c <HAL_SPI_TransmitReceive+0x340>
  }

error :
 800787a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800788c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007890:	4618      	mov	r0, r3
 8007892:	3730      	adds	r7, #48	; 0x30
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b088      	sub	sp, #32
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	603b      	str	r3, [r7, #0]
 80078a4:	4613      	mov	r3, r2
 80078a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80078a8:	f7fc f936 	bl	8003b18 <HAL_GetTick>
 80078ac:	4602      	mov	r2, r0
 80078ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b0:	1a9b      	subs	r3, r3, r2
 80078b2:	683a      	ldr	r2, [r7, #0]
 80078b4:	4413      	add	r3, r2
 80078b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80078b8:	f7fc f92e 	bl	8003b18 <HAL_GetTick>
 80078bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078be:	4b39      	ldr	r3, [pc, #228]	; (80079a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	015b      	lsls	r3, r3, #5
 80078c4:	0d1b      	lsrs	r3, r3, #20
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	fb02 f303 	mul.w	r3, r2, r3
 80078cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80078ce:	e054      	b.n	800797a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d6:	d050      	beq.n	800797a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80078d8:	f7fc f91e 	bl	8003b18 <HAL_GetTick>
 80078dc:	4602      	mov	r2, r0
 80078de:	69bb      	ldr	r3, [r7, #24]
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	69fa      	ldr	r2, [r7, #28]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d902      	bls.n	80078ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d13d      	bne.n	800796a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	685a      	ldr	r2, [r3, #4]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80078fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007906:	d111      	bne.n	800792c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007910:	d004      	beq.n	800791c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800791a:	d107      	bne.n	800792c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800792a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007934:	d10f      	bne.n	8007956 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007944:	601a      	str	r2, [r3, #0]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007954:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	e017      	b.n	800799a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007970:	2300      	movs	r3, #0
 8007972:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	3b01      	subs	r3, #1
 8007978:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	689a      	ldr	r2, [r3, #8]
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	4013      	ands	r3, r2
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	429a      	cmp	r2, r3
 8007988:	bf0c      	ite	eq
 800798a:	2301      	moveq	r3, #1
 800798c:	2300      	movne	r3, #0
 800798e:	b2db      	uxtb	r3, r3
 8007990:	461a      	mov	r2, r3
 8007992:	79fb      	ldrb	r3, [r7, #7]
 8007994:	429a      	cmp	r2, r3
 8007996:	d19b      	bne.n	80078d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007998:	2300      	movs	r3, #0
}
 800799a:	4618      	mov	r0, r3
 800799c:	3720      	adds	r7, #32
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	20000154 	.word	0x20000154

080079a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af02      	add	r7, sp, #8
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079bc:	d111      	bne.n	80079e2 <SPI_EndRxTransaction+0x3a>
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079c6:	d004      	beq.n	80079d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079d0:	d107      	bne.n	80079e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079e0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80079ea:	d12a      	bne.n	8007a42 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079f4:	d012      	beq.n	8007a1c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2200      	movs	r2, #0
 80079fe:	2180      	movs	r1, #128	; 0x80
 8007a00:	68f8      	ldr	r0, [r7, #12]
 8007a02:	f7ff ff49 	bl	8007898 <SPI_WaitFlagStateUntilTimeout>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d02d      	beq.n	8007a68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a10:	f043 0220 	orr.w	r2, r3, #32
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a18:	2303      	movs	r3, #3
 8007a1a:	e026      	b.n	8007a6a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	2200      	movs	r2, #0
 8007a24:	2101      	movs	r1, #1
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f7ff ff36 	bl	8007898 <SPI_WaitFlagStateUntilTimeout>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d01a      	beq.n	8007a68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a36:	f043 0220 	orr.w	r2, r3, #32
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	e013      	b.n	8007a6a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	2101      	movs	r1, #1
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f7ff ff23 	bl	8007898 <SPI_WaitFlagStateUntilTimeout>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d007      	beq.n	8007a68 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a5c:	f043 0220 	orr.w	r2, r3, #32
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e000      	b.n	8007a6a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3710      	adds	r7, #16
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
	...

08007a74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b088      	sub	sp, #32
 8007a78:	af02      	add	r7, sp, #8
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007a80:	4b1b      	ldr	r3, [pc, #108]	; (8007af0 <SPI_EndRxTxTransaction+0x7c>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a1b      	ldr	r2, [pc, #108]	; (8007af4 <SPI_EndRxTxTransaction+0x80>)
 8007a86:	fba2 2303 	umull	r2, r3, r2, r3
 8007a8a:	0d5b      	lsrs	r3, r3, #21
 8007a8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007a90:	fb02 f303 	mul.w	r3, r2, r3
 8007a94:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a9e:	d112      	bne.n	8007ac6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	9300      	str	r3, [sp, #0]
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	2180      	movs	r1, #128	; 0x80
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff fef4 	bl	8007898 <SPI_WaitFlagStateUntilTimeout>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d016      	beq.n	8007ae4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aba:	f043 0220 	orr.w	r2, r3, #32
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e00f      	b.n	8007ae6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00a      	beq.n	8007ae2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007adc:	2b80      	cmp	r3, #128	; 0x80
 8007ade:	d0f2      	beq.n	8007ac6 <SPI_EndRxTxTransaction+0x52>
 8007ae0:	e000      	b.n	8007ae4 <SPI_EndRxTxTransaction+0x70>
        break;
 8007ae2:	bf00      	nop
  }

  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3718      	adds	r7, #24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000154 	.word	0x20000154
 8007af4:	165e9f81 	.word	0x165e9f81

08007af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e0c5      	b.n	8007c96 <HAL_TIM_Base_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a64      	ldr	r2, [pc, #400]	; (8007ca0 <HAL_TIM_Base_Init+0x1a8>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d045      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b1c:	d040      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a60      	ldr	r2, [pc, #384]	; (8007ca4 <HAL_TIM_Base_Init+0x1ac>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d03b      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4a5e      	ldr	r2, [pc, #376]	; (8007ca8 <HAL_TIM_Base_Init+0x1b0>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d036      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a5d      	ldr	r2, [pc, #372]	; (8007cac <HAL_TIM_Base_Init+0x1b4>)
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d031      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a5b      	ldr	r2, [pc, #364]	; (8007cb0 <HAL_TIM_Base_Init+0x1b8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d02c      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a5a      	ldr	r2, [pc, #360]	; (8007cb4 <HAL_TIM_Base_Init+0x1bc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d027      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a58      	ldr	r2, [pc, #352]	; (8007cb8 <HAL_TIM_Base_Init+0x1c0>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d022      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4a57      	ldr	r2, [pc, #348]	; (8007cbc <HAL_TIM_Base_Init+0x1c4>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d01d      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a55      	ldr	r2, [pc, #340]	; (8007cc0 <HAL_TIM_Base_Init+0x1c8>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d018      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a54      	ldr	r2, [pc, #336]	; (8007cc4 <HAL_TIM_Base_Init+0x1cc>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d013      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a52      	ldr	r2, [pc, #328]	; (8007cc8 <HAL_TIM_Base_Init+0x1d0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00e      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a51      	ldr	r2, [pc, #324]	; (8007ccc <HAL_TIM_Base_Init+0x1d4>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d009      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a4f      	ldr	r2, [pc, #316]	; (8007cd0 <HAL_TIM_Base_Init+0x1d8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d004      	beq.n	8007ba0 <HAL_TIM_Base_Init+0xa8>
 8007b96:	f240 1113 	movw	r1, #275	; 0x113
 8007b9a:	484e      	ldr	r0, [pc, #312]	; (8007cd4 <HAL_TIM_Base_Init+0x1dc>)
 8007b9c:	f7fb f9f1 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	689b      	ldr	r3, [r3, #8]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d014      	beq.n	8007bd2 <HAL_TIM_Base_Init+0xda>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	2b10      	cmp	r3, #16
 8007bae:	d010      	beq.n	8007bd2 <HAL_TIM_Base_Init+0xda>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	2b20      	cmp	r3, #32
 8007bb6:	d00c      	beq.n	8007bd2 <HAL_TIM_Base_Init+0xda>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	2b40      	cmp	r3, #64	; 0x40
 8007bbe:	d008      	beq.n	8007bd2 <HAL_TIM_Base_Init+0xda>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	689b      	ldr	r3, [r3, #8]
 8007bc4:	2b60      	cmp	r3, #96	; 0x60
 8007bc6:	d004      	beq.n	8007bd2 <HAL_TIM_Base_Init+0xda>
 8007bc8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8007bcc:	4841      	ldr	r0, [pc, #260]	; (8007cd4 <HAL_TIM_Base_Init+0x1dc>)
 8007bce:	f7fb f9d8 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d00e      	beq.n	8007bf8 <HAL_TIM_Base_Init+0x100>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007be2:	d009      	beq.n	8007bf8 <HAL_TIM_Base_Init+0x100>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007bec:	d004      	beq.n	8007bf8 <HAL_TIM_Base_Init+0x100>
 8007bee:	f240 1115 	movw	r1, #277	; 0x115
 8007bf2:	4838      	ldr	r0, [pc, #224]	; (8007cd4 <HAL_TIM_Base_Init+0x1dc>)
 8007bf4:	f7fb f9c5 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d008      	beq.n	8007c12 <HAL_TIM_Base_Init+0x11a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	2b80      	cmp	r3, #128	; 0x80
 8007c06:	d004      	beq.n	8007c12 <HAL_TIM_Base_Init+0x11a>
 8007c08:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007c0c:	4831      	ldr	r0, [pc, #196]	; (8007cd4 <HAL_TIM_Base_Init+0x1dc>)
 8007c0e:	f7fb f9b8 	bl	8002f82 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d106      	bne.n	8007c2c <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7fb fc24 	bl	8003474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	f001 fbb8 	bl	80093b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40010000 	.word	0x40010000
 8007ca4:	40000400 	.word	0x40000400
 8007ca8:	40000800 	.word	0x40000800
 8007cac:	40000c00 	.word	0x40000c00
 8007cb0:	40001000 	.word	0x40001000
 8007cb4:	40001400 	.word	0x40001400
 8007cb8:	40010400 	.word	0x40010400
 8007cbc:	40014000 	.word	0x40014000
 8007cc0:	40014400 	.word	0x40014400
 8007cc4:	40014800 	.word	0x40014800
 8007cc8:	40001800 	.word	0x40001800
 8007ccc:	40001c00 	.word	0x40001c00
 8007cd0:	40002000 	.word	0x40002000
 8007cd4:	080108a0 	.word	0x080108a0

08007cd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a51      	ldr	r2, [pc, #324]	; (8007e2c <HAL_TIM_Base_Start_IT+0x154>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d045      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf2:	d040      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a4d      	ldr	r2, [pc, #308]	; (8007e30 <HAL_TIM_Base_Start_IT+0x158>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d03b      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a4c      	ldr	r2, [pc, #304]	; (8007e34 <HAL_TIM_Base_Start_IT+0x15c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d036      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a4a      	ldr	r2, [pc, #296]	; (8007e38 <HAL_TIM_Base_Start_IT+0x160>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d031      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a49      	ldr	r2, [pc, #292]	; (8007e3c <HAL_TIM_Base_Start_IT+0x164>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d02c      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a47      	ldr	r2, [pc, #284]	; (8007e40 <HAL_TIM_Base_Start_IT+0x168>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d027      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a46      	ldr	r2, [pc, #280]	; (8007e44 <HAL_TIM_Base_Start_IT+0x16c>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d022      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a44      	ldr	r2, [pc, #272]	; (8007e48 <HAL_TIM_Base_Start_IT+0x170>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d01d      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a43      	ldr	r2, [pc, #268]	; (8007e4c <HAL_TIM_Base_Start_IT+0x174>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d018      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a41      	ldr	r2, [pc, #260]	; (8007e50 <HAL_TIM_Base_Start_IT+0x178>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d013      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a40      	ldr	r2, [pc, #256]	; (8007e54 <HAL_TIM_Base_Start_IT+0x17c>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d00e      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a3e      	ldr	r2, [pc, #248]	; (8007e58 <HAL_TIM_Base_Start_IT+0x180>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d009      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	4a3d      	ldr	r2, [pc, #244]	; (8007e5c <HAL_TIM_Base_Start_IT+0x184>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d004      	beq.n	8007d76 <HAL_TIM_Base_Start_IT+0x9e>
 8007d6c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8007d70:	483b      	ldr	r0, [pc, #236]	; (8007e60 <HAL_TIM_Base_Start_IT+0x188>)
 8007d72:	f7fb f906 	bl	8002f82 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d001      	beq.n	8007d86 <HAL_TIM_Base_Start_IT+0xae>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e04e      	b.n	8007e24 <HAL_TIM_Base_Start_IT+0x14c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2202      	movs	r2, #2
 8007d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	68da      	ldr	r2, [r3, #12]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f042 0201 	orr.w	r2, r2, #1
 8007d9c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a22      	ldr	r2, [pc, #136]	; (8007e2c <HAL_TIM_Base_Start_IT+0x154>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d022      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007db0:	d01d      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a1e      	ldr	r2, [pc, #120]	; (8007e30 <HAL_TIM_Base_Start_IT+0x158>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d018      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4a1c      	ldr	r2, [pc, #112]	; (8007e34 <HAL_TIM_Base_Start_IT+0x15c>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d013      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	4a1b      	ldr	r2, [pc, #108]	; (8007e38 <HAL_TIM_Base_Start_IT+0x160>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d00e      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a1b      	ldr	r2, [pc, #108]	; (8007e44 <HAL_TIM_Base_Start_IT+0x16c>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d009      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a1a      	ldr	r2, [pc, #104]	; (8007e48 <HAL_TIM_Base_Start_IT+0x170>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d004      	beq.n	8007dee <HAL_TIM_Base_Start_IT+0x116>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a1a      	ldr	r2, [pc, #104]	; (8007e54 <HAL_TIM_Base_Start_IT+0x17c>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d111      	bne.n	8007e12 <HAL_TIM_Base_Start_IT+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	2b06      	cmp	r3, #6
 8007dfe:	d010      	beq.n	8007e22 <HAL_TIM_Base_Start_IT+0x14a>
    {
      __HAL_TIM_ENABLE(htim);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681a      	ldr	r2, [r3, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0201 	orr.w	r2, r2, #1
 8007e0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e10:	e007      	b.n	8007e22 <HAL_TIM_Base_Start_IT+0x14a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f042 0201 	orr.w	r2, r2, #1
 8007e20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	40010000 	.word	0x40010000
 8007e30:	40000400 	.word	0x40000400
 8007e34:	40000800 	.word	0x40000800
 8007e38:	40000c00 	.word	0x40000c00
 8007e3c:	40001000 	.word	0x40001000
 8007e40:	40001400 	.word	0x40001400
 8007e44:	40010400 	.word	0x40010400
 8007e48:	40014000 	.word	0x40014000
 8007e4c:	40014400 	.word	0x40014400
 8007e50:	40014800 	.word	0x40014800
 8007e54:	40001800 	.word	0x40001800
 8007e58:	40001c00 	.word	0x40001c00
 8007e5c:	40002000 	.word	0x40002000
 8007e60:	080108a0 	.word	0x080108a0

08007e64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b082      	sub	sp, #8
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e0c5      	b.n	8008002 <HAL_TIM_PWM_Init+0x19e>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a64      	ldr	r2, [pc, #400]	; (800800c <HAL_TIM_PWM_Init+0x1a8>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d045      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e88:	d040      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a60      	ldr	r2, [pc, #384]	; (8008010 <HAL_TIM_PWM_Init+0x1ac>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d03b      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a5e      	ldr	r2, [pc, #376]	; (8008014 <HAL_TIM_PWM_Init+0x1b0>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d036      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a5d      	ldr	r2, [pc, #372]	; (8008018 <HAL_TIM_PWM_Init+0x1b4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d031      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a5b      	ldr	r2, [pc, #364]	; (800801c <HAL_TIM_PWM_Init+0x1b8>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d02c      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a5a      	ldr	r2, [pc, #360]	; (8008020 <HAL_TIM_PWM_Init+0x1bc>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d027      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a58      	ldr	r2, [pc, #352]	; (8008024 <HAL_TIM_PWM_Init+0x1c0>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d022      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a57      	ldr	r2, [pc, #348]	; (8008028 <HAL_TIM_PWM_Init+0x1c4>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d01d      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a55      	ldr	r2, [pc, #340]	; (800802c <HAL_TIM_PWM_Init+0x1c8>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d018      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a54      	ldr	r2, [pc, #336]	; (8008030 <HAL_TIM_PWM_Init+0x1cc>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d013      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a52      	ldr	r2, [pc, #328]	; (8008034 <HAL_TIM_PWM_Init+0x1d0>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d00e      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a51      	ldr	r2, [pc, #324]	; (8008038 <HAL_TIM_PWM_Init+0x1d4>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d009      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a4f      	ldr	r2, [pc, #316]	; (800803c <HAL_TIM_PWM_Init+0x1d8>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d004      	beq.n	8007f0c <HAL_TIM_PWM_Init+0xa8>
 8007f02:	f240 5129 	movw	r1, #1321	; 0x529
 8007f06:	484e      	ldr	r0, [pc, #312]	; (8008040 <HAL_TIM_PWM_Init+0x1dc>)
 8007f08:	f7fb f83b 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d014      	beq.n	8007f3e <HAL_TIM_PWM_Init+0xda>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	2b10      	cmp	r3, #16
 8007f1a:	d010      	beq.n	8007f3e <HAL_TIM_PWM_Init+0xda>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	2b20      	cmp	r3, #32
 8007f22:	d00c      	beq.n	8007f3e <HAL_TIM_PWM_Init+0xda>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	2b40      	cmp	r3, #64	; 0x40
 8007f2a:	d008      	beq.n	8007f3e <HAL_TIM_PWM_Init+0xda>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	2b60      	cmp	r3, #96	; 0x60
 8007f32:	d004      	beq.n	8007f3e <HAL_TIM_PWM_Init+0xda>
 8007f34:	f240 512a 	movw	r1, #1322	; 0x52a
 8007f38:	4841      	ldr	r0, [pc, #260]	; (8008040 <HAL_TIM_PWM_Init+0x1dc>)
 8007f3a:	f7fb f822 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00e      	beq.n	8007f64 <HAL_TIM_PWM_Init+0x100>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f4e:	d009      	beq.n	8007f64 <HAL_TIM_PWM_Init+0x100>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f58:	d004      	beq.n	8007f64 <HAL_TIM_PWM_Init+0x100>
 8007f5a:	f240 512b 	movw	r1, #1323	; 0x52b
 8007f5e:	4838      	ldr	r0, [pc, #224]	; (8008040 <HAL_TIM_PWM_Init+0x1dc>)
 8007f60:	f7fb f80f 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	699b      	ldr	r3, [r3, #24]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d008      	beq.n	8007f7e <HAL_TIM_PWM_Init+0x11a>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	2b80      	cmp	r3, #128	; 0x80
 8007f72:	d004      	beq.n	8007f7e <HAL_TIM_PWM_Init+0x11a>
 8007f74:	f240 512c 	movw	r1, #1324	; 0x52c
 8007f78:	4831      	ldr	r0, [pc, #196]	; (8008040 <HAL_TIM_PWM_Init+0x1dc>)
 8007f7a:	f7fb f802 	bl	8002f82 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f7fb fad0 	bl	8003538 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2202      	movs	r2, #2
 8007f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	3304      	adds	r3, #4
 8007fa8:	4619      	mov	r1, r3
 8007faa:	4610      	mov	r0, r2
 8007fac:	f001 fa02 	bl	80093b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2201      	movs	r2, #1
 8007fdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	40010000 	.word	0x40010000
 8008010:	40000400 	.word	0x40000400
 8008014:	40000800 	.word	0x40000800
 8008018:	40000c00 	.word	0x40000c00
 800801c:	40001000 	.word	0x40001000
 8008020:	40001400 	.word	0x40001400
 8008024:	40010400 	.word	0x40010400
 8008028:	40014000 	.word	0x40014000
 800802c:	40014400 	.word	0x40014400
 8008030:	40014800 	.word	0x40014800
 8008034:	40001800 	.word	0x40001800
 8008038:	40001c00 	.word	0x40001c00
 800803c:	40002000 	.word	0x40002000
 8008040:	080108a0 	.word	0x080108a0

08008044 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a84      	ldr	r2, [pc, #528]	; (8008264 <HAL_TIM_PWM_Start+0x220>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d10f      	bne.n	8008078 <HAL_TIM_PWM_Start+0x34>
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	f000 809f 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	2b04      	cmp	r3, #4
 8008064:	f000 809b 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	2b08      	cmp	r3, #8
 800806c:	f000 8097 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	2b0c      	cmp	r3, #12
 8008074:	f000 8093 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008080:	d10e      	bne.n	80080a0 <HAL_TIM_PWM_Start+0x5c>
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	f000 808a 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	2b04      	cmp	r3, #4
 800808e:	f000 8086 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	2b08      	cmp	r3, #8
 8008096:	f000 8082 	beq.w	800819e <HAL_TIM_PWM_Start+0x15a>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	2b0c      	cmp	r3, #12
 800809e:	d07e      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a70      	ldr	r2, [pc, #448]	; (8008268 <HAL_TIM_PWM_Start+0x224>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d10b      	bne.n	80080c2 <HAL_TIM_PWM_Start+0x7e>
 80080aa:	683b      	ldr	r3, [r7, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d076      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d073      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b08      	cmp	r3, #8
 80080ba:	d070      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	2b0c      	cmp	r3, #12
 80080c0:	d06d      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a69      	ldr	r2, [pc, #420]	; (800826c <HAL_TIM_PWM_Start+0x228>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d10b      	bne.n	80080e4 <HAL_TIM_PWM_Start+0xa0>
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d065      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b04      	cmp	r3, #4
 80080d6:	d062      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	2b08      	cmp	r3, #8
 80080dc:	d05f      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	2b0c      	cmp	r3, #12
 80080e2:	d05c      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a61      	ldr	r2, [pc, #388]	; (8008270 <HAL_TIM_PWM_Start+0x22c>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d10b      	bne.n	8008106 <HAL_TIM_PWM_Start+0xc2>
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d054      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	2b04      	cmp	r3, #4
 80080f8:	d051      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	2b08      	cmp	r3, #8
 80080fe:	d04e      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	2b0c      	cmp	r3, #12
 8008104:	d04b      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a5a      	ldr	r2, [pc, #360]	; (8008274 <HAL_TIM_PWM_Start+0x230>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d10b      	bne.n	8008128 <HAL_TIM_PWM_Start+0xe4>
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d043      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	2b04      	cmp	r3, #4
 800811a:	d040      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	2b08      	cmp	r3, #8
 8008120:	d03d      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	2b0c      	cmp	r3, #12
 8008126:	d03a      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a52      	ldr	r2, [pc, #328]	; (8008278 <HAL_TIM_PWM_Start+0x234>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d105      	bne.n	800813e <HAL_TIM_PWM_Start+0xfa>
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d032      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	2b04      	cmp	r3, #4
 800813c:	d02f      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a4e      	ldr	r2, [pc, #312]	; (800827c <HAL_TIM_PWM_Start+0x238>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d102      	bne.n	800814e <HAL_TIM_PWM_Start+0x10a>
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d027      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a4b      	ldr	r2, [pc, #300]	; (8008280 <HAL_TIM_PWM_Start+0x23c>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d102      	bne.n	800815e <HAL_TIM_PWM_Start+0x11a>
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d01f      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a48      	ldr	r2, [pc, #288]	; (8008284 <HAL_TIM_PWM_Start+0x240>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d105      	bne.n	8008174 <HAL_TIM_PWM_Start+0x130>
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d017      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	2b04      	cmp	r3, #4
 8008172:	d014      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a43      	ldr	r2, [pc, #268]	; (8008288 <HAL_TIM_PWM_Start+0x244>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d102      	bne.n	8008184 <HAL_TIM_PWM_Start+0x140>
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00c      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a40      	ldr	r2, [pc, #256]	; (800828c <HAL_TIM_PWM_Start+0x248>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d102      	bne.n	8008194 <HAL_TIM_PWM_Start+0x150>
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d004      	beq.n	800819e <HAL_TIM_PWM_Start+0x15a>
 8008194:	f240 51af 	movw	r1, #1455	; 0x5af
 8008198:	483d      	ldr	r0, [pc, #244]	; (8008290 <HAL_TIM_PWM_Start+0x24c>)
 800819a:	f7fa fef2 	bl	8002f82 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d109      	bne.n	80081b8 <HAL_TIM_PWM_Start+0x174>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	bf14      	ite	ne
 80081b0:	2301      	movne	r3, #1
 80081b2:	2300      	moveq	r3, #0
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	e022      	b.n	80081fe <HAL_TIM_PWM_Start+0x1ba>
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	2b04      	cmp	r3, #4
 80081bc:	d109      	bne.n	80081d2 <HAL_TIM_PWM_Start+0x18e>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	bf14      	ite	ne
 80081ca:	2301      	movne	r3, #1
 80081cc:	2300      	moveq	r3, #0
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	e015      	b.n	80081fe <HAL_TIM_PWM_Start+0x1ba>
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b08      	cmp	r3, #8
 80081d6:	d109      	bne.n	80081ec <HAL_TIM_PWM_Start+0x1a8>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	bf14      	ite	ne
 80081e4:	2301      	movne	r3, #1
 80081e6:	2300      	moveq	r3, #0
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	e008      	b.n	80081fe <HAL_TIM_PWM_Start+0x1ba>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	bf14      	ite	ne
 80081f8:	2301      	movne	r3, #1
 80081fa:	2300      	moveq	r3, #0
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d001      	beq.n	8008206 <HAL_TIM_PWM_Start+0x1c2>
  {
    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e094      	b.n	8008330 <HAL_TIM_PWM_Start+0x2ec>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d104      	bne.n	8008216 <HAL_TIM_PWM_Start+0x1d2>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2202      	movs	r2, #2
 8008210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008214:	e013      	b.n	800823e <HAL_TIM_PWM_Start+0x1fa>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b04      	cmp	r3, #4
 800821a:	d104      	bne.n	8008226 <HAL_TIM_PWM_Start+0x1e2>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2202      	movs	r2, #2
 8008220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008224:	e00b      	b.n	800823e <HAL_TIM_PWM_Start+0x1fa>
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	2b08      	cmp	r3, #8
 800822a:	d104      	bne.n	8008236 <HAL_TIM_PWM_Start+0x1f2>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008234:	e003      	b.n	800823e <HAL_TIM_PWM_Start+0x1fa>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2202      	movs	r2, #2
 800823a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2201      	movs	r2, #1
 8008244:	6839      	ldr	r1, [r7, #0]
 8008246:	4618      	mov	r0, r3
 8008248:	f001 fc28 	bl	8009a9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a04      	ldr	r2, [pc, #16]	; (8008264 <HAL_TIM_PWM_Start+0x220>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d004      	beq.n	8008260 <HAL_TIM_PWM_Start+0x21c>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a06      	ldr	r2, [pc, #24]	; (8008274 <HAL_TIM_PWM_Start+0x230>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d119      	bne.n	8008294 <HAL_TIM_PWM_Start+0x250>
 8008260:	2301      	movs	r3, #1
 8008262:	e018      	b.n	8008296 <HAL_TIM_PWM_Start+0x252>
 8008264:	40010000 	.word	0x40010000
 8008268:	40000400 	.word	0x40000400
 800826c:	40000800 	.word	0x40000800
 8008270:	40000c00 	.word	0x40000c00
 8008274:	40010400 	.word	0x40010400
 8008278:	40014000 	.word	0x40014000
 800827c:	40014400 	.word	0x40014400
 8008280:	40014800 	.word	0x40014800
 8008284:	40001800 	.word	0x40001800
 8008288:	40001c00 	.word	0x40001c00
 800828c:	40002000 	.word	0x40002000
 8008290:	080108a0 	.word	0x080108a0
 8008294:	2300      	movs	r3, #0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d007      	beq.n	80082aa <HAL_TIM_PWM_Start+0x266>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80082a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a22      	ldr	r2, [pc, #136]	; (8008338 <HAL_TIM_PWM_Start+0x2f4>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d022      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082bc:	d01d      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a1e      	ldr	r2, [pc, #120]	; (800833c <HAL_TIM_PWM_Start+0x2f8>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d018      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a1c      	ldr	r2, [pc, #112]	; (8008340 <HAL_TIM_PWM_Start+0x2fc>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d013      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a1b      	ldr	r2, [pc, #108]	; (8008344 <HAL_TIM_PWM_Start+0x300>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d00e      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a19      	ldr	r2, [pc, #100]	; (8008348 <HAL_TIM_PWM_Start+0x304>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d009      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a18      	ldr	r2, [pc, #96]	; (800834c <HAL_TIM_PWM_Start+0x308>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d004      	beq.n	80082fa <HAL_TIM_PWM_Start+0x2b6>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a16      	ldr	r2, [pc, #88]	; (8008350 <HAL_TIM_PWM_Start+0x30c>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d111      	bne.n	800831e <HAL_TIM_PWM_Start+0x2da>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	f003 0307 	and.w	r3, r3, #7
 8008304:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2b06      	cmp	r3, #6
 800830a:	d010      	beq.n	800832e <HAL_TIM_PWM_Start+0x2ea>
    {
      __HAL_TIM_ENABLE(htim);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f042 0201 	orr.w	r2, r2, #1
 800831a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800831c:	e007      	b.n	800832e <HAL_TIM_PWM_Start+0x2ea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f042 0201 	orr.w	r2, r2, #1
 800832c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}
 8008338:	40010000 	.word	0x40010000
 800833c:	40000400 	.word	0x40000400
 8008340:	40000800 	.word	0x40000800
 8008344:	40000c00 	.word	0x40000c00
 8008348:	40010400 	.word	0x40010400
 800834c:	40014000 	.word	0x40014000
 8008350:	40001800 	.word	0x40001800

08008354 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b086      	sub	sp, #24
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	e198      	b.n	800869a <HAL_TIM_Encoder_Init+0x346>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a7d      	ldr	r2, [pc, #500]	; (8008564 <HAL_TIM_Encoder_Init+0x210>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d027      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800837a:	d022      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a79      	ldr	r2, [pc, #484]	; (8008568 <HAL_TIM_Encoder_Init+0x214>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d01d      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a78      	ldr	r2, [pc, #480]	; (800856c <HAL_TIM_Encoder_Init+0x218>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d018      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	4a76      	ldr	r2, [pc, #472]	; (8008570 <HAL_TIM_Encoder_Init+0x21c>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d013      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	4a75      	ldr	r2, [pc, #468]	; (8008574 <HAL_TIM_Encoder_Init+0x220>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d00e      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a73      	ldr	r2, [pc, #460]	; (8008578 <HAL_TIM_Encoder_Init+0x224>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d009      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a72      	ldr	r2, [pc, #456]	; (800857c <HAL_TIM_Encoder_Init+0x228>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d004      	beq.n	80083c2 <HAL_TIM_Encoder_Init+0x6e>
 80083b8:	f640 31d1 	movw	r1, #3025	; 0xbd1
 80083bc:	4870      	ldr	r0, [pc, #448]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 80083be:	f7fa fde0 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d014      	beq.n	80083f4 <HAL_TIM_Encoder_Init+0xa0>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	2b10      	cmp	r3, #16
 80083d0:	d010      	beq.n	80083f4 <HAL_TIM_Encoder_Init+0xa0>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	2b20      	cmp	r3, #32
 80083d8:	d00c      	beq.n	80083f4 <HAL_TIM_Encoder_Init+0xa0>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	2b40      	cmp	r3, #64	; 0x40
 80083e0:	d008      	beq.n	80083f4 <HAL_TIM_Encoder_Init+0xa0>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	2b60      	cmp	r3, #96	; 0x60
 80083e8:	d004      	beq.n	80083f4 <HAL_TIM_Encoder_Init+0xa0>
 80083ea:	f640 31d2 	movw	r1, #3026	; 0xbd2
 80083ee:	4864      	ldr	r0, [pc, #400]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 80083f0:	f7fa fdc7 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00e      	beq.n	800841a <HAL_TIM_Encoder_Init+0xc6>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	691b      	ldr	r3, [r3, #16]
 8008400:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008404:	d009      	beq.n	800841a <HAL_TIM_Encoder_Init+0xc6>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800840e:	d004      	beq.n	800841a <HAL_TIM_Encoder_Init+0xc6>
 8008410:	f640 31d3 	movw	r1, #3027	; 0xbd3
 8008414:	485a      	ldr	r0, [pc, #360]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008416:	f7fa fdb4 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d008      	beq.n	8008434 <HAL_TIM_Encoder_Init+0xe0>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	2b80      	cmp	r3, #128	; 0x80
 8008428:	d004      	beq.n	8008434 <HAL_TIM_Encoder_Init+0xe0>
 800842a:	f640 31d4 	movw	r1, #3028	; 0xbd4
 800842e:	4854      	ldr	r0, [pc, #336]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008430:	f7fa fda7 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2b01      	cmp	r3, #1
 800843a:	d00c      	beq.n	8008456 <HAL_TIM_Encoder_Init+0x102>
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2b02      	cmp	r3, #2
 8008442:	d008      	beq.n	8008456 <HAL_TIM_Encoder_Init+0x102>
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	2b03      	cmp	r3, #3
 800844a:	d004      	beq.n	8008456 <HAL_TIM_Encoder_Init+0x102>
 800844c:	f640 31d5 	movw	r1, #3029	; 0xbd5
 8008450:	484b      	ldr	r0, [pc, #300]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008452:	f7fa fd96 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	2b01      	cmp	r3, #1
 800845c:	d00c      	beq.n	8008478 <HAL_TIM_Encoder_Init+0x124>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b02      	cmp	r3, #2
 8008464:	d008      	beq.n	8008478 <HAL_TIM_Encoder_Init+0x124>
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	2b03      	cmp	r3, #3
 800846c:	d004      	beq.n	8008478 <HAL_TIM_Encoder_Init+0x124>
 800846e:	f640 31d6 	movw	r1, #3030	; 0xbd6
 8008472:	4843      	ldr	r0, [pc, #268]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008474:	f7fa fd85 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	699b      	ldr	r3, [r3, #24]
 800847c:	2b01      	cmp	r3, #1
 800847e:	d00c      	beq.n	800849a <HAL_TIM_Encoder_Init+0x146>
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	2b02      	cmp	r3, #2
 8008486:	d008      	beq.n	800849a <HAL_TIM_Encoder_Init+0x146>
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	699b      	ldr	r3, [r3, #24]
 800848c:	2b03      	cmp	r3, #3
 800848e:	d004      	beq.n	800849a <HAL_TIM_Encoder_Init+0x146>
 8008490:	f640 31d7 	movw	r1, #3031	; 0xbd7
 8008494:	483a      	ldr	r0, [pc, #232]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008496:	f7fa fd74 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d008      	beq.n	80084b4 <HAL_TIM_Encoder_Init+0x160>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d004      	beq.n	80084b4 <HAL_TIM_Encoder_Init+0x160>
 80084aa:	f640 31d8 	movw	r1, #3032	; 0xbd8
 80084ae:	4834      	ldr	r0, [pc, #208]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 80084b0:	f7fa fd67 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	695b      	ldr	r3, [r3, #20]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d008      	beq.n	80084ce <HAL_TIM_Encoder_Init+0x17a>
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	695b      	ldr	r3, [r3, #20]
 80084c0:	2b02      	cmp	r3, #2
 80084c2:	d004      	beq.n	80084ce <HAL_TIM_Encoder_Init+0x17a>
 80084c4:	f640 31d9 	movw	r1, #3033	; 0xbd9
 80084c8:	482d      	ldr	r0, [pc, #180]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 80084ca:	f7fa fd5a 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d010      	beq.n	80084f8 <HAL_TIM_Encoder_Init+0x1a4>
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	2b04      	cmp	r3, #4
 80084dc:	d00c      	beq.n	80084f8 <HAL_TIM_Encoder_Init+0x1a4>
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	2b08      	cmp	r3, #8
 80084e4:	d008      	beq.n	80084f8 <HAL_TIM_Encoder_Init+0x1a4>
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	2b0c      	cmp	r3, #12
 80084ec:	d004      	beq.n	80084f8 <HAL_TIM_Encoder_Init+0x1a4>
 80084ee:	f640 31da 	movw	r1, #3034	; 0xbda
 80084f2:	4823      	ldr	r0, [pc, #140]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 80084f4:	f7fa fd45 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	69db      	ldr	r3, [r3, #28]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d010      	beq.n	8008522 <HAL_TIM_Encoder_Init+0x1ce>
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	69db      	ldr	r3, [r3, #28]
 8008504:	2b04      	cmp	r3, #4
 8008506:	d00c      	beq.n	8008522 <HAL_TIM_Encoder_Init+0x1ce>
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	69db      	ldr	r3, [r3, #28]
 800850c:	2b08      	cmp	r3, #8
 800850e:	d008      	beq.n	8008522 <HAL_TIM_Encoder_Init+0x1ce>
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	69db      	ldr	r3, [r3, #28]
 8008514:	2b0c      	cmp	r3, #12
 8008516:	d004      	beq.n	8008522 <HAL_TIM_Encoder_Init+0x1ce>
 8008518:	f640 31db 	movw	r1, #3035	; 0xbdb
 800851c:	4818      	ldr	r0, [pc, #96]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 800851e:	f7fa fd30 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	2b0f      	cmp	r3, #15
 8008528:	d904      	bls.n	8008534 <HAL_TIM_Encoder_Init+0x1e0>
 800852a:	f640 31dc 	movw	r1, #3036	; 0xbdc
 800852e:	4814      	ldr	r0, [pc, #80]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008530:	f7fa fd27 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	2b0f      	cmp	r3, #15
 800853a:	d904      	bls.n	8008546 <HAL_TIM_Encoder_Init+0x1f2>
 800853c:	f640 31dd 	movw	r1, #3037	; 0xbdd
 8008540:	480f      	ldr	r0, [pc, #60]	; (8008580 <HAL_TIM_Encoder_Init+0x22c>)
 8008542:	f7fa fd1e 	bl	8002f82 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800854c:	b2db      	uxtb	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d118      	bne.n	8008584 <HAL_TIM_Encoder_Init+0x230>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7fb f814 	bl	8003588 <HAL_TIM_Encoder_MspInit>
 8008560:	e010      	b.n	8008584 <HAL_TIM_Encoder_Init+0x230>
 8008562:	bf00      	nop
 8008564:	40010000 	.word	0x40010000
 8008568:	40000400 	.word	0x40000400
 800856c:	40000800 	.word	0x40000800
 8008570:	40000c00 	.word	0x40000c00
 8008574:	40010400 	.word	0x40010400
 8008578:	40014000 	.word	0x40014000
 800857c:	40001800 	.word	0x40001800
 8008580:	080108a0 	.word	0x080108a0
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2202      	movs	r2, #2
 8008588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	6812      	ldr	r2, [r2, #0]
 8008596:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800859a:	f023 0307 	bic.w	r3, r3, #7
 800859e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3304      	adds	r3, #4
 80085a8:	4619      	mov	r1, r3
 80085aa:	4610      	mov	r0, r2
 80085ac:	f000 ff02 	bl	80093b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	699b      	ldr	r3, [r3, #24]
 80085be:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	6a1b      	ldr	r3, [r3, #32]
 80085c6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	697a      	ldr	r2, [r7, #20]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d8:	f023 0303 	bic.w	r3, r3, #3
 80085dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	689a      	ldr	r2, [r3, #8]
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	699b      	ldr	r3, [r3, #24]
 80085e6:	021b      	lsls	r3, r3, #8
 80085e8:	4313      	orrs	r3, r2
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80085f6:	f023 030c 	bic.w	r3, r3, #12
 80085fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008602:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	68da      	ldr	r2, [r3, #12]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	69db      	ldr	r3, [r3, #28]
 8008610:	021b      	lsls	r3, r3, #8
 8008612:	4313      	orrs	r3, r2
 8008614:	693a      	ldr	r2, [r7, #16]
 8008616:	4313      	orrs	r3, r2
 8008618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	011a      	lsls	r2, r3, #4
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	6a1b      	ldr	r3, [r3, #32]
 8008624:	031b      	lsls	r3, r3, #12
 8008626:	4313      	orrs	r3, r2
 8008628:	693a      	ldr	r2, [r7, #16]
 800862a:	4313      	orrs	r3, r2
 800862c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008634:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800863c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	011b      	lsls	r3, r3, #4
 8008648:	4313      	orrs	r3, r2
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4313      	orrs	r3, r2
 800864e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68fa      	ldr	r2, [r7, #12]
 8008666:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3718      	adds	r7, #24
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop

080086a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b082      	sub	sp, #8
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f003 0302 	and.w	r3, r3, #2
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	d122      	bne.n	8008700 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	f003 0302 	and.w	r3, r3, #2
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d11b      	bne.n	8008700 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f06f 0202 	mvn.w	r2, #2
 80086d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	699b      	ldr	r3, [r3, #24]
 80086de:	f003 0303 	and.w	r3, r3, #3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d003      	beq.n	80086ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 fe46 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 80086ec:	e005      	b.n	80086fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fe38 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 fe49 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	691b      	ldr	r3, [r3, #16]
 8008706:	f003 0304 	and.w	r3, r3, #4
 800870a:	2b04      	cmp	r3, #4
 800870c:	d122      	bne.n	8008754 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f003 0304 	and.w	r3, r3, #4
 8008718:	2b04      	cmp	r3, #4
 800871a:	d11b      	bne.n	8008754 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0204 	mvn.w	r2, #4
 8008724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2202      	movs	r2, #2
 800872a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008736:	2b00      	cmp	r3, #0
 8008738:	d003      	beq.n	8008742 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 fe1c 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 8008740:	e005      	b.n	800874e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fe0e 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 fe1f 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	691b      	ldr	r3, [r3, #16]
 800875a:	f003 0308 	and.w	r3, r3, #8
 800875e:	2b08      	cmp	r3, #8
 8008760:	d122      	bne.n	80087a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68db      	ldr	r3, [r3, #12]
 8008768:	f003 0308 	and.w	r3, r3, #8
 800876c:	2b08      	cmp	r3, #8
 800876e:	d11b      	bne.n	80087a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f06f 0208 	mvn.w	r2, #8
 8008778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2204      	movs	r2, #4
 800877e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	69db      	ldr	r3, [r3, #28]
 8008786:	f003 0303 	and.w	r3, r3, #3
 800878a:	2b00      	cmp	r3, #0
 800878c:	d003      	beq.n	8008796 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 fdf2 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 8008794:	e005      	b.n	80087a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fde4 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 fdf5 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	f003 0310 	and.w	r3, r3, #16
 80087b2:	2b10      	cmp	r3, #16
 80087b4:	d122      	bne.n	80087fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	f003 0310 	and.w	r3, r3, #16
 80087c0:	2b10      	cmp	r3, #16
 80087c2:	d11b      	bne.n	80087fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	f06f 0210 	mvn.w	r2, #16
 80087cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2208      	movs	r2, #8
 80087d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	69db      	ldr	r3, [r3, #28]
 80087da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d003      	beq.n	80087ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 fdc8 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 80087e8:	e005      	b.n	80087f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f000 fdba 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fdcb 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	691b      	ldr	r3, [r3, #16]
 8008802:	f003 0301 	and.w	r3, r3, #1
 8008806:	2b01      	cmp	r3, #1
 8008808:	d10e      	bne.n	8008828 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	68db      	ldr	r3, [r3, #12]
 8008810:	f003 0301 	and.w	r3, r3, #1
 8008814:	2b01      	cmp	r3, #1
 8008816:	d107      	bne.n	8008828 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f06f 0201 	mvn.w	r2, #1
 8008820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7f8 fcf4 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	691b      	ldr	r3, [r3, #16]
 800882e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008832:	2b80      	cmp	r3, #128	; 0x80
 8008834:	d10e      	bne.n	8008854 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008840:	2b80      	cmp	r3, #128	; 0x80
 8008842:	d107      	bne.n	8008854 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800884c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f001 fb5c 	bl	8009f0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	691b      	ldr	r3, [r3, #16]
 800885a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885e:	2b40      	cmp	r3, #64	; 0x40
 8008860:	d10e      	bne.n	8008880 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68db      	ldr	r3, [r3, #12]
 8008868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800886c:	2b40      	cmp	r3, #64	; 0x40
 800886e:	d107      	bne.n	8008880 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fd90 	bl	80093a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	691b      	ldr	r3, [r3, #16]
 8008886:	f003 0320 	and.w	r3, r3, #32
 800888a:	2b20      	cmp	r3, #32
 800888c:	d10e      	bne.n	80088ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	68db      	ldr	r3, [r3, #12]
 8008894:	f003 0320 	and.w	r3, r3, #32
 8008898:	2b20      	cmp	r3, #32
 800889a:	d107      	bne.n	80088ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f06f 0220 	mvn.w	r2, #32
 80088a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f001 fb26 	bl	8009ef8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80088ac:	bf00      	nop
 80088ae:	3708      	adds	r7, #8
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b086      	sub	sp, #24
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088c0:	2300      	movs	r3, #0
 80088c2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d010      	beq.n	80088ec <HAL_TIM_PWM_ConfigChannel+0x38>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b04      	cmp	r3, #4
 80088ce:	d00d      	beq.n	80088ec <HAL_TIM_PWM_ConfigChannel+0x38>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2b08      	cmp	r3, #8
 80088d4:	d00a      	beq.n	80088ec <HAL_TIM_PWM_ConfigChannel+0x38>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2b0c      	cmp	r3, #12
 80088da:	d007      	beq.n	80088ec <HAL_TIM_PWM_ConfigChannel+0x38>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2b3c      	cmp	r3, #60	; 0x3c
 80088e0:	d004      	beq.n	80088ec <HAL_TIM_PWM_ConfigChannel+0x38>
 80088e2:	f241 0177 	movw	r1, #4215	; 0x1077
 80088e6:	4883      	ldr	r0, [pc, #524]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 80088e8:	f7fa fb4b 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b60      	cmp	r3, #96	; 0x60
 80088f2:	d008      	beq.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x52>
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b70      	cmp	r3, #112	; 0x70
 80088fa:	d004      	beq.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x52>
 80088fc:	f241 0178 	movw	r1, #4216	; 0x1078
 8008900:	487c      	ldr	r0, [pc, #496]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008902:	f7fa fb3e 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d008      	beq.n	8008920 <HAL_TIM_PWM_ConfigChannel+0x6c>
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	2b02      	cmp	r3, #2
 8008914:	d004      	beq.n	8008920 <HAL_TIM_PWM_ConfigChannel+0x6c>
 8008916:	f241 0179 	movw	r1, #4217	; 0x1079
 800891a:	4876      	ldr	r0, [pc, #472]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 800891c:	f7fa fb31 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d008      	beq.n	800893a <HAL_TIM_PWM_ConfigChannel+0x86>
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	691b      	ldr	r3, [r3, #16]
 800892c:	2b04      	cmp	r3, #4
 800892e:	d004      	beq.n	800893a <HAL_TIM_PWM_ConfigChannel+0x86>
 8008930:	f241 017a 	movw	r1, #4218	; 0x107a
 8008934:	486f      	ldr	r0, [pc, #444]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008936:	f7fa fb24 	bl	8002f82 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008940:	2b01      	cmp	r3, #1
 8008942:	d101      	bne.n	8008948 <HAL_TIM_PWM_ConfigChannel+0x94>
 8008944:	2302      	movs	r3, #2
 8008946:	e17c      	b.n	8008c42 <HAL_TIM_PWM_ConfigChannel+0x38e>
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2201      	movs	r2, #1
 800894c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b0c      	cmp	r3, #12
 8008954:	f200 816d 	bhi.w	8008c32 <HAL_TIM_PWM_ConfigChannel+0x37e>
 8008958:	a201      	add	r2, pc, #4	; (adr r2, 8008960 <HAL_TIM_PWM_ConfigChannel+0xac>)
 800895a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895e:	bf00      	nop
 8008960:	08008995 	.word	0x08008995
 8008964:	08008c33 	.word	0x08008c33
 8008968:	08008c33 	.word	0x08008c33
 800896c:	08008c33 	.word	0x08008c33
 8008970:	08008a57 	.word	0x08008a57
 8008974:	08008c33 	.word	0x08008c33
 8008978:	08008c33 	.word	0x08008c33
 800897c:	08008c33 	.word	0x08008c33
 8008980:	08008b25 	.word	0x08008b25
 8008984:	08008c33 	.word	0x08008c33
 8008988:	08008c33 	.word	0x08008c33
 800898c:	08008c33 	.word	0x08008c33
 8008990:	08008bab 	.word	0x08008bab
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a57      	ldr	r2, [pc, #348]	; (8008af8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d03b      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089a6:	d036      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a53      	ldr	r2, [pc, #332]	; (8008afc <HAL_TIM_PWM_ConfigChannel+0x248>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d031      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	4a52      	ldr	r2, [pc, #328]	; (8008b00 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 80089b8:	4293      	cmp	r3, r2
 80089ba:	d02c      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a50      	ldr	r2, [pc, #320]	; (8008b04 <HAL_TIM_PWM_ConfigChannel+0x250>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d027      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	4a4f      	ldr	r2, [pc, #316]	; (8008b08 <HAL_TIM_PWM_ConfigChannel+0x254>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d022      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a4d      	ldr	r2, [pc, #308]	; (8008b0c <HAL_TIM_PWM_ConfigChannel+0x258>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d01d      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a4c      	ldr	r2, [pc, #304]	; (8008b10 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d018      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a4a      	ldr	r2, [pc, #296]	; (8008b14 <HAL_TIM_PWM_ConfigChannel+0x260>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d013      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a49      	ldr	r2, [pc, #292]	; (8008b18 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d00e      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a47      	ldr	r2, [pc, #284]	; (8008b1c <HAL_TIM_PWM_ConfigChannel+0x268>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d009      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a46      	ldr	r2, [pc, #280]	; (8008b20 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d004      	beq.n	8008a16 <HAL_TIM_PWM_ConfigChannel+0x162>
 8008a0c:	f241 0184 	movw	r1, #4228	; 0x1084
 8008a10:	4838      	ldr	r0, [pc, #224]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008a12:	f7fa fab6 	bl	8002f82 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68b9      	ldr	r1, [r7, #8]
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f000 fd69 	bl	80094f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	699a      	ldr	r2, [r3, #24]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f042 0208 	orr.w	r2, r2, #8
 8008a30:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	699a      	ldr	r2, [r3, #24]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f022 0204 	bic.w	r2, r2, #4
 8008a40:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	6999      	ldr	r1, [r3, #24]
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	691a      	ldr	r2, [r3, #16]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	430a      	orrs	r2, r1
 8008a52:	619a      	str	r2, [r3, #24]
      break;
 8008a54:	e0f0      	b.n	8008c38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a27      	ldr	r2, [pc, #156]	; (8008af8 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d027      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a68:	d022      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	4a23      	ldr	r2, [pc, #140]	; (8008afc <HAL_TIM_PWM_ConfigChannel+0x248>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d01d      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a21      	ldr	r2, [pc, #132]	; (8008b00 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d018      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4a20      	ldr	r2, [pc, #128]	; (8008b04 <HAL_TIM_PWM_ConfigChannel+0x250>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d013      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4a1e      	ldr	r2, [pc, #120]	; (8008b08 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d00e      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a1d      	ldr	r2, [pc, #116]	; (8008b0c <HAL_TIM_PWM_ConfigChannel+0x258>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d009      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a1d      	ldr	r2, [pc, #116]	; (8008b18 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d004      	beq.n	8008ab0 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8008aa6:	f241 0195 	movw	r1, #4245	; 0x1095
 8008aaa:	4812      	ldr	r0, [pc, #72]	; (8008af4 <HAL_TIM_PWM_ConfigChannel+0x240>)
 8008aac:	f7fa fa69 	bl	8002f82 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	68b9      	ldr	r1, [r7, #8]
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 fdb6 	bl	8009628 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	699a      	ldr	r2, [r3, #24]
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008aca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	699a      	ldr	r2, [r3, #24]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ada:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6999      	ldr	r1, [r3, #24]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	691b      	ldr	r3, [r3, #16]
 8008ae6:	021a      	lsls	r2, r3, #8
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	430a      	orrs	r2, r1
 8008aee:	619a      	str	r2, [r3, #24]
      break;
 8008af0:	e0a2      	b.n	8008c38 <HAL_TIM_PWM_ConfigChannel+0x384>
 8008af2:	bf00      	nop
 8008af4:	080108a0 	.word	0x080108a0
 8008af8:	40010000 	.word	0x40010000
 8008afc:	40000400 	.word	0x40000400
 8008b00:	40000800 	.word	0x40000800
 8008b04:	40000c00 	.word	0x40000c00
 8008b08:	40010400 	.word	0x40010400
 8008b0c:	40014000 	.word	0x40014000
 8008b10:	40014400 	.word	0x40014400
 8008b14:	40014800 	.word	0x40014800
 8008b18:	40001800 	.word	0x40001800
 8008b1c:	40001c00 	.word	0x40001c00
 8008b20:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a48      	ldr	r2, [pc, #288]	; (8008c4c <HAL_TIM_PWM_ConfigChannel+0x398>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d01d      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b36:	d018      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a44      	ldr	r2, [pc, #272]	; (8008c50 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d013      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a43      	ldr	r2, [pc, #268]	; (8008c54 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d00e      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a41      	ldr	r2, [pc, #260]	; (8008c58 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d009      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a40      	ldr	r2, [pc, #256]	; (8008c5c <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d004      	beq.n	8008b6a <HAL_TIM_PWM_ConfigChannel+0x2b6>
 8008b60:	f241 01a6 	movw	r1, #4262	; 0x10a6
 8008b64:	483e      	ldr	r0, [pc, #248]	; (8008c60 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8008b66:	f7fa fa0c 	bl	8002f82 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	68b9      	ldr	r1, [r7, #8]
 8008b70:	4618      	mov	r0, r3
 8008b72:	f000 fdf7 	bl	8009764 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	69da      	ldr	r2, [r3, #28]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f042 0208 	orr.w	r2, r2, #8
 8008b84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69da      	ldr	r2, [r3, #28]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f022 0204 	bic.w	r2, r2, #4
 8008b94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	69d9      	ldr	r1, [r3, #28]
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	691a      	ldr	r2, [r3, #16]
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	430a      	orrs	r2, r1
 8008ba6:	61da      	str	r2, [r3, #28]
      break;
 8008ba8:	e046      	b.n	8008c38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a27      	ldr	r2, [pc, #156]	; (8008c4c <HAL_TIM_PWM_ConfigChannel+0x398>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d01d      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bbc:	d018      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a23      	ldr	r2, [pc, #140]	; (8008c50 <HAL_TIM_PWM_ConfigChannel+0x39c>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d013      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a21      	ldr	r2, [pc, #132]	; (8008c54 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d00e      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a20      	ldr	r2, [pc, #128]	; (8008c58 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d009      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a1e      	ldr	r2, [pc, #120]	; (8008c5c <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d004      	beq.n	8008bf0 <HAL_TIM_PWM_ConfigChannel+0x33c>
 8008be6:	f241 01b7 	movw	r1, #4279	; 0x10b7
 8008bea:	481d      	ldr	r0, [pc, #116]	; (8008c60 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 8008bec:	f7fa f9c9 	bl	8002f82 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68b9      	ldr	r1, [r7, #8]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f000 fe52 	bl	80098a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	69da      	ldr	r2, [r3, #28]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c0a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	69da      	ldr	r2, [r3, #28]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c1a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	69d9      	ldr	r1, [r3, #28]
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	021a      	lsls	r2, r3, #8
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	430a      	orrs	r2, r1
 8008c2e:	61da      	str	r2, [r3, #28]
      break;
 8008c30:	e002      	b.n	8008c38 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      status = HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	75fb      	strb	r3, [r7, #23]
      break;
 8008c36:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	40010000 	.word	0x40010000
 8008c50:	40000400 	.word	0x40000400
 8008c54:	40000800 	.word	0x40000800
 8008c58:	40000c00 	.word	0x40000c00
 8008c5c:	40010400 	.word	0x40010400
 8008c60:	080108a0 	.word	0x080108a0

08008c64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b084      	sub	sp, #16
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d101      	bne.n	8008c80 <HAL_TIM_ConfigClockSource+0x1c>
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	e35c      	b.n	800933a <HAL_TIM_ConfigClockSource+0x6d6>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2202      	movs	r2, #2
 8008c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c98:	d029      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ca2:	d024      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d020      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2b10      	cmp	r3, #16
 8008cb2:	d01c      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b20      	cmp	r3, #32
 8008cba:	d018      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2b30      	cmp	r3, #48	; 0x30
 8008cc2:	d014      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	2b40      	cmp	r3, #64	; 0x40
 8008cca:	d010      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b50      	cmp	r3, #80	; 0x50
 8008cd2:	d00c      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	2b60      	cmp	r3, #96	; 0x60
 8008cda:	d008      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2b70      	cmp	r3, #112	; 0x70
 8008ce2:	d004      	beq.n	8008cee <HAL_TIM_ConfigClockSource+0x8a>
 8008ce4:	f241 41bb 	movw	r1, #5307	; 0x14bb
 8008ce8:	4893      	ldr	r0, [pc, #588]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008cea:	f7fa f94a 	bl	8002f82 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008cfc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d04:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	68ba      	ldr	r2, [r7, #8]
 8008d0c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d16:	f000 812b 	beq.w	8008f70 <HAL_TIM_ConfigClockSource+0x30c>
 8008d1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d1e:	f200 82ff 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d26:	d02e      	beq.n	8008d86 <HAL_TIM_ConfigClockSource+0x122>
 8008d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d2c:	f200 82f8 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d30:	2b70      	cmp	r3, #112	; 0x70
 8008d32:	f000 8082 	beq.w	8008e3a <HAL_TIM_ConfigClockSource+0x1d6>
 8008d36:	2b70      	cmp	r3, #112	; 0x70
 8008d38:	f200 82f2 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d3c:	2b60      	cmp	r3, #96	; 0x60
 8008d3e:	f000 81e8 	beq.w	8009112 <HAL_TIM_ConfigClockSource+0x4ae>
 8008d42:	2b60      	cmp	r3, #96	; 0x60
 8008d44:	f200 82ec 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d48:	2b50      	cmp	r3, #80	; 0x50
 8008d4a:	f000 8182 	beq.w	8009052 <HAL_TIM_ConfigClockSource+0x3ee>
 8008d4e:	2b50      	cmp	r3, #80	; 0x50
 8008d50:	f200 82e6 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d54:	2b40      	cmp	r3, #64	; 0x40
 8008d56:	f000 824d 	beq.w	80091f4 <HAL_TIM_ConfigClockSource+0x590>
 8008d5a:	2b40      	cmp	r3, #64	; 0x40
 8008d5c:	f200 82e0 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d60:	2b30      	cmp	r3, #48	; 0x30
 8008d62:	f000 82a7 	beq.w	80092b4 <HAL_TIM_ConfigClockSource+0x650>
 8008d66:	2b30      	cmp	r3, #48	; 0x30
 8008d68:	f200 82da 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d6c:	2b20      	cmp	r3, #32
 8008d6e:	f000 82a1 	beq.w	80092b4 <HAL_TIM_ConfigClockSource+0x650>
 8008d72:	2b20      	cmp	r3, #32
 8008d74:	f200 82d4 	bhi.w	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f000 829b 	beq.w	80092b4 <HAL_TIM_ConfigClockSource+0x650>
 8008d7e:	2b10      	cmp	r3, #16
 8008d80:	f000 8298 	beq.w	80092b4 <HAL_TIM_ConfigClockSource+0x650>
 8008d84:	e2cc      	b.n	8009320 <HAL_TIM_ConfigClockSource+0x6bc>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a6c      	ldr	r2, [pc, #432]	; (8008f3c <HAL_TIM_ConfigClockSource+0x2d8>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	f000 82ca 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d9a:	f000 82c4 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a67      	ldr	r2, [pc, #412]	; (8008f40 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	f000 82be 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4a65      	ldr	r2, [pc, #404]	; (8008f44 <HAL_TIM_ConfigClockSource+0x2e0>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	f000 82b8 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a63      	ldr	r2, [pc, #396]	; (8008f48 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	f000 82b2 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a61      	ldr	r2, [pc, #388]	; (8008f4c <HAL_TIM_ConfigClockSource+0x2e8>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	f000 82ac 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a5f      	ldr	r2, [pc, #380]	; (8008f50 <HAL_TIM_ConfigClockSource+0x2ec>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	f000 82a6 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a5d      	ldr	r2, [pc, #372]	; (8008f54 <HAL_TIM_ConfigClockSource+0x2f0>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	f000 82a0 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a5b      	ldr	r2, [pc, #364]	; (8008f58 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	f000 829a 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a59      	ldr	r2, [pc, #356]	; (8008f5c <HAL_TIM_ConfigClockSource+0x2f8>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	f000 8294 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a57      	ldr	r2, [pc, #348]	; (8008f60 <HAL_TIM_ConfigClockSource+0x2fc>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	f000 828e 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a55      	ldr	r2, [pc, #340]	; (8008f64 <HAL_TIM_ConfigClockSource+0x300>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	f000 8288 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a53      	ldr	r2, [pc, #332]	; (8008f68 <HAL_TIM_ConfigClockSource+0x304>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	f000 8282 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a51      	ldr	r2, [pc, #324]	; (8008f6c <HAL_TIM_ConfigClockSource+0x308>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	f000 827c 	beq.w	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
 8008e2e:	f241 41c7 	movw	r1, #5319	; 0x14c7
 8008e32:	4841      	ldr	r0, [pc, #260]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008e34:	f7fa f8a5 	bl	8002f82 <assert_failed>
      break;
 8008e38:	e275      	b.n	8009326 <HAL_TIM_ConfigClockSource+0x6c2>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a3f      	ldr	r2, [pc, #252]	; (8008f3c <HAL_TIM_ConfigClockSource+0x2d8>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	d027      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e4c:	d022      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	4a3b      	ldr	r2, [pc, #236]	; (8008f40 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	d01d      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4a39      	ldr	r2, [pc, #228]	; (8008f44 <HAL_TIM_ConfigClockSource+0x2e0>)
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d018      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a38      	ldr	r2, [pc, #224]	; (8008f48 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008e68:	4293      	cmp	r3, r2
 8008e6a:	d013      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a38      	ldr	r2, [pc, #224]	; (8008f54 <HAL_TIM_ConfigClockSource+0x2f0>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d00e      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a37      	ldr	r2, [pc, #220]	; (8008f58 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d009      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a37      	ldr	r2, [pc, #220]	; (8008f64 <HAL_TIM_ConfigClockSource+0x300>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d004      	beq.n	8008e94 <HAL_TIM_ConfigClockSource+0x230>
 8008e8a:	f241 41ce 	movw	r1, #5326	; 0x14ce
 8008e8e:	482a      	ldr	r0, [pc, #168]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008e90:	f7fa f877 	bl	8002f82 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d013      	beq.n	8008ec4 <HAL_TIM_ConfigClockSource+0x260>
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ea4:	d00e      	beq.n	8008ec4 <HAL_TIM_ConfigClockSource+0x260>
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008eae:	d009      	beq.n	8008ec4 <HAL_TIM_ConfigClockSource+0x260>
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	689b      	ldr	r3, [r3, #8]
 8008eb4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008eb8:	d004      	beq.n	8008ec4 <HAL_TIM_ConfigClockSource+0x260>
 8008eba:	f241 41d1 	movw	r1, #5329	; 0x14d1
 8008ebe:	481e      	ldr	r0, [pc, #120]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008ec0:	f7fa f85f 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ecc:	d014      	beq.n	8008ef8 <HAL_TIM_ConfigClockSource+0x294>
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	685b      	ldr	r3, [r3, #4]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d010      	beq.n	8008ef8 <HAL_TIM_ConfigClockSource+0x294>
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00c      	beq.n	8008ef8 <HAL_TIM_ConfigClockSource+0x294>
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d008      	beq.n	8008ef8 <HAL_TIM_ConfigClockSource+0x294>
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	685b      	ldr	r3, [r3, #4]
 8008eea:	2b0a      	cmp	r3, #10
 8008eec:	d004      	beq.n	8008ef8 <HAL_TIM_ConfigClockSource+0x294>
 8008eee:	f241 41d2 	movw	r1, #5330	; 0x14d2
 8008ef2:	4811      	ldr	r0, [pc, #68]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008ef4:	f7fa f845 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	2b0f      	cmp	r3, #15
 8008efe:	d904      	bls.n	8008f0a <HAL_TIM_ConfigClockSource+0x2a6>
 8008f00:	f241 41d3 	movw	r1, #5331	; 0x14d3
 8008f04:	480c      	ldr	r0, [pc, #48]	; (8008f38 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008f06:	f7fa f83c 	bl	8002f82 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6818      	ldr	r0, [r3, #0]
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	6899      	ldr	r1, [r3, #8]
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	685a      	ldr	r2, [r3, #4]
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	f000 fd9f 	bl	8009a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008f2c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	68ba      	ldr	r2, [r7, #8]
 8008f34:	609a      	str	r2, [r3, #8]
      break;
 8008f36:	e1f7      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
 8008f38:	080108a0 	.word	0x080108a0
 8008f3c:	40010000 	.word	0x40010000
 8008f40:	40000400 	.word	0x40000400
 8008f44:	40000800 	.word	0x40000800
 8008f48:	40000c00 	.word	0x40000c00
 8008f4c:	40001000 	.word	0x40001000
 8008f50:	40001400 	.word	0x40001400
 8008f54:	40010400 	.word	0x40010400
 8008f58:	40014000 	.word	0x40014000
 8008f5c:	40014400 	.word	0x40014400
 8008f60:	40014800 	.word	0x40014800
 8008f64:	40001800 	.word	0x40001800
 8008f68:	40001c00 	.word	0x40001c00
 8008f6c:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a97      	ldr	r2, [pc, #604]	; (80091d4 <HAL_TIM_ConfigClockSource+0x570>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d01d      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f82:	d018      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a93      	ldr	r2, [pc, #588]	; (80091d8 <HAL_TIM_ConfigClockSource+0x574>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d013      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a92      	ldr	r2, [pc, #584]	; (80091dc <HAL_TIM_ConfigClockSource+0x578>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d00e      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a90      	ldr	r2, [pc, #576]	; (80091e0 <HAL_TIM_ConfigClockSource+0x57c>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d009      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a8f      	ldr	r2, [pc, #572]	; (80091e4 <HAL_TIM_ConfigClockSource+0x580>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d004      	beq.n	8008fb6 <HAL_TIM_ConfigClockSource+0x352>
 8008fac:	f241 41e6 	movw	r1, #5350	; 0x14e6
 8008fb0:	488d      	ldr	r0, [pc, #564]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 8008fb2:	f7f9 ffe6 	bl	8002f82 <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	689b      	ldr	r3, [r3, #8]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d013      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x382>
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fc6:	d00e      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x382>
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	689b      	ldr	r3, [r3, #8]
 8008fcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008fd0:	d009      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x382>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	689b      	ldr	r3, [r3, #8]
 8008fd6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008fda:	d004      	beq.n	8008fe6 <HAL_TIM_ConfigClockSource+0x382>
 8008fdc:	f241 41e9 	movw	r1, #5353	; 0x14e9
 8008fe0:	4881      	ldr	r0, [pc, #516]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 8008fe2:	f7f9 ffce 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fee:	d014      	beq.n	800901a <HAL_TIM_ConfigClockSource+0x3b6>
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d010      	beq.n	800901a <HAL_TIM_ConfigClockSource+0x3b6>
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00c      	beq.n	800901a <HAL_TIM_ConfigClockSource+0x3b6>
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	2b02      	cmp	r3, #2
 8009006:	d008      	beq.n	800901a <HAL_TIM_ConfigClockSource+0x3b6>
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	2b0a      	cmp	r3, #10
 800900e:	d004      	beq.n	800901a <HAL_TIM_ConfigClockSource+0x3b6>
 8009010:	f241 41ea 	movw	r1, #5354	; 0x14ea
 8009014:	4874      	ldr	r0, [pc, #464]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 8009016:	f7f9 ffb4 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	2b0f      	cmp	r3, #15
 8009020:	d904      	bls.n	800902c <HAL_TIM_ConfigClockSource+0x3c8>
 8009022:	f241 41eb 	movw	r1, #5355	; 0x14eb
 8009026:	4870      	ldr	r0, [pc, #448]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 8009028:	f7f9 ffab 	bl	8002f82 <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6818      	ldr	r0, [r3, #0]
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	6899      	ldr	r1, [r3, #8]
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	685a      	ldr	r2, [r3, #4]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	f000 fd0e 	bl	8009a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	689a      	ldr	r2, [r3, #8]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800904e:	609a      	str	r2, [r3, #8]
      break;
 8009050:	e16a      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a5f      	ldr	r2, [pc, #380]	; (80091d4 <HAL_TIM_ConfigClockSource+0x570>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d027      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009064:	d022      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a5b      	ldr	r2, [pc, #364]	; (80091d8 <HAL_TIM_ConfigClockSource+0x574>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d01d      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a59      	ldr	r2, [pc, #356]	; (80091dc <HAL_TIM_ConfigClockSource+0x578>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d018      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a58      	ldr	r2, [pc, #352]	; (80091e0 <HAL_TIM_ConfigClockSource+0x57c>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d013      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a56      	ldr	r2, [pc, #344]	; (80091e4 <HAL_TIM_ConfigClockSource+0x580>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d00e      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a56      	ldr	r2, [pc, #344]	; (80091ec <HAL_TIM_ConfigClockSource+0x588>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d009      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a54      	ldr	r2, [pc, #336]	; (80091f0 <HAL_TIM_ConfigClockSource+0x58c>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d004      	beq.n	80090ac <HAL_TIM_ConfigClockSource+0x448>
 80090a2:	f241 41fa 	movw	r1, #5370	; 0x14fa
 80090a6:	4850      	ldr	r0, [pc, #320]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 80090a8:	f7f9 ff6b 	bl	8002f82 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090b4:	d014      	beq.n	80090e0 <HAL_TIM_ConfigClockSource+0x47c>
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d010      	beq.n	80090e0 <HAL_TIM_ConfigClockSource+0x47c>
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d00c      	beq.n	80090e0 <HAL_TIM_ConfigClockSource+0x47c>
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	2b02      	cmp	r3, #2
 80090cc:	d008      	beq.n	80090e0 <HAL_TIM_ConfigClockSource+0x47c>
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	2b0a      	cmp	r3, #10
 80090d4:	d004      	beq.n	80090e0 <HAL_TIM_ConfigClockSource+0x47c>
 80090d6:	f241 41fd 	movw	r1, #5373	; 0x14fd
 80090da:	4843      	ldr	r0, [pc, #268]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 80090dc:	f7f9 ff51 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	2b0f      	cmp	r3, #15
 80090e6:	d904      	bls.n	80090f2 <HAL_TIM_ConfigClockSource+0x48e>
 80090e8:	f241 41fe 	movw	r1, #5374	; 0x14fe
 80090ec:	483e      	ldr	r0, [pc, #248]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 80090ee:	f7f9 ff48 	bl	8002f82 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6818      	ldr	r0, [r3, #0]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	6859      	ldr	r1, [r3, #4]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	461a      	mov	r2, r3
 8009100:	f000 fc32 	bl	8009968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2150      	movs	r1, #80	; 0x50
 800910a:	4618      	mov	r0, r3
 800910c:	f000 fc8b 	bl	8009a26 <TIM_ITRx_SetConfig>
      break;
 8009110:	e10a      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a2f      	ldr	r2, [pc, #188]	; (80091d4 <HAL_TIM_ConfigClockSource+0x570>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d027      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009124:	d022      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a2b      	ldr	r2, [pc, #172]	; (80091d8 <HAL_TIM_ConfigClockSource+0x574>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d01d      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	4a29      	ldr	r2, [pc, #164]	; (80091dc <HAL_TIM_ConfigClockSource+0x578>)
 8009136:	4293      	cmp	r3, r2
 8009138:	d018      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	4a28      	ldr	r2, [pc, #160]	; (80091e0 <HAL_TIM_ConfigClockSource+0x57c>)
 8009140:	4293      	cmp	r3, r2
 8009142:	d013      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a26      	ldr	r2, [pc, #152]	; (80091e4 <HAL_TIM_ConfigClockSource+0x580>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d00e      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	4a26      	ldr	r2, [pc, #152]	; (80091ec <HAL_TIM_ConfigClockSource+0x588>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d009      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a24      	ldr	r2, [pc, #144]	; (80091f0 <HAL_TIM_ConfigClockSource+0x58c>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d004      	beq.n	800916c <HAL_TIM_ConfigClockSource+0x508>
 8009162:	f241 510a 	movw	r1, #5386	; 0x150a
 8009166:	4820      	ldr	r0, [pc, #128]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 8009168:	f7f9 ff0b 	bl	8002f82 <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009174:	d014      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0x53c>
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d010      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0x53c>
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00c      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0x53c>
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	2b02      	cmp	r3, #2
 800918c:	d008      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0x53c>
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	2b0a      	cmp	r3, #10
 8009194:	d004      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0x53c>
 8009196:	f241 510d 	movw	r1, #5389	; 0x150d
 800919a:	4813      	ldr	r0, [pc, #76]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 800919c:	f7f9 fef1 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	68db      	ldr	r3, [r3, #12]
 80091a4:	2b0f      	cmp	r3, #15
 80091a6:	d904      	bls.n	80091b2 <HAL_TIM_ConfigClockSource+0x54e>
 80091a8:	f241 510e 	movw	r1, #5390	; 0x150e
 80091ac:	480e      	ldr	r0, [pc, #56]	; (80091e8 <HAL_TIM_ConfigClockSource+0x584>)
 80091ae:	f7f9 fee8 	bl	8002f82 <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	6818      	ldr	r0, [r3, #0]
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	6859      	ldr	r1, [r3, #4]
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	461a      	mov	r2, r3
 80091c0:	f000 fc01 	bl	80099c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	2160      	movs	r1, #96	; 0x60
 80091ca:	4618      	mov	r0, r3
 80091cc:	f000 fc2b 	bl	8009a26 <TIM_ITRx_SetConfig>
      break;
 80091d0:	e0aa      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
 80091d2:	bf00      	nop
 80091d4:	40010000 	.word	0x40010000
 80091d8:	40000400 	.word	0x40000400
 80091dc:	40000800 	.word	0x40000800
 80091e0:	40000c00 	.word	0x40000c00
 80091e4:	40010400 	.word	0x40010400
 80091e8:	080108a0 	.word	0x080108a0
 80091ec:	40014000 	.word	0x40014000
 80091f0:	40001800 	.word	0x40001800
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a52      	ldr	r2, [pc, #328]	; (8009344 <HAL_TIM_ConfigClockSource+0x6e0>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d027      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009206:	d022      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a4e      	ldr	r2, [pc, #312]	; (8009348 <HAL_TIM_ConfigClockSource+0x6e4>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d01d      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a4d      	ldr	r2, [pc, #308]	; (800934c <HAL_TIM_ConfigClockSource+0x6e8>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d018      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a4b      	ldr	r2, [pc, #300]	; (8009350 <HAL_TIM_ConfigClockSource+0x6ec>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d013      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a4a      	ldr	r2, [pc, #296]	; (8009354 <HAL_TIM_ConfigClockSource+0x6f0>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d00e      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a48      	ldr	r2, [pc, #288]	; (8009358 <HAL_TIM_ConfigClockSource+0x6f4>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d009      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a47      	ldr	r2, [pc, #284]	; (800935c <HAL_TIM_ConfigClockSource+0x6f8>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d004      	beq.n	800924e <HAL_TIM_ConfigClockSource+0x5ea>
 8009244:	f241 511a 	movw	r1, #5402	; 0x151a
 8009248:	4845      	ldr	r0, [pc, #276]	; (8009360 <HAL_TIM_ConfigClockSource+0x6fc>)
 800924a:	f7f9 fe9a 	bl	8002f82 <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009256:	d014      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0x61e>
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d010      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0x61e>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d00c      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0x61e>
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	2b02      	cmp	r3, #2
 800926e:	d008      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0x61e>
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	2b0a      	cmp	r3, #10
 8009276:	d004      	beq.n	8009282 <HAL_TIM_ConfigClockSource+0x61e>
 8009278:	f241 511d 	movw	r1, #5405	; 0x151d
 800927c:	4838      	ldr	r0, [pc, #224]	; (8009360 <HAL_TIM_ConfigClockSource+0x6fc>)
 800927e:	f7f9 fe80 	bl	8002f82 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	2b0f      	cmp	r3, #15
 8009288:	d904      	bls.n	8009294 <HAL_TIM_ConfigClockSource+0x630>
 800928a:	f241 511e 	movw	r1, #5406	; 0x151e
 800928e:	4834      	ldr	r0, [pc, #208]	; (8009360 <HAL_TIM_ConfigClockSource+0x6fc>)
 8009290:	f7f9 fe77 	bl	8002f82 <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6818      	ldr	r0, [r3, #0]
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	6859      	ldr	r1, [r3, #4]
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	68db      	ldr	r3, [r3, #12]
 80092a0:	461a      	mov	r2, r3
 80092a2:	f000 fb61 	bl	8009968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2140      	movs	r1, #64	; 0x40
 80092ac:	4618      	mov	r0, r3
 80092ae:	f000 fbba 	bl	8009a26 <TIM_ITRx_SetConfig>
      break;
 80092b2:	e039      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a22      	ldr	r2, [pc, #136]	; (8009344 <HAL_TIM_ConfigClockSource+0x6e0>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d027      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092c6:	d022      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a1e      	ldr	r2, [pc, #120]	; (8009348 <HAL_TIM_ConfigClockSource+0x6e4>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d01d      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a1d      	ldr	r2, [pc, #116]	; (800934c <HAL_TIM_ConfigClockSource+0x6e8>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d018      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a1b      	ldr	r2, [pc, #108]	; (8009350 <HAL_TIM_ConfigClockSource+0x6ec>)
 80092e2:	4293      	cmp	r3, r2
 80092e4:	d013      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4a1a      	ldr	r2, [pc, #104]	; (8009354 <HAL_TIM_ConfigClockSource+0x6f0>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d00e      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a18      	ldr	r2, [pc, #96]	; (8009358 <HAL_TIM_ConfigClockSource+0x6f4>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d009      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a17      	ldr	r2, [pc, #92]	; (800935c <HAL_TIM_ConfigClockSource+0x6f8>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d004      	beq.n	800930e <HAL_TIM_ConfigClockSource+0x6aa>
 8009304:	f241 512d 	movw	r1, #5421	; 0x152d
 8009308:	4815      	ldr	r0, [pc, #84]	; (8009360 <HAL_TIM_ConfigClockSource+0x6fc>)
 800930a:	f7f9 fe3a 	bl	8002f82 <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4619      	mov	r1, r3
 8009318:	4610      	mov	r0, r2
 800931a:	f000 fb84 	bl	8009a26 <TIM_ITRx_SetConfig>
      break;
 800931e:	e003      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
    }

    default:
      status = HAL_ERROR;
 8009320:	2301      	movs	r3, #1
 8009322:	73fb      	strb	r3, [r7, #15]
      break;
 8009324:	e000      	b.n	8009328 <HAL_TIM_ConfigClockSource+0x6c4>
      break;
 8009326:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009338:	7bfb      	ldrb	r3, [r7, #15]
}
 800933a:	4618      	mov	r0, r3
 800933c:	3710      	adds	r7, #16
 800933e:	46bd      	mov	sp, r7
 8009340:	bd80      	pop	{r7, pc}
 8009342:	bf00      	nop
 8009344:	40010000 	.word	0x40010000
 8009348:	40000400 	.word	0x40000400
 800934c:	40000800 	.word	0x40000800
 8009350:	40000c00 	.word	0x40000c00
 8009354:	40010400 	.word	0x40010400
 8009358:	40014000 	.word	0x40014000
 800935c:	40001800 	.word	0x40001800
 8009360:	080108a0 	.word	0x080108a0

08009364 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800936c:	bf00      	nop
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093a8:	bf00      	nop
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a40      	ldr	r2, [pc, #256]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d013      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d2:	d00f      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a3d      	ldr	r2, [pc, #244]	; (80094cc <TIM_Base_SetConfig+0x118>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d00b      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a3c      	ldr	r2, [pc, #240]	; (80094d0 <TIM_Base_SetConfig+0x11c>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d007      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a3b      	ldr	r2, [pc, #236]	; (80094d4 <TIM_Base_SetConfig+0x120>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d003      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a3a      	ldr	r2, [pc, #232]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d108      	bne.n	8009406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	4313      	orrs	r3, r2
 8009404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a2f      	ldr	r2, [pc, #188]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d02b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009414:	d027      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a2c      	ldr	r2, [pc, #176]	; (80094cc <TIM_Base_SetConfig+0x118>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d023      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a2b      	ldr	r2, [pc, #172]	; (80094d0 <TIM_Base_SetConfig+0x11c>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d01f      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a2a      	ldr	r2, [pc, #168]	; (80094d4 <TIM_Base_SetConfig+0x120>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d01b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a29      	ldr	r2, [pc, #164]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d017      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a28      	ldr	r2, [pc, #160]	; (80094dc <TIM_Base_SetConfig+0x128>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d013      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a27      	ldr	r2, [pc, #156]	; (80094e0 <TIM_Base_SetConfig+0x12c>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00f      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a26      	ldr	r2, [pc, #152]	; (80094e4 <TIM_Base_SetConfig+0x130>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d00b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a25      	ldr	r2, [pc, #148]	; (80094e8 <TIM_Base_SetConfig+0x134>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d007      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a24      	ldr	r2, [pc, #144]	; (80094ec <TIM_Base_SetConfig+0x138>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d003      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a23      	ldr	r2, [pc, #140]	; (80094f0 <TIM_Base_SetConfig+0x13c>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d108      	bne.n	8009478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800946c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	4313      	orrs	r3, r2
 8009476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	695b      	ldr	r3, [r3, #20]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a0a      	ldr	r2, [pc, #40]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d003      	beq.n	80094ac <TIM_Base_SetConfig+0xf8>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a0c      	ldr	r2, [pc, #48]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d103      	bne.n	80094b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	691a      	ldr	r2, [r3, #16]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	615a      	str	r2, [r3, #20]
}
 80094ba:	bf00      	nop
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	40010000 	.word	0x40010000
 80094cc:	40000400 	.word	0x40000400
 80094d0:	40000800 	.word	0x40000800
 80094d4:	40000c00 	.word	0x40000c00
 80094d8:	40010400 	.word	0x40010400
 80094dc:	40014000 	.word	0x40014000
 80094e0:	40014400 	.word	0x40014400
 80094e4:	40014800 	.word	0x40014800
 80094e8:	40001800 	.word	0x40001800
 80094ec:	40001c00 	.word	0x40001c00
 80094f0:	40002000 	.word	0x40002000

080094f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	f023 0201 	bic.w	r2, r3, #1
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6a1b      	ldr	r3, [r3, #32]
 800950e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f023 0303 	bic.w	r3, r3, #3
 800952a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68fa      	ldr	r2, [r7, #12]
 8009532:	4313      	orrs	r3, r2
 8009534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f023 0302 	bic.w	r3, r3, #2
 800953c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	4313      	orrs	r3, r2
 8009546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a34      	ldr	r2, [pc, #208]	; (800961c <TIM_OC1_SetConfig+0x128>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d003      	beq.n	8009558 <TIM_OC1_SetConfig+0x64>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a33      	ldr	r2, [pc, #204]	; (8009620 <TIM_OC1_SetConfig+0x12c>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d119      	bne.n	800958c <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d008      	beq.n	8009572 <TIM_OC1_SetConfig+0x7e>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	2b08      	cmp	r3, #8
 8009566:	d004      	beq.n	8009572 <TIM_OC1_SetConfig+0x7e>
 8009568:	f641 21cb 	movw	r1, #6859	; 0x1acb
 800956c:	482d      	ldr	r0, [pc, #180]	; (8009624 <TIM_OC1_SetConfig+0x130>)
 800956e:	f7f9 fd08 	bl	8002f82 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f023 0308 	bic.w	r3, r3, #8
 8009578:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	697a      	ldr	r2, [r7, #20]
 8009580:	4313      	orrs	r3, r2
 8009582:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f023 0304 	bic.w	r3, r3, #4
 800958a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a23      	ldr	r2, [pc, #140]	; (800961c <TIM_OC1_SetConfig+0x128>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d003      	beq.n	800959c <TIM_OC1_SetConfig+0xa8>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a22      	ldr	r2, [pc, #136]	; (8009620 <TIM_OC1_SetConfig+0x12c>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d12d      	bne.n	80095f8 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095a4:	d008      	beq.n	80095b8 <TIM_OC1_SetConfig+0xc4>
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d004      	beq.n	80095b8 <TIM_OC1_SetConfig+0xc4>
 80095ae:	f641 21d8 	movw	r1, #6872	; 0x1ad8
 80095b2:	481c      	ldr	r0, [pc, #112]	; (8009624 <TIM_OC1_SetConfig+0x130>)
 80095b4:	f7f9 fce5 	bl	8002f82 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095c0:	d008      	beq.n	80095d4 <TIM_OC1_SetConfig+0xe0>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d004      	beq.n	80095d4 <TIM_OC1_SetConfig+0xe0>
 80095ca:	f641 21d9 	movw	r1, #6873	; 0x1ad9
 80095ce:	4815      	ldr	r0, [pc, #84]	; (8009624 <TIM_OC1_SetConfig+0x130>)
 80095d0:	f7f9 fcd7 	bl	8002f82 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	699b      	ldr	r3, [r3, #24]
 80095f2:	693a      	ldr	r2, [r7, #16]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	621a      	str	r2, [r3, #32]
}
 8009612:	bf00      	nop
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	40010000 	.word	0x40010000
 8009620:	40010400 	.word	0x40010400
 8009624:	080108a0 	.word	0x080108a0

08009628 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	f023 0210 	bic.w	r2, r3, #16
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a1b      	ldr	r3, [r3, #32]
 8009642:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	685b      	ldr	r3, [r3, #4]
 8009648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	699b      	ldr	r3, [r3, #24]
 800964e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800965e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	021b      	lsls	r3, r3, #8
 8009666:	68fa      	ldr	r2, [r7, #12]
 8009668:	4313      	orrs	r3, r2
 800966a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	f023 0320 	bic.w	r3, r3, #32
 8009672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	689b      	ldr	r3, [r3, #8]
 8009678:	011b      	lsls	r3, r3, #4
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	4313      	orrs	r3, r2
 800967e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	4a35      	ldr	r2, [pc, #212]	; (8009758 <TIM_OC2_SetConfig+0x130>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d003      	beq.n	8009690 <TIM_OC2_SetConfig+0x68>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4a34      	ldr	r2, [pc, #208]	; (800975c <TIM_OC2_SetConfig+0x134>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d11a      	bne.n	80096c6 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	68db      	ldr	r3, [r3, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d008      	beq.n	80096aa <TIM_OC2_SetConfig+0x82>
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	2b08      	cmp	r3, #8
 800969e:	d004      	beq.n	80096aa <TIM_OC2_SetConfig+0x82>
 80096a0:	f641 3116 	movw	r1, #6934	; 0x1b16
 80096a4:	482e      	ldr	r0, [pc, #184]	; (8009760 <TIM_OC2_SetConfig+0x138>)
 80096a6:	f7f9 fc6c 	bl	8002f82 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	011b      	lsls	r3, r3, #4
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	4313      	orrs	r3, r2
 80096bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096c4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a23      	ldr	r2, [pc, #140]	; (8009758 <TIM_OC2_SetConfig+0x130>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d003      	beq.n	80096d6 <TIM_OC2_SetConfig+0xae>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a22      	ldr	r2, [pc, #136]	; (800975c <TIM_OC2_SetConfig+0x134>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d12f      	bne.n	8009736 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	699b      	ldr	r3, [r3, #24]
 80096da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096de:	d008      	beq.n	80096f2 <TIM_OC2_SetConfig+0xca>
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	699b      	ldr	r3, [r3, #24]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d004      	beq.n	80096f2 <TIM_OC2_SetConfig+0xca>
 80096e8:	f641 3124 	movw	r1, #6948	; 0x1b24
 80096ec:	481c      	ldr	r0, [pc, #112]	; (8009760 <TIM_OC2_SetConfig+0x138>)
 80096ee:	f7f9 fc48 	bl	8002f82 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096fa:	d008      	beq.n	800970e <TIM_OC2_SetConfig+0xe6>
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d004      	beq.n	800970e <TIM_OC2_SetConfig+0xe6>
 8009704:	f641 3125 	movw	r1, #6949	; 0x1b25
 8009708:	4815      	ldr	r0, [pc, #84]	; (8009760 <TIM_OC2_SetConfig+0x138>)
 800970a:	f7f9 fc3a 	bl	8002f82 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800971c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	695b      	ldr	r3, [r3, #20]
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	693a      	ldr	r2, [r7, #16]
 8009726:	4313      	orrs	r3, r2
 8009728:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	693a      	ldr	r2, [r7, #16]
 8009732:	4313      	orrs	r3, r2
 8009734:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	68fa      	ldr	r2, [r7, #12]
 8009740:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	685a      	ldr	r2, [r3, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	697a      	ldr	r2, [r7, #20]
 800974e:	621a      	str	r2, [r3, #32]
}
 8009750:	bf00      	nop
 8009752:	3718      	adds	r7, #24
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}
 8009758:	40010000 	.word	0x40010000
 800975c:	40010400 	.word	0x40010400
 8009760:	080108a0 	.word	0x080108a0

08009764 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6a1b      	ldr	r3, [r3, #32]
 8009772:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a1b      	ldr	r3, [r3, #32]
 800977e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	69db      	ldr	r3, [r3, #28]
 800978a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	f023 0303 	bic.w	r3, r3, #3
 800979a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	4313      	orrs	r3, r2
 80097a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	021b      	lsls	r3, r3, #8
 80097b4:	697a      	ldr	r2, [r7, #20]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a35      	ldr	r2, [pc, #212]	; (8009894 <TIM_OC3_SetConfig+0x130>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d003      	beq.n	80097ca <TIM_OC3_SetConfig+0x66>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a34      	ldr	r2, [pc, #208]	; (8009898 <TIM_OC3_SetConfig+0x134>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d11a      	bne.n	8009800 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d008      	beq.n	80097e4 <TIM_OC3_SetConfig+0x80>
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	2b08      	cmp	r3, #8
 80097d8:	d004      	beq.n	80097e4 <TIM_OC3_SetConfig+0x80>
 80097da:	f641 3161 	movw	r1, #7009	; 0x1b61
 80097de:	482f      	ldr	r0, [pc, #188]	; (800989c <TIM_OC3_SetConfig+0x138>)
 80097e0:	f7f9 fbcf 	bl	8002f82 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097e4:	697b      	ldr	r3, [r7, #20]
 80097e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	021b      	lsls	r3, r3, #8
 80097f2:	697a      	ldr	r2, [r7, #20]
 80097f4:	4313      	orrs	r3, r2
 80097f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a24      	ldr	r2, [pc, #144]	; (8009894 <TIM_OC3_SetConfig+0x130>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d003      	beq.n	8009810 <TIM_OC3_SetConfig+0xac>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a23      	ldr	r2, [pc, #140]	; (8009898 <TIM_OC3_SetConfig+0x134>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d12f      	bne.n	8009870 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	699b      	ldr	r3, [r3, #24]
 8009814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009818:	d008      	beq.n	800982c <TIM_OC3_SetConfig+0xc8>
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	699b      	ldr	r3, [r3, #24]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d004      	beq.n	800982c <TIM_OC3_SetConfig+0xc8>
 8009822:	f641 316e 	movw	r1, #7022	; 0x1b6e
 8009826:	481d      	ldr	r0, [pc, #116]	; (800989c <TIM_OC3_SetConfig+0x138>)
 8009828:	f7f9 fbab 	bl	8002f82 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	695b      	ldr	r3, [r3, #20]
 8009830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009834:	d008      	beq.n	8009848 <TIM_OC3_SetConfig+0xe4>
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	695b      	ldr	r3, [r3, #20]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d004      	beq.n	8009848 <TIM_OC3_SetConfig+0xe4>
 800983e:	f641 316f 	movw	r1, #7023	; 0x1b6f
 8009842:	4816      	ldr	r0, [pc, #88]	; (800989c <TIM_OC3_SetConfig+0x138>)
 8009844:	f7f9 fb9d 	bl	8002f82 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800984e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009856:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	695b      	ldr	r3, [r3, #20]
 800985c:	011b      	lsls	r3, r3, #4
 800985e:	693a      	ldr	r2, [r7, #16]
 8009860:	4313      	orrs	r3, r2
 8009862:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	699b      	ldr	r3, [r3, #24]
 8009868:	011b      	lsls	r3, r3, #4
 800986a:	693a      	ldr	r2, [r7, #16]
 800986c:	4313      	orrs	r3, r2
 800986e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	68fa      	ldr	r2, [r7, #12]
 800987a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	685a      	ldr	r2, [r3, #4]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	697a      	ldr	r2, [r7, #20]
 8009888:	621a      	str	r2, [r3, #32]
}
 800988a:	bf00      	nop
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	40010000 	.word	0x40010000
 8009898:	40010400 	.word	0x40010400
 800989c:	080108a0 	.word	0x080108a0

080098a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b086      	sub	sp, #24
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	6a1b      	ldr	r3, [r3, #32]
 80098ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a1b      	ldr	r3, [r3, #32]
 80098ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	69db      	ldr	r3, [r3, #28]
 80098c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	021b      	lsls	r3, r3, #8
 80098de:	68fa      	ldr	r2, [r7, #12]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	689b      	ldr	r3, [r3, #8]
 80098f0:	031b      	lsls	r3, r3, #12
 80098f2:	693a      	ldr	r2, [r7, #16]
 80098f4:	4313      	orrs	r3, r2
 80098f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a18      	ldr	r2, [pc, #96]	; (800995c <TIM_OC4_SetConfig+0xbc>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d003      	beq.n	8009908 <TIM_OC4_SetConfig+0x68>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a17      	ldr	r2, [pc, #92]	; (8009960 <TIM_OC4_SetConfig+0xc0>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d117      	bne.n	8009938 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	695b      	ldr	r3, [r3, #20]
 800990c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009910:	d008      	beq.n	8009924 <TIM_OC4_SetConfig+0x84>
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	695b      	ldr	r3, [r3, #20]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d004      	beq.n	8009924 <TIM_OC4_SetConfig+0x84>
 800991a:	f641 31ad 	movw	r1, #7085	; 0x1bad
 800991e:	4811      	ldr	r0, [pc, #68]	; (8009964 <TIM_OC4_SetConfig+0xc4>)
 8009920:	f7f9 fb2f 	bl	8002f82 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800992a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	695b      	ldr	r3, [r3, #20]
 8009930:	019b      	lsls	r3, r3, #6
 8009932:	697a      	ldr	r2, [r7, #20]
 8009934:	4313      	orrs	r3, r2
 8009936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	697a      	ldr	r2, [r7, #20]
 800993c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	68fa      	ldr	r2, [r7, #12]
 8009942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	685a      	ldr	r2, [r3, #4]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	693a      	ldr	r2, [r7, #16]
 8009950:	621a      	str	r2, [r3, #32]
}
 8009952:	bf00      	nop
 8009954:	3718      	adds	r7, #24
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}
 800995a:	bf00      	nop
 800995c:	40010000 	.word	0x40010000
 8009960:	40010400 	.word	0x40010400
 8009964:	080108a0 	.word	0x080108a0

08009968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	60b9      	str	r1, [r7, #8]
 8009972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6a1b      	ldr	r3, [r3, #32]
 8009978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6a1b      	ldr	r3, [r3, #32]
 800997e:	f023 0201 	bic.w	r2, r3, #1
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	699b      	ldr	r3, [r3, #24]
 800998a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800998c:	693b      	ldr	r3, [r7, #16]
 800998e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	011b      	lsls	r3, r3, #4
 8009998:	693a      	ldr	r2, [r7, #16]
 800999a:	4313      	orrs	r3, r2
 800999c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f023 030a 	bic.w	r3, r3, #10
 80099a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80099a6:	697a      	ldr	r2, [r7, #20]
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	621a      	str	r2, [r3, #32]
}
 80099ba:	bf00      	nop
 80099bc:	371c      	adds	r7, #28
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b087      	sub	sp, #28
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	6a1b      	ldr	r3, [r3, #32]
 80099d6:	f023 0210 	bic.w	r2, r3, #16
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	699b      	ldr	r3, [r3, #24]
 80099e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6a1b      	ldr	r3, [r3, #32]
 80099e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80099f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	031b      	lsls	r3, r3, #12
 80099f6:	697a      	ldr	r2, [r7, #20]
 80099f8:	4313      	orrs	r3, r2
 80099fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	011b      	lsls	r3, r3, #4
 8009a08:	693a      	ldr	r2, [r7, #16]
 8009a0a:	4313      	orrs	r3, r2
 8009a0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	697a      	ldr	r2, [r7, #20]
 8009a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	693a      	ldr	r2, [r7, #16]
 8009a18:	621a      	str	r2, [r3, #32]
}
 8009a1a:	bf00      	nop
 8009a1c:	371c      	adds	r7, #28
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009a26:	b480      	push	{r7}
 8009a28:	b085      	sub	sp, #20
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
 8009a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009a3e:	683a      	ldr	r2, [r7, #0]
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	f043 0307 	orr.w	r3, r3, #7
 8009a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	68fa      	ldr	r2, [r7, #12]
 8009a4e:	609a      	str	r2, [r3, #8]
}
 8009a50:	bf00      	nop
 8009a52:	3714      	adds	r7, #20
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	60f8      	str	r0, [r7, #12]
 8009a64:	60b9      	str	r1, [r7, #8]
 8009a66:	607a      	str	r2, [r7, #4]
 8009a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a70:	697b      	ldr	r3, [r7, #20]
 8009a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	021a      	lsls	r2, r3, #8
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	431a      	orrs	r2, r3
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	4313      	orrs	r3, r2
 8009a84:	697a      	ldr	r2, [r7, #20]
 8009a86:	4313      	orrs	r3, r2
 8009a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	697a      	ldr	r2, [r7, #20]
 8009a8e:	609a      	str	r2, [r3, #8]
}
 8009a90:	bf00      	nop
 8009a92:	371c      	adds	r7, #28
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr

08009a9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	4a32      	ldr	r2, [pc, #200]	; (8009b74 <TIM_CCxChannelCmd+0xd8>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d030      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ab6:	d02c      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	4a2f      	ldr	r2, [pc, #188]	; (8009b78 <TIM_CCxChannelCmd+0xdc>)
 8009abc:	4293      	cmp	r3, r2
 8009abe:	d028      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4a2e      	ldr	r2, [pc, #184]	; (8009b7c <TIM_CCxChannelCmd+0xe0>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d024      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	4a2d      	ldr	r2, [pc, #180]	; (8009b80 <TIM_CCxChannelCmd+0xe4>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d020      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	4a2c      	ldr	r2, [pc, #176]	; (8009b84 <TIM_CCxChannelCmd+0xe8>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d01c      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	4a2b      	ldr	r2, [pc, #172]	; (8009b88 <TIM_CCxChannelCmd+0xec>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d018      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	4a2a      	ldr	r2, [pc, #168]	; (8009b8c <TIM_CCxChannelCmd+0xf0>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d014      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	4a29      	ldr	r2, [pc, #164]	; (8009b90 <TIM_CCxChannelCmd+0xf4>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d010      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	4a28      	ldr	r2, [pc, #160]	; (8009b94 <TIM_CCxChannelCmd+0xf8>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d00c      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	4a27      	ldr	r2, [pc, #156]	; (8009b98 <TIM_CCxChannelCmd+0xfc>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d008      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	4a26      	ldr	r2, [pc, #152]	; (8009b9c <TIM_CCxChannelCmd+0x100>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d004      	beq.n	8009b12 <TIM_CCxChannelCmd+0x76>
 8009b08:	f641 5198 	movw	r1, #7576	; 0x1d98
 8009b0c:	4824      	ldr	r0, [pc, #144]	; (8009ba0 <TIM_CCxChannelCmd+0x104>)
 8009b0e:	f7f9 fa38 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d010      	beq.n	8009b3a <TIM_CCxChannelCmd+0x9e>
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	2b04      	cmp	r3, #4
 8009b1c:	d00d      	beq.n	8009b3a <TIM_CCxChannelCmd+0x9e>
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	2b08      	cmp	r3, #8
 8009b22:	d00a      	beq.n	8009b3a <TIM_CCxChannelCmd+0x9e>
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	2b0c      	cmp	r3, #12
 8009b28:	d007      	beq.n	8009b3a <TIM_CCxChannelCmd+0x9e>
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	2b3c      	cmp	r3, #60	; 0x3c
 8009b2e:	d004      	beq.n	8009b3a <TIM_CCxChannelCmd+0x9e>
 8009b30:	f641 5199 	movw	r1, #7577	; 0x1d99
 8009b34:	481a      	ldr	r0, [pc, #104]	; (8009ba0 <TIM_CCxChannelCmd+0x104>)
 8009b36:	f7f9 fa24 	bl	8002f82 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	f003 031f 	and.w	r3, r3, #31
 8009b40:	2201      	movs	r2, #1
 8009b42:	fa02 f303 	lsl.w	r3, r2, r3
 8009b46:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6a1a      	ldr	r2, [r3, #32]
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	43db      	mvns	r3, r3
 8009b50:	401a      	ands	r2, r3
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	6a1a      	ldr	r2, [r3, #32]
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	f003 031f 	and.w	r3, r3, #31
 8009b60:	6879      	ldr	r1, [r7, #4]
 8009b62:	fa01 f303 	lsl.w	r3, r1, r3
 8009b66:	431a      	orrs	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	621a      	str	r2, [r3, #32]
}
 8009b6c:	bf00      	nop
 8009b6e:	3718      	adds	r7, #24
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	40010000 	.word	0x40010000
 8009b78:	40000400 	.word	0x40000400
 8009b7c:	40000800 	.word	0x40000800
 8009b80:	40000c00 	.word	0x40000c00
 8009b84:	40010400 	.word	0x40010400
 8009b88:	40014000 	.word	0x40014000
 8009b8c:	40014400 	.word	0x40014400
 8009b90:	40014800 	.word	0x40014800
 8009b94:	40001800 	.word	0x40001800
 8009b98:	40001c00 	.word	0x40001c00
 8009b9c:	40002000 	.word	0x40002000
 8009ba0:	080108a0 	.word	0x080108a0

08009ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b084      	sub	sp, #16
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a61      	ldr	r2, [pc, #388]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d027      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bc0:	d022      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a5d      	ldr	r2, [pc, #372]	; (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d01d      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a5b      	ldr	r2, [pc, #364]	; (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d018      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a5a      	ldr	r2, [pc, #360]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d013      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a58      	ldr	r2, [pc, #352]	; (8009d48 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d00e      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a57      	ldr	r2, [pc, #348]	; (8009d4c <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d009      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a55      	ldr	r2, [pc, #340]	; (8009d50 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d004      	beq.n	8009c08 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009bfe:	f240 71b1 	movw	r1, #1969	; 0x7b1
 8009c02:	4854      	ldr	r0, [pc, #336]	; (8009d54 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009c04:	f7f9 f9bd 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d020      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c10:	683b      	ldr	r3, [r7, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	2b10      	cmp	r3, #16
 8009c16:	d01c      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2b20      	cmp	r3, #32
 8009c1e:	d018      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b30      	cmp	r3, #48	; 0x30
 8009c26:	d014      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2b40      	cmp	r3, #64	; 0x40
 8009c2e:	d010      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	2b50      	cmp	r3, #80	; 0x50
 8009c36:	d00c      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2b60      	cmp	r3, #96	; 0x60
 8009c3e:	d008      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2b70      	cmp	r3, #112	; 0x70
 8009c46:	d004      	beq.n	8009c52 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009c48:	f240 71b2 	movw	r1, #1970	; 0x7b2
 8009c4c:	4841      	ldr	r0, [pc, #260]	; (8009d54 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009c4e:	f7f9 f998 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	2b80      	cmp	r3, #128	; 0x80
 8009c58:	d008      	beq.n	8009c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d004      	beq.n	8009c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c62:	f240 71b3 	movw	r1, #1971	; 0x7b3
 8009c66:	483b      	ldr	r0, [pc, #236]	; (8009d54 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 8009c68:	f7f9 f98b 	bl	8002f82 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d101      	bne.n	8009c7a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009c76:	2302      	movs	r3, #2
 8009c78:	e05a      	b.n	8009d30 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2202      	movs	r2, #2
 8009c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ca0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	68fa      	ldr	r2, [r7, #12]
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	68fa      	ldr	r2, [r7, #12]
 8009cb2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a1f      	ldr	r2, [pc, #124]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d022      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc6:	d01d      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a1b      	ldr	r2, [pc, #108]	; (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d018      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a1a      	ldr	r2, [pc, #104]	; (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d013      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a18      	ldr	r2, [pc, #96]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d00e      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a19      	ldr	r2, [pc, #100]	; (8009d50 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d009      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a18      	ldr	r2, [pc, #96]	; (8009d58 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d004      	beq.n	8009d04 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a17      	ldr	r2, [pc, #92]	; (8009d5c <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d10c      	bne.n	8009d1e <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	68ba      	ldr	r2, [r7, #8]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2201      	movs	r2, #1
 8009d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3710      	adds	r7, #16
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}
 8009d38:	40010000 	.word	0x40010000
 8009d3c:	40000400 	.word	0x40000400
 8009d40:	40000800 	.word	0x40000800
 8009d44:	40000c00 	.word	0x40000c00
 8009d48:	40001000 	.word	0x40001000
 8009d4c:	40001400 	.word	0x40001400
 8009d50:	40010400 	.word	0x40010400
 8009d54:	080108d8 	.word	0x080108d8
 8009d58:	40014000 	.word	0x40014000
 8009d5c:	40001800 	.word	0x40001800

08009d60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b084      	sub	sp, #16
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
 8009d68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a5e      	ldr	r2, [pc, #376]	; (8009eec <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d009      	beq.n	8009d8c <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a5c      	ldr	r2, [pc, #368]	; (8009ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d004      	beq.n	8009d8c <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 8009d82:	f240 71ee 	movw	r1, #2030	; 0x7ee
 8009d86:	485b      	ldr	r0, [pc, #364]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009d88:	f7f9 f8fb 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d94:	d008      	beq.n	8009da8 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d004      	beq.n	8009da8 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 8009d9e:	f240 71ef 	movw	r1, #2031	; 0x7ef
 8009da2:	4854      	ldr	r0, [pc, #336]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009da4:	f7f9 f8ed 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009db0:	d008      	beq.n	8009dc4 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	685b      	ldr	r3, [r3, #4]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d004      	beq.n	8009dc4 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 8009dba:	f44f 61fe 	mov.w	r1, #2032	; 0x7f0
 8009dbe:	484d      	ldr	r0, [pc, #308]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009dc0:	f7f9 f8df 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d013      	beq.n	8009df4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	689b      	ldr	r3, [r3, #8]
 8009dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009dd4:	d00e      	beq.n	8009df4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	689b      	ldr	r3, [r3, #8]
 8009dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009dde:	d009      	beq.n	8009df4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009de8:	d004      	beq.n	8009df4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8009dea:	f240 71f1 	movw	r1, #2033	; 0x7f1
 8009dee:	4841      	ldr	r0, [pc, #260]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009df0:	f7f9 f8c7 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
 8009df8:	2bff      	cmp	r3, #255	; 0xff
 8009dfa:	d904      	bls.n	8009e06 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8009dfc:	f240 71f2 	movw	r1, #2034	; 0x7f2
 8009e00:	483c      	ldr	r0, [pc, #240]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009e02:	f7f9 f8be 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	691b      	ldr	r3, [r3, #16]
 8009e0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e0e:	d008      	beq.n	8009e22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d004      	beq.n	8009e22 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009e18:	f240 71f3 	movw	r1, #2035	; 0x7f3
 8009e1c:	4835      	ldr	r0, [pc, #212]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009e1e:	f7f9 f8b0 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	695b      	ldr	r3, [r3, #20]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d009      	beq.n	8009e3e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	695b      	ldr	r3, [r3, #20]
 8009e2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e32:	d004      	beq.n	8009e3e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8009e34:	f240 71f4 	movw	r1, #2036	; 0x7f4
 8009e38:	482e      	ldr	r0, [pc, #184]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009e3a:	f7f9 f8a2 	bl	8002f82 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	69db      	ldr	r3, [r3, #28]
 8009e42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009e46:	d008      	beq.n	8009e5a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	69db      	ldr	r3, [r3, #28]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d004      	beq.n	8009e5a <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8009e50:	f240 71f5 	movw	r1, #2037	; 0x7f5
 8009e54:	4827      	ldr	r0, [pc, #156]	; (8009ef4 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 8009e56:	f7f9 f894 	bl	8002f82 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d101      	bne.n	8009e68 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 8009e64:	2302      	movs	r3, #2
 8009e66:	e03d      	b.n	8009ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2201      	movs	r2, #1
 8009e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	689b      	ldr	r3, [r3, #8]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	691b      	ldr	r3, [r3, #16]
 8009eb2:	4313      	orrs	r3, r2
 8009eb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	695b      	ldr	r3, [r3, #20]
 8009ec0:	4313      	orrs	r3, r2
 8009ec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	69db      	ldr	r3, [r3, #28]
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	68fa      	ldr	r2, [r7, #12]
 8009ed8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ee2:	2300      	movs	r3, #0
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3710      	adds	r7, #16
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	bd80      	pop	{r7, pc}
 8009eec:	40010000 	.word	0x40010000
 8009ef0:	40010400 	.word	0x40010400
 8009ef4:	080108d8 	.word	0x080108d8

08009ef8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009f14:	bf00      	nop
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b082      	sub	sp, #8
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d101      	bne.n	8009f32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e0be      	b.n	800a0b0 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d03b      	beq.n	8009fb2 <HAL_UART_Init+0x92>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a5e      	ldr	r2, [pc, #376]	; (800a0b8 <HAL_UART_Init+0x198>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d01d      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4a5c      	ldr	r2, [pc, #368]	; (800a0bc <HAL_UART_Init+0x19c>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d018      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a5b      	ldr	r2, [pc, #364]	; (800a0c0 <HAL_UART_Init+0x1a0>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d013      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4a59      	ldr	r2, [pc, #356]	; (800a0c4 <HAL_UART_Init+0x1a4>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d00e      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a58      	ldr	r2, [pc, #352]	; (800a0c8 <HAL_UART_Init+0x1a8>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d009      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a56      	ldr	r2, [pc, #344]	; (800a0cc <HAL_UART_Init+0x1ac>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d004      	beq.n	8009f80 <HAL_UART_Init+0x60>
 8009f76:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8009f7a:	4855      	ldr	r0, [pc, #340]	; (800a0d0 <HAL_UART_Init+0x1b0>)
 8009f7c:	f7f9 f801 	bl	8002f82 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d037      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	699b      	ldr	r3, [r3, #24]
 8009f8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f90:	d032      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	699b      	ldr	r3, [r3, #24]
 8009f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f9a:	d02d      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fa4:	d028      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fa6:	f240 1173 	movw	r1, #371	; 0x173
 8009faa:	4849      	ldr	r0, [pc, #292]	; (800a0d0 <HAL_UART_Init+0x1b0>)
 8009fac:	f7f8 ffe9 	bl	8002f82 <assert_failed>
 8009fb0:	e022      	b.n	8009ff8 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	4a40      	ldr	r2, [pc, #256]	; (800a0b8 <HAL_UART_Init+0x198>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d01d      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a3e      	ldr	r2, [pc, #248]	; (800a0bc <HAL_UART_Init+0x19c>)
 8009fc2:	4293      	cmp	r3, r2
 8009fc4:	d018      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a3d      	ldr	r2, [pc, #244]	; (800a0c0 <HAL_UART_Init+0x1a0>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d013      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a3b      	ldr	r2, [pc, #236]	; (800a0c4 <HAL_UART_Init+0x1a4>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d00e      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a3a      	ldr	r2, [pc, #232]	; (800a0c8 <HAL_UART_Init+0x1a8>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d009      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	4a38      	ldr	r2, [pc, #224]	; (800a0cc <HAL_UART_Init+0x1ac>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d004      	beq.n	8009ff8 <HAL_UART_Init+0xd8>
 8009fee:	f240 1177 	movw	r1, #375	; 0x177
 8009ff2:	4837      	ldr	r0, [pc, #220]	; (800a0d0 <HAL_UART_Init+0x1b0>)
 8009ff4:	f7f8 ffc5 	bl	8002f82 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	689b      	ldr	r3, [r3, #8]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d009      	beq.n	800a014 <HAL_UART_Init+0xf4>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a008:	d004      	beq.n	800a014 <HAL_UART_Init+0xf4>
 800a00a:	f240 1179 	movw	r1, #377	; 0x179
 800a00e:	4830      	ldr	r0, [pc, #192]	; (800a0d0 <HAL_UART_Init+0x1b0>)
 800a010:	f7f8 ffb7 	bl	8002f82 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	69db      	ldr	r3, [r3, #28]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d009      	beq.n	800a030 <HAL_UART_Init+0x110>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	69db      	ldr	r3, [r3, #28]
 800a020:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a024:	d004      	beq.n	800a030 <HAL_UART_Init+0x110>
 800a026:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800a02a:	4829      	ldr	r0, [pc, #164]	; (800a0d0 <HAL_UART_Init+0x1b0>)
 800a02c:	f7f8 ffa9 	bl	8002f82 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d106      	bne.n	800a04a <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2200      	movs	r2, #0
 800a040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a044:	6878      	ldr	r0, [r7, #4]
 800a046:	f7f9 fb79 	bl	800373c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2224      	movs	r2, #36	; 0x24
 800a04e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68da      	ldr	r2, [r3, #12]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a060:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 fc7e 	bl	800a964 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	691a      	ldr	r2, [r3, #16]
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a076:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	695a      	ldr	r2, [r3, #20]
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a086:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	68da      	ldr	r2, [r3, #12]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a096:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2220      	movs	r2, #32
 800a0a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2220      	movs	r2, #32
 800a0aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a0ae:	2300      	movs	r3, #0
}
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	3708      	adds	r7, #8
 800a0b4:	46bd      	mov	sp, r7
 800a0b6:	bd80      	pop	{r7, pc}
 800a0b8:	40011000 	.word	0x40011000
 800a0bc:	40004400 	.word	0x40004400
 800a0c0:	40004800 	.word	0x40004800
 800a0c4:	40004c00 	.word	0x40004c00
 800a0c8:	40005000 	.word	0x40005000
 800a0cc:	40011400 	.word	0x40011400
 800a0d0:	08010914 	.word	0x08010914

0800a0d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b0ba      	sub	sp, #232	; 0xe8
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	695b      	ldr	r3, [r3, #20]
 800a0f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a100:	2300      	movs	r3, #0
 800a102:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a10a:	f003 030f 	and.w	r3, r3, #15
 800a10e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a112:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10f      	bne.n	800a13a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a11a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a11e:	f003 0320 	and.w	r3, r3, #32
 800a122:	2b00      	cmp	r3, #0
 800a124:	d009      	beq.n	800a13a <HAL_UART_IRQHandler+0x66>
 800a126:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a12a:	f003 0320 	and.w	r3, r3, #32
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d003      	beq.n	800a13a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a132:	6878      	ldr	r0, [r7, #4]
 800a134:	f000 fb5b 	bl	800a7ee <UART_Receive_IT>
      return;
 800a138:	e256      	b.n	800a5e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a13a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a13e:	2b00      	cmp	r3, #0
 800a140:	f000 80de 	beq.w	800a300 <HAL_UART_IRQHandler+0x22c>
 800a144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a148:	f003 0301 	and.w	r3, r3, #1
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d106      	bne.n	800a15e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a154:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f000 80d1 	beq.w	800a300 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a15e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00b      	beq.n	800a182 <HAL_UART_IRQHandler+0xae>
 800a16a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a16e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a172:	2b00      	cmp	r3, #0
 800a174:	d005      	beq.n	800a182 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17a:	f043 0201 	orr.w	r2, r3, #1
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a186:	f003 0304 	and.w	r3, r3, #4
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d00b      	beq.n	800a1a6 <HAL_UART_IRQHandler+0xd2>
 800a18e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a192:	f003 0301 	and.w	r3, r3, #1
 800a196:	2b00      	cmp	r3, #0
 800a198:	d005      	beq.n	800a1a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19e:	f043 0202 	orr.w	r2, r3, #2
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a1a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1aa:	f003 0302 	and.w	r3, r3, #2
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d00b      	beq.n	800a1ca <HAL_UART_IRQHandler+0xf6>
 800a1b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d005      	beq.n	800a1ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c2:	f043 0204 	orr.w	r2, r3, #4
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a1ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a1ce:	f003 0308 	and.w	r3, r3, #8
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d011      	beq.n	800a1fa <HAL_UART_IRQHandler+0x126>
 800a1d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a1da:	f003 0320 	and.w	r3, r3, #32
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d105      	bne.n	800a1ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a1e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a1e6:	f003 0301 	and.w	r3, r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d005      	beq.n	800a1fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f2:	f043 0208 	orr.w	r2, r3, #8
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f000 81ed 	beq.w	800a5de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a204:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a208:	f003 0320 	and.w	r3, r3, #32
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d008      	beq.n	800a222 <HAL_UART_IRQHandler+0x14e>
 800a210:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a214:	f003 0320 	and.w	r3, r3, #32
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f000 fae6 	bl	800a7ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	695b      	ldr	r3, [r3, #20]
 800a228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a22c:	2b40      	cmp	r3, #64	; 0x40
 800a22e:	bf0c      	ite	eq
 800a230:	2301      	moveq	r3, #1
 800a232:	2300      	movne	r3, #0
 800a234:	b2db      	uxtb	r3, r3
 800a236:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a23e:	f003 0308 	and.w	r3, r3, #8
 800a242:	2b00      	cmp	r3, #0
 800a244:	d103      	bne.n	800a24e <HAL_UART_IRQHandler+0x17a>
 800a246:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d04f      	beq.n	800a2ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 f9ee 	bl	800a630 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	695b      	ldr	r3, [r3, #20]
 800a25a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a25e:	2b40      	cmp	r3, #64	; 0x40
 800a260:	d141      	bne.n	800a2e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	3314      	adds	r3, #20
 800a268:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a270:	e853 3f00 	ldrex	r3, [r3]
 800a274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a27c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a280:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	3314      	adds	r3, #20
 800a28a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a28e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a292:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a29a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a29e:	e841 2300 	strex	r3, r2, [r1]
 800a2a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a2a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d1d9      	bne.n	800a262 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d013      	beq.n	800a2de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ba:	4a7d      	ldr	r2, [pc, #500]	; (800a4b0 <HAL_UART_IRQHandler+0x3dc>)
 800a2bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7fa f824 	bl	8004310 <HAL_DMA_Abort_IT>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d016      	beq.n	800a2fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2d4:	687a      	ldr	r2, [r7, #4]
 800a2d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a2d8:	4610      	mov	r0, r2
 800a2da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2dc:	e00e      	b.n	800a2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 f990 	bl	800a604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2e4:	e00a      	b.n	800a2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a2e6:	6878      	ldr	r0, [r7, #4]
 800a2e8:	f000 f98c 	bl	800a604 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2ec:	e006      	b.n	800a2fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 f988 	bl	800a604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a2fa:	e170      	b.n	800a5de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a2fc:	bf00      	nop
    return;
 800a2fe:	e16e      	b.n	800a5de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a304:	2b01      	cmp	r3, #1
 800a306:	f040 814a 	bne.w	800a59e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a30a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a30e:	f003 0310 	and.w	r3, r3, #16
 800a312:	2b00      	cmp	r3, #0
 800a314:	f000 8143 	beq.w	800a59e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a31c:	f003 0310 	and.w	r3, r3, #16
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 813c 	beq.w	800a59e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a326:	2300      	movs	r3, #0
 800a328:	60bb      	str	r3, [r7, #8]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	60bb      	str	r3, [r7, #8]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	60bb      	str	r3, [r7, #8]
 800a33a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a346:	2b40      	cmp	r3, #64	; 0x40
 800a348:	f040 80b4 	bne.w	800a4b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a358:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f000 8140 	beq.w	800a5e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a366:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a36a:	429a      	cmp	r2, r3
 800a36c:	f080 8139 	bcs.w	800a5e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a376:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a37c:	69db      	ldr	r3, [r3, #28]
 800a37e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a382:	f000 8088 	beq.w	800a496 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	330c      	adds	r3, #12
 800a38c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a390:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a394:	e853 3f00 	ldrex	r3, [r3]
 800a398:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a39c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a3a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	330c      	adds	r3, #12
 800a3ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a3b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a3b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a3be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a3c2:	e841 2300 	strex	r3, r2, [r1]
 800a3c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a3ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1d9      	bne.n	800a386 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3314      	adds	r3, #20
 800a3d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3dc:	e853 3f00 	ldrex	r3, [r3]
 800a3e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a3e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3e4:	f023 0301 	bic.w	r3, r3, #1
 800a3e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	3314      	adds	r3, #20
 800a3f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a3f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a3fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a3fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a402:	e841 2300 	strex	r3, r2, [r1]
 800a406:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a408:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d1e1      	bne.n	800a3d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	3314      	adds	r3, #20
 800a414:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a416:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a418:	e853 3f00 	ldrex	r3, [r3]
 800a41c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a41e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a420:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a424:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	3314      	adds	r3, #20
 800a42e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a432:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a434:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a436:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a438:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a43a:	e841 2300 	strex	r3, r2, [r1]
 800a43e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1e3      	bne.n	800a40e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2220      	movs	r2, #32
 800a44a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	330c      	adds	r3, #12
 800a45a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a45e:	e853 3f00 	ldrex	r3, [r3]
 800a462:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a464:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a466:	f023 0310 	bic.w	r3, r3, #16
 800a46a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	330c      	adds	r3, #12
 800a474:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a478:	65ba      	str	r2, [r7, #88]	; 0x58
 800a47a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a47e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a480:	e841 2300 	strex	r3, r2, [r1]
 800a484:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a486:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1e3      	bne.n	800a454 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a490:	4618      	mov	r0, r3
 800a492:	f7f9 fecd 	bl	8004230 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	1ad3      	subs	r3, r2, r3
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f8b6 	bl	800a618 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a4ac:	e099      	b.n	800a5e2 <HAL_UART_IRQHandler+0x50e>
 800a4ae:	bf00      	nop
 800a4b0:	0800a6f7 	.word	0x0800a6f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4bc:	b29b      	uxth	r3, r3
 800a4be:	1ad3      	subs	r3, r2, r3
 800a4c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a4c8:	b29b      	uxth	r3, r3
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f000 808b 	beq.w	800a5e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a4d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	f000 8086 	beq.w	800a5e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	330c      	adds	r3, #12
 800a4e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e4:	e853 3f00 	ldrex	r3, [r3]
 800a4e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a4ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	330c      	adds	r3, #12
 800a4fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a4fe:	647a      	str	r2, [r7, #68]	; 0x44
 800a500:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a502:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a504:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a506:	e841 2300 	strex	r3, r2, [r1]
 800a50a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a50c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1e3      	bne.n	800a4da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	3314      	adds	r3, #20
 800a518:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51c:	e853 3f00 	ldrex	r3, [r3]
 800a520:	623b      	str	r3, [r7, #32]
   return(result);
 800a522:	6a3b      	ldr	r3, [r7, #32]
 800a524:	f023 0301 	bic.w	r3, r3, #1
 800a528:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	3314      	adds	r3, #20
 800a532:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a536:	633a      	str	r2, [r7, #48]	; 0x30
 800a538:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a53a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a53c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a53e:	e841 2300 	strex	r3, r2, [r1]
 800a542:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1e3      	bne.n	800a512 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2220      	movs	r2, #32
 800a54e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	330c      	adds	r3, #12
 800a55e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	e853 3f00 	ldrex	r3, [r3]
 800a566:	60fb      	str	r3, [r7, #12]
   return(result);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f023 0310 	bic.w	r3, r3, #16
 800a56e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	330c      	adds	r3, #12
 800a578:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a57c:	61fa      	str	r2, [r7, #28]
 800a57e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a580:	69b9      	ldr	r1, [r7, #24]
 800a582:	69fa      	ldr	r2, [r7, #28]
 800a584:	e841 2300 	strex	r3, r2, [r1]
 800a588:	617b      	str	r3, [r7, #20]
   return(result);
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1e3      	bne.n	800a558 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a590:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a594:	4619      	mov	r1, r3
 800a596:	6878      	ldr	r0, [r7, #4]
 800a598:	f000 f83e 	bl	800a618 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a59c:	e023      	b.n	800a5e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a59e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d009      	beq.n	800a5be <HAL_UART_IRQHandler+0x4ea>
 800a5aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d003      	beq.n	800a5be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 f8b1 	bl	800a71e <UART_Transmit_IT>
    return;
 800a5bc:	e014      	b.n	800a5e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a5be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d00e      	beq.n	800a5e8 <HAL_UART_IRQHandler+0x514>
 800a5ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d008      	beq.n	800a5e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f000 f8f1 	bl	800a7be <UART_EndTransmit_IT>
    return;
 800a5dc:	e004      	b.n	800a5e8 <HAL_UART_IRQHandler+0x514>
    return;
 800a5de:	bf00      	nop
 800a5e0:	e002      	b.n	800a5e8 <HAL_UART_IRQHandler+0x514>
      return;
 800a5e2:	bf00      	nop
 800a5e4:	e000      	b.n	800a5e8 <HAL_UART_IRQHandler+0x514>
      return;
 800a5e6:	bf00      	nop
  }
}
 800a5e8:	37e8      	adds	r7, #232	; 0xe8
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop

0800a5f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a5f8:	bf00      	nop
 800a5fa:	370c      	adds	r7, #12
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a604:	b480      	push	{r7}
 800a606:	b083      	sub	sp, #12
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a60c:	bf00      	nop
 800a60e:	370c      	adds	r7, #12
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a618:	b480      	push	{r7}
 800a61a:	b083      	sub	sp, #12
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	460b      	mov	r3, r1
 800a622:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a630:	b480      	push	{r7}
 800a632:	b095      	sub	sp, #84	; 0x54
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	330c      	adds	r3, #12
 800a63e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a642:	e853 3f00 	ldrex	r3, [r3]
 800a646:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a64a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a64e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	330c      	adds	r3, #12
 800a656:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a658:	643a      	str	r2, [r7, #64]	; 0x40
 800a65a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a65e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a660:	e841 2300 	strex	r3, r2, [r1]
 800a664:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d1e5      	bne.n	800a638 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	3314      	adds	r3, #20
 800a672:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a674:	6a3b      	ldr	r3, [r7, #32]
 800a676:	e853 3f00 	ldrex	r3, [r3]
 800a67a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a67c:	69fb      	ldr	r3, [r7, #28]
 800a67e:	f023 0301 	bic.w	r3, r3, #1
 800a682:	64bb      	str	r3, [r7, #72]	; 0x48
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	3314      	adds	r3, #20
 800a68a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a68c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a68e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a690:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a692:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a694:	e841 2300 	strex	r3, r2, [r1]
 800a698:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a69a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d1e5      	bne.n	800a66c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a4:	2b01      	cmp	r3, #1
 800a6a6:	d119      	bne.n	800a6dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	330c      	adds	r3, #12
 800a6ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	e853 3f00 	ldrex	r3, [r3]
 800a6b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f023 0310 	bic.w	r3, r3, #16
 800a6be:	647b      	str	r3, [r7, #68]	; 0x44
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	330c      	adds	r3, #12
 800a6c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6c8:	61ba      	str	r2, [r7, #24]
 800a6ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6cc:	6979      	ldr	r1, [r7, #20]
 800a6ce:	69ba      	ldr	r2, [r7, #24]
 800a6d0:	e841 2300 	strex	r3, r2, [r1]
 800a6d4:	613b      	str	r3, [r7, #16]
   return(result);
 800a6d6:	693b      	ldr	r3, [r7, #16]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d1e5      	bne.n	800a6a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2220      	movs	r2, #32
 800a6e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a6ea:	bf00      	nop
 800a6ec:	3754      	adds	r7, #84	; 0x54
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6f4:	4770      	bx	lr

0800a6f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6f6:	b580      	push	{r7, lr}
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	af00      	add	r7, sp, #0
 800a6fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a702:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2200      	movs	r2, #0
 800a708:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	2200      	movs	r2, #0
 800a70e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a710:	68f8      	ldr	r0, [r7, #12]
 800a712:	f7ff ff77 	bl	800a604 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a716:	bf00      	nop
 800a718:	3710      	adds	r7, #16
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}

0800a71e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a71e:	b480      	push	{r7}
 800a720:	b085      	sub	sp, #20
 800a722:	af00      	add	r7, sp, #0
 800a724:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a72c:	b2db      	uxtb	r3, r3
 800a72e:	2b21      	cmp	r3, #33	; 0x21
 800a730:	d13e      	bne.n	800a7b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	689b      	ldr	r3, [r3, #8]
 800a736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a73a:	d114      	bne.n	800a766 <UART_Transmit_IT+0x48>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	691b      	ldr	r3, [r3, #16]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d110      	bne.n	800a766 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6a1b      	ldr	r3, [r3, #32]
 800a748:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	881b      	ldrh	r3, [r3, #0]
 800a74e:	461a      	mov	r2, r3
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a758:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	1c9a      	adds	r2, r3, #2
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	621a      	str	r2, [r3, #32]
 800a764:	e008      	b.n	800a778 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6a1b      	ldr	r3, [r3, #32]
 800a76a:	1c59      	adds	r1, r3, #1
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	6211      	str	r1, [r2, #32]
 800a770:	781a      	ldrb	r2, [r3, #0]
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	3b01      	subs	r3, #1
 800a780:	b29b      	uxth	r3, r3
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	4619      	mov	r1, r3
 800a786:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d10f      	bne.n	800a7ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68da      	ldr	r2, [r3, #12]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a79a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	68da      	ldr	r2, [r3, #12]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a7aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	e000      	b.n	800a7b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a7b0:	2302      	movs	r3, #2
  }
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3714      	adds	r7, #20
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr

0800a7be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b082      	sub	sp, #8
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	68da      	ldr	r2, [r3, #12]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2220      	movs	r2, #32
 800a7da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f7ff ff06 	bl	800a5f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3708      	adds	r7, #8
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}

0800a7ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a7ee:	b580      	push	{r7, lr}
 800a7f0:	b08c      	sub	sp, #48	; 0x30
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	2b22      	cmp	r3, #34	; 0x22
 800a800:	f040 80ab 	bne.w	800a95a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a80c:	d117      	bne.n	800a83e <UART_Receive_IT+0x50>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	691b      	ldr	r3, [r3, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d113      	bne.n	800a83e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a816:	2300      	movs	r3, #0
 800a818:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	685b      	ldr	r3, [r3, #4]
 800a826:	b29b      	uxth	r3, r3
 800a828:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a82c:	b29a      	uxth	r2, r3
 800a82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a830:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a836:	1c9a      	adds	r2, r3, #2
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	629a      	str	r2, [r3, #40]	; 0x28
 800a83c:	e026      	b.n	800a88c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a842:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a844:	2300      	movs	r3, #0
 800a846:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	689b      	ldr	r3, [r3, #8]
 800a84c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a850:	d007      	beq.n	800a862 <UART_Receive_IT+0x74>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	689b      	ldr	r3, [r3, #8]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10a      	bne.n	800a870 <UART_Receive_IT+0x82>
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d106      	bne.n	800a870 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	685b      	ldr	r3, [r3, #4]
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a86c:	701a      	strb	r2, [r3, #0]
 800a86e:	e008      	b.n	800a882 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	b2db      	uxtb	r3, r3
 800a878:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a87c:	b2da      	uxtb	r2, r3
 800a87e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a880:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a886:	1c5a      	adds	r2, r3, #1
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a890:	b29b      	uxth	r3, r3
 800a892:	3b01      	subs	r3, #1
 800a894:	b29b      	uxth	r3, r3
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	4619      	mov	r1, r3
 800a89a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d15a      	bne.n	800a956 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	68da      	ldr	r2, [r3, #12]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	f022 0220 	bic.w	r2, r2, #32
 800a8ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	68da      	ldr	r2, [r3, #12]
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a8be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	695a      	ldr	r2, [r3, #20]
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	f022 0201 	bic.w	r2, r2, #1
 800a8ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2220      	movs	r2, #32
 800a8d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d135      	bne.n	800a94c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	330c      	adds	r3, #12
 800a8ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	e853 3f00 	ldrex	r3, [r3]
 800a8f4:	613b      	str	r3, [r7, #16]
   return(result);
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	f023 0310 	bic.w	r3, r3, #16
 800a8fc:	627b      	str	r3, [r7, #36]	; 0x24
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	330c      	adds	r3, #12
 800a904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a906:	623a      	str	r2, [r7, #32]
 800a908:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a90a:	69f9      	ldr	r1, [r7, #28]
 800a90c:	6a3a      	ldr	r2, [r7, #32]
 800a90e:	e841 2300 	strex	r3, r2, [r1]
 800a912:	61bb      	str	r3, [r7, #24]
   return(result);
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1e5      	bne.n	800a8e6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 0310 	and.w	r3, r3, #16
 800a924:	2b10      	cmp	r3, #16
 800a926:	d10a      	bne.n	800a93e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a928:	2300      	movs	r3, #0
 800a92a:	60fb      	str	r3, [r7, #12]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	60fb      	str	r3, [r7, #12]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	60fb      	str	r3, [r7, #12]
 800a93c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a942:	4619      	mov	r1, r3
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f7ff fe67 	bl	800a618 <HAL_UARTEx_RxEventCallback>
 800a94a:	e002      	b.n	800a952 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f7f6 fc55 	bl	80011fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a952:	2300      	movs	r3, #0
 800a954:	e002      	b.n	800a95c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a956:	2300      	movs	r3, #0
 800a958:	e000      	b.n	800a95c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a95a:	2302      	movs	r3, #2
  }
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	3730      	adds	r7, #48	; 0x30
 800a960:	46bd      	mov	sp, r7
 800a962:	bd80      	pop	{r7, pc}

0800a964 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a968:	b09f      	sub	sp, #124	; 0x7c
 800a96a:	af00      	add	r7, sp, #0
 800a96c:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800a96e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a970:	685a      	ldr	r2, [r3, #4]
 800a972:	4b9b      	ldr	r3, [pc, #620]	; (800abe0 <UART_SetConfig+0x27c>)
 800a974:	429a      	cmp	r2, r3
 800a976:	d904      	bls.n	800a982 <UART_SetConfig+0x1e>
 800a978:	f640 6156 	movw	r1, #3670	; 0xe56
 800a97c:	4899      	ldr	r0, [pc, #612]	; (800abe4 <UART_SetConfig+0x280>)
 800a97e:	f7f8 fb00 	bl	8002f82 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800a982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a984:	68db      	ldr	r3, [r3, #12]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d009      	beq.n	800a99e <UART_SetConfig+0x3a>
 800a98a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a98c:	68db      	ldr	r3, [r3, #12]
 800a98e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a992:	d004      	beq.n	800a99e <UART_SetConfig+0x3a>
 800a994:	f640 6157 	movw	r1, #3671	; 0xe57
 800a998:	4892      	ldr	r0, [pc, #584]	; (800abe4 <UART_SetConfig+0x280>)
 800a99a:	f7f8 faf2 	bl	8002f82 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800a99e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00e      	beq.n	800a9c4 <UART_SetConfig+0x60>
 800a9a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9a8:	691b      	ldr	r3, [r3, #16]
 800a9aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9ae:	d009      	beq.n	800a9c4 <UART_SetConfig+0x60>
 800a9b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9b2:	691b      	ldr	r3, [r3, #16]
 800a9b4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a9b8:	d004      	beq.n	800a9c4 <UART_SetConfig+0x60>
 800a9ba:	f640 6158 	movw	r1, #3672	; 0xe58
 800a9be:	4889      	ldr	r0, [pc, #548]	; (800abe4 <UART_SetConfig+0x280>)
 800a9c0:	f7f8 fadf 	bl	8002f82 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800a9c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9c6:	695a      	ldr	r2, [r3, #20]
 800a9c8:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800a9cc:	4013      	ands	r3, r2
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d103      	bne.n	800a9da <UART_SetConfig+0x76>
 800a9d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9d4:	695b      	ldr	r3, [r3, #20]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d104      	bne.n	800a9e4 <UART_SetConfig+0x80>
 800a9da:	f640 6159 	movw	r1, #3673	; 0xe59
 800a9de:	4881      	ldr	r0, [pc, #516]	; (800abe4 <UART_SetConfig+0x280>)
 800a9e0:	f7f8 facf 	bl	8002f82 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	691b      	ldr	r3, [r3, #16]
 800a9ea:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a9ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9f0:	68d9      	ldr	r1, [r3, #12]
 800a9f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	ea40 0301 	orr.w	r3, r0, r1
 800a9fa:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a9fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9fe:	689a      	ldr	r2, [r3, #8]
 800aa00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	431a      	orrs	r2, r3
 800aa06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa08:	695b      	ldr	r3, [r3, #20]
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa0e:	69db      	ldr	r3, [r3, #28]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800aa14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800aa1e:	f021 010c 	bic.w	r1, r1, #12
 800aa22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800aa28:	430b      	orrs	r3, r1
 800aa2a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800aa2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	695b      	ldr	r3, [r3, #20]
 800aa32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800aa36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa38:	6999      	ldr	r1, [r3, #24]
 800aa3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa3c:	681a      	ldr	r2, [r3, #0]
 800aa3e:	ea40 0301 	orr.w	r3, r0, r1
 800aa42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aa44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa46:	681a      	ldr	r2, [r3, #0]
 800aa48:	4b67      	ldr	r3, [pc, #412]	; (800abe8 <UART_SetConfig+0x284>)
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d004      	beq.n	800aa58 <UART_SetConfig+0xf4>
 800aa4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	4b66      	ldr	r3, [pc, #408]	; (800abec <UART_SetConfig+0x288>)
 800aa54:	429a      	cmp	r2, r3
 800aa56:	d103      	bne.n	800aa60 <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800aa58:	f7fb fc5a 	bl	8006310 <HAL_RCC_GetPCLK2Freq>
 800aa5c:	6778      	str	r0, [r7, #116]	; 0x74
 800aa5e:	e002      	b.n	800aa66 <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800aa60:	f7fb fc42 	bl	80062e8 <HAL_RCC_GetPCLK1Freq>
 800aa64:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800aa66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa68:	69db      	ldr	r3, [r3, #28]
 800aa6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa6e:	f040 80c1 	bne.w	800abf4 <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800aa72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aa74:	461c      	mov	r4, r3
 800aa76:	f04f 0500 	mov.w	r5, #0
 800aa7a:	4622      	mov	r2, r4
 800aa7c:	462b      	mov	r3, r5
 800aa7e:	1891      	adds	r1, r2, r2
 800aa80:	6439      	str	r1, [r7, #64]	; 0x40
 800aa82:	415b      	adcs	r3, r3
 800aa84:	647b      	str	r3, [r7, #68]	; 0x44
 800aa86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800aa8a:	1912      	adds	r2, r2, r4
 800aa8c:	eb45 0303 	adc.w	r3, r5, r3
 800aa90:	f04f 0000 	mov.w	r0, #0
 800aa94:	f04f 0100 	mov.w	r1, #0
 800aa98:	00d9      	lsls	r1, r3, #3
 800aa9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800aa9e:	00d0      	lsls	r0, r2, #3
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	1911      	adds	r1, r2, r4
 800aaa6:	6639      	str	r1, [r7, #96]	; 0x60
 800aaa8:	416b      	adcs	r3, r5
 800aaaa:	667b      	str	r3, [r7, #100]	; 0x64
 800aaac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	461a      	mov	r2, r3
 800aab2:	f04f 0300 	mov.w	r3, #0
 800aab6:	1891      	adds	r1, r2, r2
 800aab8:	63b9      	str	r1, [r7, #56]	; 0x38
 800aaba:	415b      	adcs	r3, r3
 800aabc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aabe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aac2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800aac6:	f7f6 f83d 	bl	8000b44 <__aeabi_uldivmod>
 800aaca:	4602      	mov	r2, r0
 800aacc:	460b      	mov	r3, r1
 800aace:	4b48      	ldr	r3, [pc, #288]	; (800abf0 <UART_SetConfig+0x28c>)
 800aad0:	fba3 2302 	umull	r2, r3, r3, r2
 800aad4:	095b      	lsrs	r3, r3, #5
 800aad6:	011e      	lsls	r6, r3, #4
 800aad8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800aada:	461c      	mov	r4, r3
 800aadc:	f04f 0500 	mov.w	r5, #0
 800aae0:	4622      	mov	r2, r4
 800aae2:	462b      	mov	r3, r5
 800aae4:	1891      	adds	r1, r2, r2
 800aae6:	6339      	str	r1, [r7, #48]	; 0x30
 800aae8:	415b      	adcs	r3, r3
 800aaea:	637b      	str	r3, [r7, #52]	; 0x34
 800aaec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800aaf0:	1912      	adds	r2, r2, r4
 800aaf2:	eb45 0303 	adc.w	r3, r5, r3
 800aaf6:	f04f 0000 	mov.w	r0, #0
 800aafa:	f04f 0100 	mov.w	r1, #0
 800aafe:	00d9      	lsls	r1, r3, #3
 800ab00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ab04:	00d0      	lsls	r0, r2, #3
 800ab06:	4602      	mov	r2, r0
 800ab08:	460b      	mov	r3, r1
 800ab0a:	1911      	adds	r1, r2, r4
 800ab0c:	65b9      	str	r1, [r7, #88]	; 0x58
 800ab0e:	416b      	adcs	r3, r5
 800ab10:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	461a      	mov	r2, r3
 800ab18:	f04f 0300 	mov.w	r3, #0
 800ab1c:	1891      	adds	r1, r2, r2
 800ab1e:	62b9      	str	r1, [r7, #40]	; 0x28
 800ab20:	415b      	adcs	r3, r3
 800ab22:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ab28:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ab2c:	f7f6 f80a 	bl	8000b44 <__aeabi_uldivmod>
 800ab30:	4602      	mov	r2, r0
 800ab32:	460b      	mov	r3, r1
 800ab34:	4b2e      	ldr	r3, [pc, #184]	; (800abf0 <UART_SetConfig+0x28c>)
 800ab36:	fba3 1302 	umull	r1, r3, r3, r2
 800ab3a:	095b      	lsrs	r3, r3, #5
 800ab3c:	2164      	movs	r1, #100	; 0x64
 800ab3e:	fb01 f303 	mul.w	r3, r1, r3
 800ab42:	1ad3      	subs	r3, r2, r3
 800ab44:	00db      	lsls	r3, r3, #3
 800ab46:	3332      	adds	r3, #50	; 0x32
 800ab48:	4a29      	ldr	r2, [pc, #164]	; (800abf0 <UART_SetConfig+0x28c>)
 800ab4a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab4e:	095b      	lsrs	r3, r3, #5
 800ab50:	005b      	lsls	r3, r3, #1
 800ab52:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ab56:	441e      	add	r6, r3
 800ab58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f04f 0100 	mov.w	r1, #0
 800ab60:	4602      	mov	r2, r0
 800ab62:	460b      	mov	r3, r1
 800ab64:	1894      	adds	r4, r2, r2
 800ab66:	623c      	str	r4, [r7, #32]
 800ab68:	415b      	adcs	r3, r3
 800ab6a:	627b      	str	r3, [r7, #36]	; 0x24
 800ab6c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ab70:	1812      	adds	r2, r2, r0
 800ab72:	eb41 0303 	adc.w	r3, r1, r3
 800ab76:	f04f 0400 	mov.w	r4, #0
 800ab7a:	f04f 0500 	mov.w	r5, #0
 800ab7e:	00dd      	lsls	r5, r3, #3
 800ab80:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ab84:	00d4      	lsls	r4, r2, #3
 800ab86:	4622      	mov	r2, r4
 800ab88:	462b      	mov	r3, r5
 800ab8a:	1814      	adds	r4, r2, r0
 800ab8c:	653c      	str	r4, [r7, #80]	; 0x50
 800ab8e:	414b      	adcs	r3, r1
 800ab90:	657b      	str	r3, [r7, #84]	; 0x54
 800ab92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	461a      	mov	r2, r3
 800ab98:	f04f 0300 	mov.w	r3, #0
 800ab9c:	1891      	adds	r1, r2, r2
 800ab9e:	61b9      	str	r1, [r7, #24]
 800aba0:	415b      	adcs	r3, r3
 800aba2:	61fb      	str	r3, [r7, #28]
 800aba4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aba8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800abac:	f7f5 ffca 	bl	8000b44 <__aeabi_uldivmod>
 800abb0:	4602      	mov	r2, r0
 800abb2:	460b      	mov	r3, r1
 800abb4:	4b0e      	ldr	r3, [pc, #56]	; (800abf0 <UART_SetConfig+0x28c>)
 800abb6:	fba3 1302 	umull	r1, r3, r3, r2
 800abba:	095b      	lsrs	r3, r3, #5
 800abbc:	2164      	movs	r1, #100	; 0x64
 800abbe:	fb01 f303 	mul.w	r3, r1, r3
 800abc2:	1ad3      	subs	r3, r2, r3
 800abc4:	00db      	lsls	r3, r3, #3
 800abc6:	3332      	adds	r3, #50	; 0x32
 800abc8:	4a09      	ldr	r2, [pc, #36]	; (800abf0 <UART_SetConfig+0x28c>)
 800abca:	fba2 2303 	umull	r2, r3, r2, r3
 800abce:	095b      	lsrs	r3, r3, #5
 800abd0:	f003 0207 	and.w	r2, r3, #7
 800abd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4432      	add	r2, r6
 800abda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800abdc:	e0c4      	b.n	800ad68 <UART_SetConfig+0x404>
 800abde:	bf00      	nop
 800abe0:	00a037a0 	.word	0x00a037a0
 800abe4:	08010914 	.word	0x08010914
 800abe8:	40011000 	.word	0x40011000
 800abec:	40011400 	.word	0x40011400
 800abf0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800abf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800abf6:	461c      	mov	r4, r3
 800abf8:	f04f 0500 	mov.w	r5, #0
 800abfc:	4622      	mov	r2, r4
 800abfe:	462b      	mov	r3, r5
 800ac00:	1891      	adds	r1, r2, r2
 800ac02:	6139      	str	r1, [r7, #16]
 800ac04:	415b      	adcs	r3, r3
 800ac06:	617b      	str	r3, [r7, #20]
 800ac08:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ac0c:	1912      	adds	r2, r2, r4
 800ac0e:	eb45 0303 	adc.w	r3, r5, r3
 800ac12:	f04f 0000 	mov.w	r0, #0
 800ac16:	f04f 0100 	mov.w	r1, #0
 800ac1a:	00d9      	lsls	r1, r3, #3
 800ac1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ac20:	00d0      	lsls	r0, r2, #3
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	eb12 0804 	adds.w	r8, r2, r4
 800ac2a:	eb43 0905 	adc.w	r9, r3, r5
 800ac2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f04f 0100 	mov.w	r1, #0
 800ac38:	f04f 0200 	mov.w	r2, #0
 800ac3c:	f04f 0300 	mov.w	r3, #0
 800ac40:	008b      	lsls	r3, r1, #2
 800ac42:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ac46:	0082      	lsls	r2, r0, #2
 800ac48:	4640      	mov	r0, r8
 800ac4a:	4649      	mov	r1, r9
 800ac4c:	f7f5 ff7a 	bl	8000b44 <__aeabi_uldivmod>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	4b47      	ldr	r3, [pc, #284]	; (800ad74 <UART_SetConfig+0x410>)
 800ac56:	fba3 2302 	umull	r2, r3, r3, r2
 800ac5a:	095b      	lsrs	r3, r3, #5
 800ac5c:	011e      	lsls	r6, r3, #4
 800ac5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac60:	4618      	mov	r0, r3
 800ac62:	f04f 0100 	mov.w	r1, #0
 800ac66:	4602      	mov	r2, r0
 800ac68:	460b      	mov	r3, r1
 800ac6a:	1894      	adds	r4, r2, r2
 800ac6c:	60bc      	str	r4, [r7, #8]
 800ac6e:	415b      	adcs	r3, r3
 800ac70:	60fb      	str	r3, [r7, #12]
 800ac72:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ac76:	1812      	adds	r2, r2, r0
 800ac78:	eb41 0303 	adc.w	r3, r1, r3
 800ac7c:	f04f 0400 	mov.w	r4, #0
 800ac80:	f04f 0500 	mov.w	r5, #0
 800ac84:	00dd      	lsls	r5, r3, #3
 800ac86:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ac8a:	00d4      	lsls	r4, r2, #3
 800ac8c:	4622      	mov	r2, r4
 800ac8e:	462b      	mov	r3, r5
 800ac90:	1814      	adds	r4, r2, r0
 800ac92:	64bc      	str	r4, [r7, #72]	; 0x48
 800ac94:	414b      	adcs	r3, r1
 800ac96:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac9a:	685b      	ldr	r3, [r3, #4]
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f04f 0100 	mov.w	r1, #0
 800aca2:	f04f 0200 	mov.w	r2, #0
 800aca6:	f04f 0300 	mov.w	r3, #0
 800acaa:	008b      	lsls	r3, r1, #2
 800acac:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800acb0:	0082      	lsls	r2, r0, #2
 800acb2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800acb6:	f7f5 ff45 	bl	8000b44 <__aeabi_uldivmod>
 800acba:	4602      	mov	r2, r0
 800acbc:	460b      	mov	r3, r1
 800acbe:	4b2d      	ldr	r3, [pc, #180]	; (800ad74 <UART_SetConfig+0x410>)
 800acc0:	fba3 1302 	umull	r1, r3, r3, r2
 800acc4:	095b      	lsrs	r3, r3, #5
 800acc6:	2164      	movs	r1, #100	; 0x64
 800acc8:	fb01 f303 	mul.w	r3, r1, r3
 800accc:	1ad3      	subs	r3, r2, r3
 800acce:	011b      	lsls	r3, r3, #4
 800acd0:	3332      	adds	r3, #50	; 0x32
 800acd2:	4a28      	ldr	r2, [pc, #160]	; (800ad74 <UART_SetConfig+0x410>)
 800acd4:	fba2 2303 	umull	r2, r3, r2, r3
 800acd8:	095b      	lsrs	r3, r3, #5
 800acda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800acde:	441e      	add	r6, r3
 800ace0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ace2:	4618      	mov	r0, r3
 800ace4:	f04f 0100 	mov.w	r1, #0
 800ace8:	4602      	mov	r2, r0
 800acea:	460b      	mov	r3, r1
 800acec:	1894      	adds	r4, r2, r2
 800acee:	603c      	str	r4, [r7, #0]
 800acf0:	415b      	adcs	r3, r3
 800acf2:	607b      	str	r3, [r7, #4]
 800acf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acf8:	1812      	adds	r2, r2, r0
 800acfa:	eb41 0303 	adc.w	r3, r1, r3
 800acfe:	f04f 0400 	mov.w	r4, #0
 800ad02:	f04f 0500 	mov.w	r5, #0
 800ad06:	00dd      	lsls	r5, r3, #3
 800ad08:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ad0c:	00d4      	lsls	r4, r2, #3
 800ad0e:	4622      	mov	r2, r4
 800ad10:	462b      	mov	r3, r5
 800ad12:	eb12 0a00 	adds.w	sl, r2, r0
 800ad16:	eb43 0b01 	adc.w	fp, r3, r1
 800ad1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f04f 0100 	mov.w	r1, #0
 800ad24:	f04f 0200 	mov.w	r2, #0
 800ad28:	f04f 0300 	mov.w	r3, #0
 800ad2c:	008b      	lsls	r3, r1, #2
 800ad2e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ad32:	0082      	lsls	r2, r0, #2
 800ad34:	4650      	mov	r0, sl
 800ad36:	4659      	mov	r1, fp
 800ad38:	f7f5 ff04 	bl	8000b44 <__aeabi_uldivmod>
 800ad3c:	4602      	mov	r2, r0
 800ad3e:	460b      	mov	r3, r1
 800ad40:	4b0c      	ldr	r3, [pc, #48]	; (800ad74 <UART_SetConfig+0x410>)
 800ad42:	fba3 1302 	umull	r1, r3, r3, r2
 800ad46:	095b      	lsrs	r3, r3, #5
 800ad48:	2164      	movs	r1, #100	; 0x64
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	1ad3      	subs	r3, r2, r3
 800ad50:	011b      	lsls	r3, r3, #4
 800ad52:	3332      	adds	r3, #50	; 0x32
 800ad54:	4a07      	ldr	r2, [pc, #28]	; (800ad74 <UART_SetConfig+0x410>)
 800ad56:	fba2 2303 	umull	r2, r3, r2, r3
 800ad5a:	095b      	lsrs	r3, r3, #5
 800ad5c:	f003 020f 	and.w	r2, r3, #15
 800ad60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4432      	add	r2, r6
 800ad66:	609a      	str	r2, [r3, #8]
}
 800ad68:	bf00      	nop
 800ad6a:	377c      	adds	r7, #124	; 0x7c
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad72:	bf00      	nop
 800ad74:	51eb851f 	.word	0x51eb851f

0800ad78 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ad80:	2300      	movs	r3, #0
 800ad82:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 800ad84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d105      	bne.n	800ad98 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 800ad8c:	2101      	movs	r1, #1
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f001 f824 	bl	800bddc <VL53L1_data_init>
 800ad94:	4603      	mov	r3, r0
 800ad96:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 800ad98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d103      	bne.n	800ada8 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2201      	movs	r2, #1
 800ada4:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800ada8:	2300      	movs	r3, #0
 800adaa:	73bb      	strb	r3, [r7, #14]
 800adac:	e012      	b.n	800add4 <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 800adae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d112      	bne.n	800addc <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 800adb6:	7bbb      	ldrb	r3, [r7, #14]
 800adb8:	b29b      	uxth	r3, r3
 800adba:	2201      	movs	r2, #1
 800adbc:	4619      	mov	r1, r3
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fbd3 	bl	800b56a <VL53L1_SetLimitCheckEnable>
 800adc4:	4603      	mov	r3, r0
 800adc6:	461a      	mov	r2, r3
 800adc8:	7bfb      	ldrb	r3, [r7, #15]
 800adca:	4313      	orrs	r3, r2
 800adcc:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800adce:	7bbb      	ldrb	r3, [r7, #14]
 800add0:	3301      	adds	r3, #1
 800add2:	73bb      	strb	r3, [r7, #14]
 800add4:	7bbb      	ldrb	r3, [r7, #14]
 800add6:	2b01      	cmp	r3, #1
 800add8:	d9e9      	bls.n	800adae <VL53L1_DataInit+0x36>
 800adda:	e000      	b.n	800adde <VL53L1_DataInit+0x66>
		else
			break;
 800addc:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 800adde:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3710      	adds	r7, #16
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}

0800adea <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 800adea:	b580      	push	{r7, lr}
 800adec:	b084      	sub	sp, #16
 800adee:	af00      	add	r7, sp, #0
 800adf0:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800adf2:	2300      	movs	r3, #0
 800adf4:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2203      	movs	r2, #3
 800adfa:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800adfe:	2320      	movs	r3, #32
 800ae00:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	7bba      	ldrb	r2, [r7, #14]
 800ae06:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 800ae08:	2108      	movs	r1, #8
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f8f9 	bl	800b002 <VL53L1_SetPresetMode>
 800ae10:	4603      	mov	r3, r0
 800ae12:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2208      	movs	r2, #8
 800ae18:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 800ae1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3710      	adds	r7, #16
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ae30:	2300      	movs	r3, #0
 800ae32:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 800ae34:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f004 ffe0 	bl	800fdfe <VL53L1_poll_for_boot_completion>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800ae42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3710      	adds	r7, #16
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}
	...

0800ae50 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b087      	sub	sp, #28
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	4603      	mov	r3, r0
 800ae58:	603a      	str	r2, [r7, #0]
 800ae5a:	71fb      	strb	r3, [r7, #7]
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ae60:	2300      	movs	r3, #0
 800ae62:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 800ae64:	4a2c      	ldr	r2, [pc, #176]	; (800af18 <ComputeDevicePresetMode+0xc8>)
 800ae66:	f107 0310 	add.w	r3, r7, #16
 800ae6a:	6812      	ldr	r2, [r2, #0]
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	8019      	strh	r1, [r3, #0]
 800ae70:	3302      	adds	r3, #2
 800ae72:	0c12      	lsrs	r2, r2, #16
 800ae74:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 800ae76:	4a29      	ldr	r2, [pc, #164]	; (800af1c <ComputeDevicePresetMode+0xcc>)
 800ae78:	f107 030c 	add.w	r3, r7, #12
 800ae7c:	6812      	ldr	r2, [r2, #0]
 800ae7e:	4611      	mov	r1, r2
 800ae80:	8019      	strh	r1, [r3, #0]
 800ae82:	3302      	adds	r3, #2
 800ae84:	0c12      	lsrs	r2, r2, #16
 800ae86:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 800ae88:	4a25      	ldr	r2, [pc, #148]	; (800af20 <ComputeDevicePresetMode+0xd0>)
 800ae8a:	f107 0308 	add.w	r3, r7, #8
 800ae8e:	6812      	ldr	r2, [r2, #0]
 800ae90:	4611      	mov	r1, r2
 800ae92:	8019      	strh	r1, [r3, #0]
 800ae94:	3302      	adds	r3, #2
 800ae96:	0c12      	lsrs	r2, r2, #16
 800ae98:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 800aea0:	79bb      	ldrb	r3, [r7, #6]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d002      	beq.n	800aeac <ComputeDevicePresetMode+0x5c>
 800aea6:	2b02      	cmp	r3, #2
 800aea8:	d003      	beq.n	800aeb2 <ComputeDevicePresetMode+0x62>
 800aeaa:	e005      	b.n	800aeb8 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 800aeac:	2300      	movs	r3, #0
 800aeae:	75bb      	strb	r3, [r7, #22]
		break;
 800aeb0:	e004      	b.n	800aebc <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	75bb      	strb	r3, [r7, #22]
		break;
 800aeb6:	e001      	b.n	800aebc <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 800aeb8:	2302      	movs	r3, #2
 800aeba:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 800aebc:	79fb      	ldrb	r3, [r7, #7]
 800aebe:	2b08      	cmp	r3, #8
 800aec0:	d017      	beq.n	800aef2 <ComputeDevicePresetMode+0xa2>
 800aec2:	2b08      	cmp	r3, #8
 800aec4:	dc1e      	bgt.n	800af04 <ComputeDevicePresetMode+0xb4>
 800aec6:	2b03      	cmp	r3, #3
 800aec8:	d00a      	beq.n	800aee0 <ComputeDevicePresetMode+0x90>
 800aeca:	2b04      	cmp	r3, #4
 800aecc:	d11a      	bne.n	800af04 <ComputeDevicePresetMode+0xb4>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 800aece:	7dbb      	ldrb	r3, [r7, #22]
 800aed0:	f107 0218 	add.w	r2, r7, #24
 800aed4:	4413      	add	r3, r2
 800aed6:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	701a      	strb	r2, [r3, #0]
		break;
 800aede:	e013      	b.n	800af08 <ComputeDevicePresetMode+0xb8>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 800aee0:	7dbb      	ldrb	r3, [r7, #22]
 800aee2:	f107 0218 	add.w	r2, r7, #24
 800aee6:	4413      	add	r3, r2
 800aee8:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	701a      	strb	r2, [r3, #0]
		break;
 800aef0:	e00a      	b.n	800af08 <ComputeDevicePresetMode+0xb8>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800aef2:	7dbb      	ldrb	r3, [r7, #22]
 800aef4:	f107 0218 	add.w	r2, r7, #24
 800aef8:	4413      	add	r3, r2
 800aefa:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	701a      	strb	r2, [r3, #0]
		break;
 800af02:	e001      	b.n	800af08 <ComputeDevicePresetMode+0xb8>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800af04:	23f8      	movs	r3, #248	; 0xf8
 800af06:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 800af08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	371c      	adds	r7, #28
 800af10:	46bd      	mov	sp, r7
 800af12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af16:	4770      	bx	lr
 800af18:	0801097c 	.word	0x0801097c
 800af1c:	08010980 	.word	0x08010980
 800af20:	08010984 	.word	0x08010984

0800af24 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800af24:	b5b0      	push	{r4, r5, r7, lr}
 800af26:	b08e      	sub	sp, #56	; 0x38
 800af28:	af04      	add	r7, sp, #16
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	607b      	str	r3, [r7, #4]
 800af2e:	460b      	mov	r3, r1
 800af30:	72fb      	strb	r3, [r7, #11]
 800af32:	4613      	mov	r3, r2
 800af34:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800af36:	2300      	movs	r3, #0
 800af38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 800af3c:	2300      	movs	r3, #0
 800af3e:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 800af40:	2300      	movs	r3, #0
 800af42:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 800af44:	2300      	movs	r3, #0
 800af46:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 800af48:	2300      	movs	r3, #0
 800af4a:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800af4c:	7afb      	ldrb	r3, [r7, #11]
 800af4e:	2b03      	cmp	r3, #3
 800af50:	d002      	beq.n	800af58 <SetPresetMode+0x34>
 800af52:	7afb      	ldrb	r3, [r7, #11]
 800af54:	2b08      	cmp	r3, #8
 800af56:	d103      	bne.n	800af60 <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800af58:	2340      	movs	r3, #64	; 0x40
 800af5a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800af5e:	e002      	b.n	800af66 <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 800af60:	2320      	movs	r3, #32
 800af62:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 800af66:	f107 0225 	add.w	r2, r7, #37	; 0x25
 800af6a:	7ab9      	ldrb	r1, [r7, #10]
 800af6c:	7afb      	ldrb	r3, [r7, #11]
 800af6e:	4618      	mov	r0, r3
 800af70:	f7ff ff6e 	bl	800ae50 <ComputeDevicePresetMode>
 800af74:	4603      	mov	r3, r0
 800af76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 800af7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d112      	bne.n	800afa8 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 800af82:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 800af86:	f107 001c 	add.w	r0, r7, #28
 800af8a:	f107 0222 	add.w	r2, r7, #34	; 0x22
 800af8e:	f107 0314 	add.w	r3, r7, #20
 800af92:	9301      	str	r3, [sp, #4]
 800af94:	f107 0318 	add.w	r3, r7, #24
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	4603      	mov	r3, r0
 800af9c:	68f8      	ldr	r0, [r7, #12]
 800af9e:	f001 f9dd 	bl	800c35c <VL53L1_get_preset_mode_timing_cfg>
 800afa2:	4603      	mov	r3, r0
 800afa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 800afa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800afac:	2b00      	cmp	r3, #0
 800afae:	d112      	bne.n	800afd6 <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 800afb0:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 800afb4:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800afb6:	69fd      	ldr	r5, [r7, #28]
 800afb8:	69bb      	ldr	r3, [r7, #24]
 800afba:	697a      	ldr	r2, [r7, #20]
 800afbc:	6879      	ldr	r1, [r7, #4]
 800afbe:	9102      	str	r1, [sp, #8]
 800afc0:	9201      	str	r2, [sp, #4]
 800afc2:	9300      	str	r3, [sp, #0]
 800afc4:	462b      	mov	r3, r5
 800afc6:	4622      	mov	r2, r4
 800afc8:	4601      	mov	r1, r0
 800afca:	68f8      	ldr	r0, [r7, #12]
 800afcc:	f001 fa70 	bl	800c4b0 <VL53L1_set_preset_mode>
 800afd0:	4603      	mov	r3, r0
 800afd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800afd6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d103      	bne.n	800afe6 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800afe4:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 800afe6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800afea:	2b00      	cmp	r3, #0
 800afec:	d103      	bne.n	800aff6 <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	7afa      	ldrb	r2, [r7, #11]
 800aff2:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 800aff6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800affa:	4618      	mov	r0, r3
 800affc:	3728      	adds	r7, #40	; 0x28
 800affe:	46bd      	mov	sp, r7
 800b000:	bdb0      	pop	{r4, r5, r7, pc}

0800b002 <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 800b002:	b580      	push	{r7, lr}
 800b004:	b084      	sub	sp, #16
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
 800b00a:	460b      	mov	r3, r1
 800b00c:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b00e:	2300      	movs	r3, #0
 800b010:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 800b012:	2303      	movs	r3, #3
 800b014:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f003 fd2c 	bl	800ea74 <VL53L1_low_power_auto_data_init>
 800b01c:	4603      	mov	r3, r0
 800b01e:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 800b020:	7bba      	ldrb	r2, [r7, #14]
 800b022:	78f9      	ldrb	r1, [r7, #3]
 800b024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f7ff ff7b 	bl	800af24 <SetPresetMode>
 800b02e:	4603      	mov	r3, r0
 800b030:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 800b032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d117      	bne.n	800b06a <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 800b03a:	78fb      	ldrb	r3, [r7, #3]
 800b03c:	2b04      	cmp	r3, #4
 800b03e:	d005      	beq.n	800b04c <VL53L1_SetPresetMode+0x4a>
 800b040:	78fb      	ldrb	r3, [r7, #3]
 800b042:	2b03      	cmp	r3, #3
 800b044:	d002      	beq.n	800b04c <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800b046:	78fb      	ldrb	r3, [r7, #3]
 800b048:	2b08      	cmp	r3, #8
 800b04a:	d107      	bne.n	800b05c <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800b04c:	f24a 0128 	movw	r1, #41000	; 0xa028
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f000 f891 	bl	800b178 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800b056:	4603      	mov	r3, r0
 800b058:	73fb      	strb	r3, [r7, #15]
 800b05a:	e006      	b.n	800b06a <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 800b05c:	f248 2135 	movw	r1, #33333	; 0x8235
 800b060:	6878      	ldr	r0, [r7, #4]
 800b062:	f000 f889 	bl	800b178 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 800b066:	4603      	mov	r3, r0
 800b068:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b06a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d106      	bne.n	800b080 <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 800b072:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800b076:	6878      	ldr	r0, [r7, #4]
 800b078:	f000 fa0a 	bl	800b490 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 800b07c:	4603      	mov	r3, r0
 800b07e:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b080:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b088      	sub	sp, #32
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	460b      	mov	r3, r1
 800b096:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b098:	2300      	movs	r3, #0
 800b09a:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 800b09c:	2300      	movs	r3, #0
 800b09e:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800b0ae:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 800b0b0:	78fb      	ldrb	r3, [r7, #3]
 800b0b2:	2b01      	cmp	r3, #1
 800b0b4:	d008      	beq.n	800b0c8 <VL53L1_SetDistanceMode+0x3c>
 800b0b6:	78fb      	ldrb	r3, [r7, #3]
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d005      	beq.n	800b0c8 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 800b0bc:	78fb      	ldrb	r3, [r7, #3]
 800b0be:	2b03      	cmp	r3, #3
 800b0c0:	d002      	beq.n	800b0c8 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 800b0c2:	f06f 0303 	mvn.w	r3, #3
 800b0c6:	e052      	b.n	800b16e <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 800b0c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d107      	bne.n	800b0e0 <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800b0d0:	f107 0308 	add.w	r3, r7, #8
 800b0d4:	4619      	mov	r1, r3
 800b0d6:	6878      	ldr	r0, [r7, #4]
 800b0d8:	f001 f8e9 	bl	800c2ae <VL53L1_get_user_zone>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	695b      	ldr	r3, [r3, #20]
 800b0e4:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800b0e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d10a      	bne.n	800b104 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 800b0ee:	f107 0314 	add.w	r3, r7, #20
 800b0f2:	f107 0210 	add.w	r2, r7, #16
 800b0f6:	f107 010c 	add.w	r1, r7, #12
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f001 f812 	bl	800c124 <VL53L1_get_timeouts_us>
 800b100:	4603      	mov	r3, r0
 800b102:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 800b104:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d107      	bne.n	800b11c <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 800b10c:	78fa      	ldrb	r2, [r7, #3]
 800b10e:	7fb9      	ldrb	r1, [r7, #30]
 800b110:	69bb      	ldr	r3, [r7, #24]
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f7ff ff06 	bl	800af24 <SetPresetMode>
 800b118:	4603      	mov	r3, r0
 800b11a:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 800b11c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d103      	bne.n	800b12c <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	78fa      	ldrb	r2, [r7, #3]
 800b128:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b12c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d10e      	bne.n	800b152 <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 800b134:	68f9      	ldr	r1, [r7, #12]
 800b136:	693a      	ldr	r2, [r7, #16]
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 ffba 	bl	800c0b4 <VL53L1_set_timeouts_us>
 800b140:	4603      	mov	r3, r0
 800b142:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 800b144:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d102      	bne.n	800b152 <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 800b14c:	697a      	ldr	r2, [r7, #20]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 800b152:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d107      	bne.n	800b16a <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 800b15a:	f107 0308 	add.w	r3, r7, #8
 800b15e:	4619      	mov	r1, r3
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 f881 	bl	800c268 <VL53L1_set_user_zone>
 800b166:	4603      	mov	r3, r0
 800b168:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 800b16a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3720      	adds	r7, #32
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
	...

0800b178 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08c      	sub	sp, #48	; 0x30
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b182:	2300      	movs	r3, #0
 800b184:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800b188:	2300      	movs	r3, #0
 800b18a:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 800b18c:	2300      	movs	r3, #0
 800b18e:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 800b190:	2300      	movs	r3, #0
 800b192:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 800b194:	2300      	movs	r3, #0
 800b196:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 800b198:	2300      	movs	r3, #0
 800b19a:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 800b19c:	4b64      	ldr	r3, [pc, #400]	; (800b330 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 800b19e:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	4a64      	ldr	r2, [pc, #400]	; (800b334 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 800b1a4:	4293      	cmp	r3, r2
 800b1a6:	d902      	bls.n	800b1ae <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b1a8:	23fc      	movs	r3, #252	; 0xfc
 800b1aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 800b1ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d109      	bne.n	800b1ca <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800b1b6:	f107 031a 	add.w	r3, r7, #26
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	2105      	movs	r1, #5
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 fa8d 	bl	800b6de <VL53L1_GetSequenceStepEnable>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b1ca:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d109      	bne.n	800b1e6 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800b1d2:	f107 0319 	add.w	r3, r7, #25
 800b1d6:	461a      	mov	r2, r3
 800b1d8:	2106      	movs	r1, #6
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f000 fa7f 	bl	800b6de <VL53L1_GetSequenceStepEnable>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 800b1e6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d10b      	bne.n	800b206 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 800b1ee:	f107 0314 	add.w	r3, r7, #20
 800b1f2:	f107 0210 	add.w	r2, r7, #16
 800b1f6:	f107 010c 	add.w	r1, r7, #12
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 ff92 	bl	800c124 <VL53L1_get_timeouts_us>
 800b200:	4603      	mov	r3, r0
 800b202:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 800b206:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	f040 8081 	bne.w	800b312 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800b216:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 800b218:	2300      	movs	r3, #0
 800b21a:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 800b21c:	2301      	movs	r3, #1
 800b21e:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 800b220:	7efb      	ldrb	r3, [r7, #27]
 800b222:	2b08      	cmp	r3, #8
 800b224:	d026      	beq.n	800b274 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 800b226:	2b08      	cmp	r3, #8
 800b228:	dc43      	bgt.n	800b2b2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 800b22a:	2b03      	cmp	r3, #3
 800b22c:	d00f      	beq.n	800b24e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 800b22e:	2b04      	cmp	r3, #4
 800b230:	d13f      	bne.n	800b2b2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b232:	7ebb      	ldrb	r3, [r7, #26]
 800b234:	2b01      	cmp	r3, #1
 800b236:	d002      	beq.n	800b23e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 800b238:	7e7b      	ldrb	r3, [r7, #25]
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	d103      	bne.n	800b246 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 800b23e:	f241 3388 	movw	r3, #5000	; 0x1388
 800b242:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 800b244:	e038      	b.n	800b2b8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 800b246:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b24a:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b24c:	e034      	b.n	800b2b8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	005b      	lsls	r3, r3, #1
 800b252:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b254:	7ebb      	ldrb	r3, [r7, #26]
 800b256:	2b01      	cmp	r3, #1
 800b258:	d002      	beq.n	800b260 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 800b25a:	7e7b      	ldrb	r3, [r7, #25]
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d103      	bne.n	800b268 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 800b260:	f246 73e8 	movw	r3, #26600	; 0x67e8
 800b264:	62bb      	str	r3, [r7, #40]	; 0x28
 800b266:	e002      	b.n	800b26e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 800b268:	f245 4360 	movw	r3, #21600	; 0x5460
 800b26c:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 800b26e:	2302      	movs	r3, #2
 800b270:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800b272:	e021      	b.n	800b2b8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	005b      	lsls	r3, r3, #1
 800b278:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800b27a:	23f5      	movs	r3, #245	; 0xf5
 800b27c:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 800b27e:	f107 0308 	add.w	r3, r7, #8
 800b282:	461a      	mov	r2, r3
 800b284:	f248 0136 	movw	r1, #32822	; 0x8036
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f001 ff75 	bl	800d178 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	2b00      	cmp	r3, #0
 800b292:	dd07      	ble.n	800b2a4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	22f5      	movs	r2, #245	; 0xf5
 800b298:	fb02 f303 	mul.w	r3, r2, r3
 800b29c:	461a      	mov	r2, r3
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	4413      	add	r3, r2
 800b2a2:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800b2a4:	6a3b      	ldr	r3, [r7, #32]
 800b2a6:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800b2aa:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 800b2ac:	2302      	movs	r3, #2
 800b2ae:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 800b2b0:	e002      	b.n	800b2b8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800b2b2:	23f8      	movs	r3, #248	; 0xf8
 800b2b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 800b2b8:	683a      	ldr	r2, [r7, #0]
 800b2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2bc:	429a      	cmp	r2, r3
 800b2be:	d803      	bhi.n	800b2c8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800b2c0:	23fc      	movs	r3, #252	; 0xfc
 800b2c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b2c6:	e003      	b.n	800b2d0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 800b2c8:	683a      	ldr	r2, [r7, #0]
 800b2ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2cc:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 800b2ce:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 800b2d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d11c      	bne.n	800b312 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	69fa      	ldr	r2, [r7, #28]
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d203      	bcs.n	800b2e8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 800b2e0:	23fc      	movs	r3, #252	; 0xfc
 800b2e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b2e6:	e00d      	b.n	800b304 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 800b2e8:	697a      	ldr	r2, [r7, #20]
 800b2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2f0:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 800b2f2:	68f9      	ldr	r1, [r7, #12]
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f000 fedb 	bl	800c0b4 <VL53L1_set_timeouts_us>
 800b2fe:	4603      	mov	r3, r0
 800b300:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 800b304:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d102      	bne.n	800b312 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 800b30c:	697a      	ldr	r2, [r7, #20]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 800b312:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b316:	2b00      	cmp	r3, #0
 800b318:	d103      	bne.n	800b322 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	683a      	ldr	r2, [r7, #0]
 800b31e:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b322:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b326:	4618      	mov	r0, r3
 800b328:	3730      	adds	r7, #48	; 0x30
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	00086470 	.word	0x00086470
 800b334:	00989680 	.word	0x00989680

0800b338 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b08c      	sub	sp, #48	; 0x30
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b342:	2300      	movs	r3, #0
 800b344:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 800b348:	2300      	movs	r3, #0
 800b34a:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 800b34c:	2300      	movs	r3, #0
 800b34e:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 800b350:	2300      	movs	r3, #0
 800b352:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 800b354:	2300      	movs	r3, #0
 800b356:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 800b358:	2300      	movs	r3, #0
 800b35a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 800b35c:	2300      	movs	r3, #0
 800b35e:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	2200      	movs	r2, #0
 800b364:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 800b366:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d109      	bne.n	800b382 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800b36e:	f107 031b 	add.w	r3, r7, #27
 800b372:	461a      	mov	r2, r3
 800b374:	2105      	movs	r1, #5
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f000 f9b1 	bl	800b6de <VL53L1_GetSequenceStepEnable>
 800b37c:	4603      	mov	r3, r0
 800b37e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800b382:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b386:	2b00      	cmp	r3, #0
 800b388:	d109      	bne.n	800b39e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800b38a:	f107 031a 	add.w	r3, r7, #26
 800b38e:	461a      	mov	r2, r3
 800b390:	2106      	movs	r1, #6
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f000 f9a3 	bl	800b6de <VL53L1_GetSequenceStepEnable>
 800b398:	4603      	mov	r3, r0
 800b39a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 800b39e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d10b      	bne.n	800b3be <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 800b3a6:	f107 0310 	add.w	r3, r7, #16
 800b3aa:	f107 0214 	add.w	r2, r7, #20
 800b3ae:	f107 010c 	add.w	r1, r7, #12
 800b3b2:	6878      	ldr	r0, [r7, #4]
 800b3b4:	f000 feb6 	bl	800c124 <VL53L1_get_timeouts_us>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 800b3be:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d156      	bne.n	800b474 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 800b3cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 800b3d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b3d4:	2b08      	cmp	r3, #8
 800b3d6:	d02a      	beq.n	800b42e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 800b3d8:	2b08      	cmp	r3, #8
 800b3da:	dc47      	bgt.n	800b46c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 800b3dc:	2b03      	cmp	r3, #3
 800b3de:	d012      	beq.n	800b406 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 800b3e0:	2b04      	cmp	r3, #4
 800b3e2:	d143      	bne.n	800b46c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b3e4:	7efb      	ldrb	r3, [r7, #27]
 800b3e6:	2b01      	cmp	r3, #1
 800b3e8:	d002      	beq.n	800b3f0 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 800b3ea:	7ebb      	ldrb	r3, [r7, #26]
 800b3ec:	2b01      	cmp	r3, #1
 800b3ee:	d105      	bne.n	800b3fc <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 800b3f0:	693b      	ldr	r3, [r7, #16]
 800b3f2:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800b3f6:	3308      	adds	r3, #8
 800b3f8:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800b3fa:	e03c      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800b402:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b404:	e037      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800b406:	7efb      	ldrb	r3, [r7, #27]
 800b408:	2b01      	cmp	r3, #1
 800b40a:	d002      	beq.n	800b412 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 800b40c:	7ebb      	ldrb	r3, [r7, #26]
 800b40e:	2b01      	cmp	r3, #1
 800b410:	d106      	bne.n	800b420 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 800b418:	3334      	adds	r3, #52	; 0x34
 800b41a:	005b      	lsls	r3, r3, #1
 800b41c:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 800b41e:	e02a      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 800b426:	3330      	adds	r3, #48	; 0x30
 800b428:	005b      	lsls	r3, r3, #1
 800b42a:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b42c:	e023      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800b42e:	23f5      	movs	r3, #245	; 0xf5
 800b430:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 800b432:	f107 0308 	add.w	r3, r7, #8
 800b436:	461a      	mov	r2, r3
 800b438:	f248 0136 	movw	r1, #32822	; 0x8036
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f001 fe9b 	bl	800d178 <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 800b442:	68bb      	ldr	r3, [r7, #8]
 800b444:	2b00      	cmp	r3, #0
 800b446:	dd07      	ble.n	800b458 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	22f5      	movs	r2, #245	; 0xf5
 800b44c:	fb02 f303 	mul.w	r3, r2, r3
 800b450:	461a      	mov	r2, r3
 800b452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b454:	4413      	add	r3, r2
 800b456:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 800b458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b45a:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800b45e:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	005b      	lsls	r3, r3, #1
 800b464:	69fa      	ldr	r2, [r7, #28]
 800b466:	4413      	add	r3, r2
 800b468:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800b46a:	e004      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800b46c:	23f8      	movs	r3, #248	; 0xf8
 800b46e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b472:	e000      	b.n	800b476 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 800b474:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 800b476:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d102      	bne.n	800b484 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b482:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800b484:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800b488:	4618      	mov	r0, r3
 800b48a:	3730      	adds	r7, #48	; 0x30
 800b48c:	46bd      	mov	sp, r7
 800b48e:	bd80      	pop	{r7, pc}

0800b490 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b084      	sub	sp, #16
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b49a:	2300      	movs	r3, #0
 800b49c:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	019b      	lsls	r3, r3, #6
 800b4a6:	4a09      	ldr	r2, [pc, #36]	; (800b4cc <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 800b4a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b4ac:	099b      	lsrs	r3, r3, #6
 800b4ae:	68ba      	ldr	r2, [r7, #8]
 800b4b0:	4413      	add	r3, r2
 800b4b2:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 800b4b4:	68b9      	ldr	r1, [r7, #8]
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fdad 	bl	800c016 <VL53L1_set_inter_measurement_period_ms>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 800b4c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3710      	adds	r7, #16
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	10624dd3 	.word	0x10624dd3

0800b4d0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b084      	sub	sp, #16
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 800b4de:	f107 0308 	add.w	r3, r7, #8
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f000 fdbf 	bl	800c068 <VL53L1_get_inter_measurement_period_ms>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800b4ee:	68ba      	ldr	r2, [r7, #8]
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	019b      	lsls	r3, r3, #6
 800b4f4:	4907      	ldr	r1, [pc, #28]	; (800b514 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 800b4f6:	fba1 1303 	umull	r1, r3, r1, r3
 800b4fa:	099b      	lsrs	r3, r3, #6
 800b4fc:	1ad3      	subs	r3, r2, r3
 800b4fe:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 800b506:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3710      	adds	r7, #16
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	10624dd3 	.word	0x10624dd3

0800b518 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b086      	sub	sp, #24
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	460b      	mov	r3, r1
 800b522:	607a      	str	r2, [r7, #4]
 800b524:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b526:	2300      	movs	r3, #0
 800b528:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b52a:	897b      	ldrh	r3, [r7, #10]
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d002      	beq.n	800b536 <SetLimitValue+0x1e>
 800b530:	2b01      	cmp	r3, #1
 800b532:	d009      	beq.n	800b548 <SetLimitValue+0x30>
 800b534:	e011      	b.n	800b55a <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	0b9b      	lsrs	r3, r3, #14
 800b53a:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800b53c:	8abb      	ldrh	r3, [r7, #20]
 800b53e:	4619      	mov	r1, r3
 800b540:	68f8      	ldr	r0, [r7, #12]
 800b542:	f001 f941 	bl	800c7c8 <VL53L1_set_lite_sigma_threshold>
		break;
 800b546:	e00a      	b.n	800b55e <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	0a5b      	lsrs	r3, r3, #9
 800b54c:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800b54e:	8abb      	ldrh	r3, [r7, #20]
 800b550:	4619      	mov	r1, r3
 800b552:	68f8      	ldr	r0, [r7, #12]
 800b554:	f001 f964 	bl	800c820 <VL53L1_set_lite_min_count_rate>
		break;
 800b558:	e001      	b.n	800b55e <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b55a:	23fc      	movs	r3, #252	; 0xfc
 800b55c:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b55e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b084      	sub	sp, #16
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	460b      	mov	r3, r1
 800b574:	807b      	strh	r3, [r7, #2]
 800b576:	4613      	mov	r3, r2
 800b578:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 800b57e:	2300      	movs	r3, #0
 800b580:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b582:	887b      	ldrh	r3, [r7, #2]
 800b584:	2b01      	cmp	r3, #1
 800b586:	d902      	bls.n	800b58e <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b588:	23fc      	movs	r3, #252	; 0xfc
 800b58a:	73fb      	strb	r3, [r7, #15]
 800b58c:	e014      	b.n	800b5b8 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 800b58e:	787b      	ldrb	r3, [r7, #1]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d102      	bne.n	800b59a <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 800b594:	2300      	movs	r3, #0
 800b596:	60bb      	str	r3, [r7, #8]
 800b598:	e006      	b.n	800b5a8 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800b59a:	887b      	ldrh	r3, [r7, #2]
 800b59c:	687a      	ldr	r2, [r7, #4]
 800b59e:	33e0      	adds	r3, #224	; 0xe0
 800b5a0:	009b      	lsls	r3, r3, #2
 800b5a2:	4413      	add	r3, r2
 800b5a4:	689b      	ldr	r3, [r3, #8]
 800b5a6:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 800b5a8:	887b      	ldrh	r3, [r7, #2]
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f7ff ffb2 	bl	800b518 <SetLimitValue>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b5b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d10c      	bne.n	800b5da <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b5c0:	787b      	ldrb	r3, [r7, #1]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	bf14      	ite	ne
 800b5c6:	2301      	movne	r3, #1
 800b5c8:	2300      	moveq	r3, #0
 800b5ca:	b2da      	uxtb	r2, r3
 800b5cc:	887b      	ldrh	r3, [r7, #2]
 800b5ce:	4611      	mov	r1, r2
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	4413      	add	r3, r2
 800b5d4:	460a      	mov	r2, r1
 800b5d6:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 800b5da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	3710      	adds	r7, #16
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800b5e6:	b480      	push	{r7}
 800b5e8:	b087      	sub	sp, #28
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	60f8      	str	r0, [r7, #12]
 800b5ee:	460b      	mov	r3, r1
 800b5f0:	607a      	str	r2, [r7, #4]
 800b5f2:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 800b5f8:	897b      	ldrh	r3, [r7, #10]
 800b5fa:	2b01      	cmp	r3, #1
 800b5fc:	d905      	bls.n	800b60a <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b5fe:	23fc      	movs	r3, #252	; 0xfc
 800b600:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2200      	movs	r2, #0
 800b606:	701a      	strb	r2, [r3, #0]
 800b608:	e008      	b.n	800b61c <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800b60a:	897b      	ldrh	r3, [r7, #10]
 800b60c:	68fa      	ldr	r2, [r7, #12]
 800b60e:	4413      	add	r3, r2
 800b610:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 800b614:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	7dba      	ldrb	r2, [r7, #22]
 800b61a:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b61c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b620:	4618      	mov	r0, r3
 800b622:	371c      	adds	r7, #28
 800b624:	46bd      	mov	sp, r7
 800b626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62a:	4770      	bx	lr

0800b62c <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b088      	sub	sp, #32
 800b630:	af00      	add	r7, sp, #0
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	460b      	mov	r3, r1
 800b636:	607a      	str	r2, [r7, #4]
 800b638:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b63a:	2300      	movs	r3, #0
 800b63c:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 800b63e:	2300      	movs	r3, #0
 800b640:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800b642:	897b      	ldrh	r3, [r7, #10]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d002      	beq.n	800b64e <VL53L1_GetLimitCheckValue+0x22>
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d00c      	beq.n	800b666 <VL53L1_GetLimitCheckValue+0x3a>
 800b64c:	e017      	b.n	800b67e <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 800b64e:	f107 0314 	add.w	r3, r7, #20
 800b652:	4619      	mov	r1, r3
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	f001 f8a1 	bl	800c79c <VL53L1_get_lite_sigma_threshold>
 800b65a:	4603      	mov	r3, r0
 800b65c:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 800b65e:	8abb      	ldrh	r3, [r7, #20]
 800b660:	039b      	lsls	r3, r3, #14
 800b662:	61bb      	str	r3, [r7, #24]
		break;
 800b664:	e00d      	b.n	800b682 <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 800b666:	f107 0316 	add.w	r3, r7, #22
 800b66a:	4619      	mov	r1, r3
 800b66c:	68f8      	ldr	r0, [r7, #12]
 800b66e:	f001 f8c1 	bl	800c7f4 <VL53L1_get_lite_min_count_rate>
 800b672:	4603      	mov	r3, r0
 800b674:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 800b676:	8afb      	ldrh	r3, [r7, #22]
 800b678:	025b      	lsls	r3, r3, #9
 800b67a:	61bb      	str	r3, [r7, #24]
		break;
 800b67c:	e001      	b.n	800b682 <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800b67e:	23fc      	movs	r3, #252	; 0xfc
 800b680:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 800b682:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b686:	2b00      	cmp	r3, #0
 800b688:	d123      	bne.n	800b6d2 <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 800b68a:	69bb      	ldr	r3, [r7, #24]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d110      	bne.n	800b6b2 <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 800b690:	897b      	ldrh	r3, [r7, #10]
 800b692:	68fa      	ldr	r2, [r7, #12]
 800b694:	33e0      	adds	r3, #224	; 0xe0
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	69ba      	ldr	r2, [r7, #24]
 800b6a2:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b6a4:	897b      	ldrh	r3, [r7, #10]
 800b6a6:	68fa      	ldr	r2, [r7, #12]
 800b6a8:	4413      	add	r3, r2
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 800b6b0:	e00f      	b.n	800b6d2 <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	69ba      	ldr	r2, [r7, #24]
 800b6b6:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b6b8:	897b      	ldrh	r3, [r7, #10]
 800b6ba:	68fa      	ldr	r2, [r7, #12]
 800b6bc:	33e0      	adds	r3, #224	; 0xe0
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	69ba      	ldr	r2, [r7, #24]
 800b6c4:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800b6c6:	897b      	ldrh	r3, [r7, #10]
 800b6c8:	68fa      	ldr	r2, [r7, #12]
 800b6ca:	4413      	add	r3, r2
 800b6cc:	2201      	movs	r2, #1
 800b6ce:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 800b6d2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3720      	adds	r7, #32
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}

0800b6de <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 800b6de:	b580      	push	{r7, lr}
 800b6e0:	b086      	sub	sp, #24
 800b6e2:	af00      	add	r7, sp, #0
 800b6e4:	60f8      	str	r0, [r7, #12]
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	607a      	str	r2, [r7, #4]
 800b6ea:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 800b6f0:	7afb      	ldrb	r3, [r7, #11]
 800b6f2:	687a      	ldr	r2, [r7, #4]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f000 fd7f 	bl	800c1fa <VL53L1_get_sequence_config_bit>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 800b700:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b704:	4618      	mov	r0, r3
 800b706:	3718      	adds	r7, #24
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b086      	sub	sp, #24
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b714:	2300      	movs	r3, #0
 800b716:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	789b      	ldrb	r3, [r3, #2]
 800b71c:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 800b71e:	7dbb      	ldrb	r3, [r7, #22]
 800b720:	2b40      	cmp	r3, #64	; 0x40
 800b722:	d002      	beq.n	800b72a <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fa6b 	bl	800bc00 <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 800b730:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 800b732:	7d7b      	ldrb	r3, [r7, #21]
 800b734:	2b63      	cmp	r3, #99	; 0x63
 800b736:	dc12      	bgt.n	800b75e <VL53L1_StartMeasurement+0x52>
 800b738:	2b62      	cmp	r3, #98	; 0x62
 800b73a:	da0d      	bge.n	800b758 <VL53L1_StartMeasurement+0x4c>
 800b73c:	2b05      	cmp	r3, #5
 800b73e:	dc0e      	bgt.n	800b75e <VL53L1_StartMeasurement+0x52>
 800b740:	2b04      	cmp	r3, #4
 800b742:	da09      	bge.n	800b758 <VL53L1_StartMeasurement+0x4c>
 800b744:	2b02      	cmp	r3, #2
 800b746:	dc02      	bgt.n	800b74e <VL53L1_StartMeasurement+0x42>
 800b748:	2b00      	cmp	r3, #0
 800b74a:	da05      	bge.n	800b758 <VL53L1_StartMeasurement+0x4c>
 800b74c:	e007      	b.n	800b75e <VL53L1_StartMeasurement+0x52>
 800b74e:	2b03      	cmp	r3, #3
 800b750:	d105      	bne.n	800b75e <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 800b752:	2300      	movs	r3, #0
 800b754:	75fb      	strb	r3, [r7, #23]
		break;
 800b756:	e004      	b.n	800b762 <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 800b758:	23f2      	movs	r3, #242	; 0xf2
 800b75a:	75fb      	strb	r3, [r7, #23]
		break;
 800b75c:	e001      	b.n	800b762 <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 800b75e:	23fd      	movs	r3, #253	; 0xfd
 800b760:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 800b762:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d11f      	bne.n	800b7aa <VL53L1_StartMeasurement+0x9e>
 800b76a:	7dbb      	ldrb	r3, [r7, #22]
 800b76c:	2b40      	cmp	r3, #64	; 0x40
 800b76e:	d11c      	bne.n	800b7aa <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800b770:	f107 0310 	add.w	r3, r7, #16
 800b774:	4619      	mov	r1, r3
 800b776:	6878      	ldr	r0, [r7, #4]
 800b778:	f7ff fdde 	bl	800b338 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 800b77c:	4603      	mov	r3, r0
 800b77e:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	4a17      	ldr	r2, [pc, #92]	; (800b7e0 <VL53L1_StartMeasurement+0xd4>)
 800b784:	fba2 2303 	umull	r2, r3, r2, r3
 800b788:	099b      	lsrs	r3, r3, #6
 800b78a:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 800b78c:	f107 030c 	add.w	r3, r7, #12
 800b790:	4619      	mov	r1, r3
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f7ff fe9c 	bl	800b4d0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 800b798:	4603      	mov	r3, r0
 800b79a:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	1d1a      	adds	r2, r3, #4
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d901      	bls.n	800b7aa <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 800b7a6:	23fc      	movs	r3, #252	; 0xfc
 800b7a8:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 800b7aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d107      	bne.n	800b7c2 <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 800b7b2:	7dbb      	ldrb	r3, [r7, #22]
 800b7b4:	2206      	movs	r2, #6
 800b7b6:	4619      	mov	r1, r3
 800b7b8:	6878      	ldr	r0, [r7, #4]
 800b7ba:	f001 f867 	bl	800c88c <VL53L1_init_and_start_range>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 800b7c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d103      	bne.n	800b7d2 <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2204      	movs	r2, #4
 800b7ce:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 800b7d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	3718      	adds	r7, #24
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	bd80      	pop	{r7, pc}
 800b7de:	bf00      	nop
 800b7e0:	10624dd3 	.word	0x10624dd3

0800b7e4 <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	789b      	ldrb	r3, [r3, #2]
 800b7f4:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 800b7f6:	7bbb      	ldrb	r3, [r7, #14]
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f001 fb87 	bl	800cf0e <VL53L1_clear_interrupt_and_enable_next_range>
 800b800:	4603      	mov	r3, r0
 800b802:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 800b804:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b818:	2300      	movs	r3, #0
 800b81a:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 800b81c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f004 fb18 	bl	800fe56 <VL53L1_poll_for_range_completion>
 800b826:	4603      	mov	r3, r0
 800b828:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800b82a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b82e:	4618      	mov	r0, r3
 800b830:	3710      	adds	r7, #16
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
	...

0800b838 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 800b838:	b480      	push	{r7}
 800b83a:	b08d      	sub	sp, #52	; 0x34
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	4603      	mov	r3, r0
 800b840:	603a      	str	r2, [r7, #0]
 800b842:	71fb      	strb	r3, [r7, #7]
 800b844:	460b      	mov	r3, r1
 800b846:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 800b848:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800b84c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800b84e:	231e      	movs	r3, #30
 800b850:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 800b852:	4b33      	ldr	r3, [pc, #204]	; (800b920 <ComputeRQL+0xe8>)
 800b854:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 800b856:	4b33      	ldr	r3, [pc, #204]	; (800b924 <ComputeRQL+0xec>)
 800b858:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800b85a:	f641 139a 	movw	r3, #6554	; 0x199a
 800b85e:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 800b860:	79fb      	ldrb	r3, [r7, #7]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d103      	bne.n	800b86e <ComputeRQL+0x36>
		returnvalue = 0;
 800b866:	2300      	movs	r3, #0
 800b868:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b86c:	e04f      	b.n	800b90e <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800b86e:	79bb      	ldrb	r3, [r7, #6]
 800b870:	2b07      	cmp	r3, #7
 800b872:	d103      	bne.n	800b87c <ComputeRQL+0x44>
		returnvalue = 50;
 800b874:	2332      	movs	r3, #50	; 0x32
 800b876:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b87a:	e048      	b.n	800b90e <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b882:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800b886:	429a      	cmp	r2, r3
 800b888:	dd03      	ble.n	800b892 <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 800b88a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b88c:	041b      	lsls	r3, r3, #16
 800b88e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b890:	e007      	b.n	800b8a2 <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b898:	461a      	mov	r2, r3
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	fb02 f303 	mul.w	r3, r2, r3
 800b8a0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 800b8a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d020      	beq.n	800b8ea <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	69bb      	ldr	r3, [r7, #24]
 800b8b0:	fb02 f303 	mul.w	r3, r2, r3
 800b8b4:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 800b8b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b8:	085b      	lsrs	r3, r3, #1
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	4413      	add	r3, r2
 800b8be:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 800b8c0:	693a      	ldr	r2, [r7, #16]
 800b8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b8c8:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 800b8ca:	693b      	ldr	r3, [r7, #16]
 800b8cc:	041b      	lsls	r3, r3, #16
 800b8ce:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 800b8d0:	693a      	ldr	r2, [r7, #16]
 800b8d2:	69fb      	ldr	r3, [r7, #28]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d804      	bhi.n	800b8e2 <ComputeRQL+0xaa>
				SRQL = GI - partial;
 800b8d8:	69fa      	ldr	r2, [r7, #28]
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	1ad3      	subs	r3, r2, r3
 800b8de:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8e0:	e006      	b.n	800b8f0 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 800b8e2:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800b8e6:	62bb      	str	r3, [r7, #40]	; 0x28
 800b8e8:	e002      	b.n	800b8f0 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800b8ea:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800b8ee:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 800b8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8f2:	0c1b      	lsrs	r3, r3, #16
 800b8f4:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 800b8f6:	7bfb      	ldrb	r3, [r7, #15]
 800b8f8:	2b32      	cmp	r3, #50	; 0x32
 800b8fa:	d905      	bls.n	800b908 <ComputeRQL+0xd0>
 800b8fc:	7bfb      	ldrb	r3, [r7, #15]
 800b8fe:	2b64      	cmp	r3, #100	; 0x64
 800b900:	bf28      	it	cs
 800b902:	2364      	movcs	r3, #100	; 0x64
 800b904:	b2db      	uxtb	r3, r3
 800b906:	e000      	b.n	800b90a <ComputeRQL+0xd2>
 800b908:	2332      	movs	r3, #50	; 0x32
 800b90a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 800b90e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b912:	4618      	mov	r0, r3
 800b914:	3734      	adds	r7, #52	; 0x34
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	0075b333 	.word	0x0075b333
 800b924:	0030cccd 	.word	0x0030cccd

0800b928 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 800b928:	b480      	push	{r7}
 800b92a:	b085      	sub	sp, #20
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	4603      	mov	r3, r0
 800b930:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 800b932:	79fb      	ldrb	r3, [r7, #7]
 800b934:	3b04      	subs	r3, #4
 800b936:	2b0f      	cmp	r3, #15
 800b938:	d83d      	bhi.n	800b9b6 <ConvertStatusLite+0x8e>
 800b93a:	a201      	add	r2, pc, #4	; (adr r2, 800b940 <ConvertStatusLite+0x18>)
 800b93c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b940:	0800b993 	.word	0x0800b993
 800b944:	0800b98d 	.word	0x0800b98d
 800b948:	0800b999 	.word	0x0800b999
 800b94c:	0800b99f 	.word	0x0800b99f
 800b950:	0800b9ab 	.word	0x0800b9ab
 800b954:	0800b9b1 	.word	0x0800b9b1
 800b958:	0800b9b7 	.word	0x0800b9b7
 800b95c:	0800b9b7 	.word	0x0800b9b7
 800b960:	0800b9a5 	.word	0x0800b9a5
 800b964:	0800b9b7 	.word	0x0800b9b7
 800b968:	0800b9b7 	.word	0x0800b9b7
 800b96c:	0800b9b7 	.word	0x0800b9b7
 800b970:	0800b9b7 	.word	0x0800b9b7
 800b974:	0800b9b7 	.word	0x0800b9b7
 800b978:	0800b981 	.word	0x0800b981
 800b97c:	0800b987 	.word	0x0800b987
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 800b980:	230a      	movs	r3, #10
 800b982:	73fb      	strb	r3, [r7, #15]
		break;
 800b984:	e019      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 800b986:	2306      	movs	r3, #6
 800b988:	73fb      	strb	r3, [r7, #15]
		break;
 800b98a:	e016      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 800b98c:	2304      	movs	r3, #4
 800b98e:	73fb      	strb	r3, [r7, #15]
		break;
 800b990:	e013      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 800b992:	2302      	movs	r3, #2
 800b994:	73fb      	strb	r3, [r7, #15]
		break;
 800b996:	e010      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 800b998:	2301      	movs	r3, #1
 800b99a:	73fb      	strb	r3, [r7, #15]
		break;
 800b99c:	e00d      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 800b99e:	2307      	movs	r3, #7
 800b9a0:	73fb      	strb	r3, [r7, #15]
		break;
 800b9a2:	e00a      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 800b9a4:	2309      	movs	r3, #9
 800b9a6:	73fb      	strb	r3, [r7, #15]
		break;
 800b9a8:	e007      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 800b9aa:	2303      	movs	r3, #3
 800b9ac:	73fb      	strb	r3, [r7, #15]
		break;
 800b9ae:	e004      	b.n	800b9ba <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	73fb      	strb	r3, [r7, #15]
		break;
 800b9b4:	e001      	b.n	800b9ba <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 800b9b6:	23ff      	movs	r3, #255	; 0xff
 800b9b8:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 800b9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3714      	adds	r7, #20
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c6:	4770      	bx	lr

0800b9c8 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b08c      	sub	sp, #48	; 0x30
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	60f8      	str	r0, [r7, #12]
 800b9d0:	607b      	str	r3, [r7, #4]
 800b9d2:	460b      	mov	r3, r1
 800b9d4:	72fb      	strb	r3, [r7, #11]
 800b9d6:	4613      	mov	r3, r2
 800b9d8:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	685a      	ldr	r2, [r3, #4]
 800b9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9e6:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b9ee:	f003 031f 	and.w	r3, r3, #31
 800b9f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 800b9f6:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 800b9fa:	7afb      	ldrb	r3, [r7, #11]
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7ff ff1a 	bl	800b838 <ComputeRQL>
 800ba04:	4603      	mov	r3, r0
 800ba06:	461a      	mov	r2, r3
 800ba08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba0a:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ba10:	025b      	lsls	r3, r3, #9
 800ba12:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 800ba14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba18:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800ba1e:	025b      	lsls	r3, r3, #9
 800ba20:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800ba22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba26:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 800ba2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba2e:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800ba34:	025b      	lsls	r3, r3, #9
 800ba36:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 800ba38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba3a:	6a3a      	ldr	r2, [r7, #32]
 800ba3c:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 800ba44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba46:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 800ba48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 800ba4e:	7abb      	ldrb	r3, [r7, #10]
 800ba50:	2b11      	cmp	r3, #17
 800ba52:	d009      	beq.n	800ba68 <SetSimpleData+0xa0>
 800ba54:	2b11      	cmp	r3, #17
 800ba56:	dc0f      	bgt.n	800ba78 <SetSimpleData+0xb0>
 800ba58:	2b03      	cmp	r3, #3
 800ba5a:	dc02      	bgt.n	800ba62 <SetSimpleData+0x9a>
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	dc03      	bgt.n	800ba68 <SetSimpleData+0xa0>
 800ba60:	e00a      	b.n	800ba78 <SetSimpleData+0xb0>
 800ba62:	2b0d      	cmp	r3, #13
 800ba64:	d004      	beq.n	800ba70 <SetSimpleData+0xa8>
 800ba66:	e007      	b.n	800ba78 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 800ba68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba6a:	2205      	movs	r2, #5
 800ba6c:	76da      	strb	r2, [r3, #27]
		break;
 800ba6e:	e006      	b.n	800ba7e <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800ba70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba72:	220d      	movs	r2, #13
 800ba74:	76da      	strb	r2, [r3, #27]
		break;
 800ba76:	e002      	b.n	800ba7e <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 800ba78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800ba7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba80:	7edb      	ldrb	r3, [r3, #27]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d108      	bne.n	800ba98 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 800ba86:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	f7ff ff4c 	bl	800b928 <ConvertStatusLite>
 800ba90:	4603      	mov	r3, r0
 800ba92:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 800ba94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba96:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800ba9c:	025b      	lsls	r3, r3, #9
 800ba9e:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6a3a      	ldr	r2, [r7, #32]
 800baa4:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800baac:	025b      	lsls	r3, r3, #9
 800baae:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	6a3a      	ldr	r2, [r7, #32]
 800bab4:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 800bab8:	f107 0314 	add.w	r3, r7, #20
 800babc:	461a      	mov	r2, r3
 800babe:	2100      	movs	r1, #0
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f7ff fdb3 	bl	800b62c <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 800bac6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800baca:	2b06      	cmp	r3, #6
 800bacc:	bf0c      	ite	eq
 800bace:	2301      	moveq	r3, #1
 800bad0:	2300      	movne	r3, #0
 800bad2:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 800bad4:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 800bad6:	f107 0319 	add.w	r3, r7, #25
 800bada:	461a      	mov	r2, r3
 800badc:	2100      	movs	r1, #0
 800bade:	68f8      	ldr	r0, [r7, #12]
 800bae0:	f7ff fd81 	bl	800b5e6 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 800bae4:	7e7b      	ldrb	r3, [r7, #25]
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	d104      	bne.n	800baf4 <SetSimpleData+0x12c>
 800baea:	7ffb      	ldrb	r3, [r7, #31]
 800baec:	2b01      	cmp	r3, #1
 800baee:	d101      	bne.n	800baf4 <SetSimpleData+0x12c>
 800baf0:	2301      	movs	r3, #1
 800baf2:	e000      	b.n	800baf6 <SetSimpleData+0x12e>
 800baf4:	2300      	movs	r3, #0
 800baf6:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	7fba      	ldrb	r2, [r7, #30]
 800bafc:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800bb00:	f107 0314 	add.w	r3, r7, #20
 800bb04:	461a      	mov	r2, r3
 800bb06:	2101      	movs	r1, #1
 800bb08:	68f8      	ldr	r0, [r7, #12]
 800bb0a:	f7ff fd8f 	bl	800b62c <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800bb0e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bb12:	2b04      	cmp	r3, #4
 800bb14:	bf0c      	ite	eq
 800bb16:	2301      	moveq	r3, #1
 800bb18:	2300      	movne	r3, #0
 800bb1a:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 800bb1c:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800bb1e:	f107 0319 	add.w	r3, r7, #25
 800bb22:	461a      	mov	r2, r3
 800bb24:	2101      	movs	r1, #1
 800bb26:	68f8      	ldr	r0, [r7, #12]
 800bb28:	f7ff fd5d 	bl	800b5e6 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 800bb2c:	7e7b      	ldrb	r3, [r7, #25]
 800bb2e:	2b01      	cmp	r3, #1
 800bb30:	d104      	bne.n	800bb3c <SetSimpleData+0x174>
 800bb32:	7f7b      	ldrb	r3, [r7, #29]
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d101      	bne.n	800bb3c <SetSimpleData+0x174>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	e000      	b.n	800bb3e <SetSimpleData+0x176>
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	7fba      	ldrb	r2, [r7, #30]
 800bb44:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 800bb48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb4a:	8b1b      	ldrh	r3, [r3, #24]
 800bb4c:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800bb4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb50:	7edb      	ldrb	r3, [r3, #27]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d110      	bne.n	800bb78 <SetSimpleData+0x1b0>
 800bb56:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	da0c      	bge.n	800bb78 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800bb5e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800bb62:	4b08      	ldr	r3, [pc, #32]	; (800bb84 <SetSimpleData+0x1bc>)
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	429a      	cmp	r2, r3
 800bb68:	da03      	bge.n	800bb72 <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 800bb6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb6c:	220e      	movs	r2, #14
 800bb6e:	76da      	strb	r2, [r3, #27]
 800bb70:	e002      	b.n	800bb78 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800bb72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb74:	2200      	movs	r2, #0
 800bb76:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 800bb78:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	3730      	adds	r7, #48	; 0x30
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd80      	pop	{r7, pc}
 800bb84:	20000160 	.word	0x20000160

0800bb88 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b0a8      	sub	sp, #160	; 0xa0
 800bb8c:	af02      	add	r7, sp, #8
 800bb8e:	6078      	str	r0, [r7, #4]
 800bb90:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800bb92:	2300      	movs	r3, #0
 800bb94:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 800bb98:	f107 0308 	add.w	r3, r7, #8
 800bb9c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 800bba0:	221c      	movs	r2, #28
 800bba2:	21ff      	movs	r1, #255	; 0xff
 800bba4:	6838      	ldr	r0, [r7, #0]
 800bba6:	f004 fd89 	bl	80106bc <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 800bbaa:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800bbae:	2102      	movs	r1, #2
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f001 f93c 	bl	800ce2e <VL53L1_get_device_results>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 800bbbc:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d117      	bne.n	800bbf4 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 800bbc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bbc8:	789a      	ldrb	r2, [r3, #2]
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 800bbce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bbd2:	3304      	adds	r3, #4
 800bbd4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 800bbd8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800bbdc:	78da      	ldrb	r2, [r3, #3]
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	9300      	str	r3, [sp, #0]
 800bbe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800bbe6:	2101      	movs	r1, #1
 800bbe8:	6878      	ldr	r0, [r7, #4]
 800bbea:	f7ff feed 	bl	800b9c8 <SetSimpleData>
 800bbee:	4603      	mov	r3, r0
 800bbf0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bbf4:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3798      	adds	r7, #152	; 0x98
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b0c6      	sub	sp, #280	; 0x118
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	1d3b      	adds	r3, r7, #4
 800bc08:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 800bc10:	2300      	movs	r3, #0
 800bc12:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800bc16:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d108      	bne.n	800bc30 <VL53L1_LoadPatch+0x30>
		status = VL53L1_WrByte(
 800bc1e:	1d3b      	adds	r3, r7, #4
 800bc20:	2200      	movs	r2, #0
 800bc22:	2185      	movs	r1, #133	; 0x85
 800bc24:	6818      	ldr	r0, [r3, #0]
 800bc26:	f004 f9f1 	bl	801000c <VL53L1_WrByte>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 800bc30:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d103      	bne.n	800bc40 <VL53L1_LoadPatch+0x40>
		VL53L1_enable_powerforce(Dev);
 800bc38:	1d3b      	adds	r3, r7, #4
 800bc3a:	6818      	ldr	r0, [r3, #0]
 800bc3c:	f002 fce1 	bl	800e602 <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800bc40:	4b65      	ldr	r3, [pc, #404]	; (800bdd8 <VL53L1_LoadPatch+0x1d8>)
 800bc42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc44:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800bc48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800bc4c:	2b03      	cmp	r3, #3
 800bc4e:	d81b      	bhi.n	800bc88 <VL53L1_LoadPatch+0x88>
 800bc50:	a201      	add	r2, pc, #4	; (adr r2, 800bc58 <VL53L1_LoadPatch+0x58>)
 800bc52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc56:	bf00      	nop
 800bc58:	0800bc69 	.word	0x0800bc69
 800bc5c:	0800bc71 	.word	0x0800bc71
 800bc60:	0800bc79 	.word	0x0800bc79
 800bc64:	0800bc81 	.word	0x0800bc81

	switch(patch_tuning) {
	case 0:
		patch_power = 0x00;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800bc6e:	e00e      	b.n	800bc8e <VL53L1_LoadPatch+0x8e>
	case 1:
		patch_power = 0x10;
 800bc70:	2310      	movs	r3, #16
 800bc72:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800bc76:	e00a      	b.n	800bc8e <VL53L1_LoadPatch+0x8e>
	case 2:
		patch_power = 0x20;
 800bc78:	2320      	movs	r3, #32
 800bc7a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800bc7e:	e006      	b.n	800bc8e <VL53L1_LoadPatch+0x8e>
	case 3:
		patch_power = 0x40;
 800bc80:	2340      	movs	r3, #64	; 0x40
 800bc82:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800bc86:	e002      	b.n	800bc8e <VL53L1_LoadPatch+0x8e>
	default:
		patch_power = 0x00;
 800bc88:	2300      	movs	r3, #0
 800bc8a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 800bc8e:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d125      	bne.n	800bce2 <VL53L1_LoadPatch+0xe2>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 800bc96:	f107 030c 	add.w	r3, r7, #12
 800bc9a:	2229      	movs	r2, #41	; 0x29
 800bc9c:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 800bc9e:	f107 030c 	add.w	r3, r7, #12
 800bca2:	22c9      	movs	r2, #201	; 0xc9
 800bca4:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 800bca6:	f107 030c 	add.w	r3, r7, #12
 800bcaa:	220e      	movs	r2, #14
 800bcac:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 800bcae:	f107 030c 	add.w	r3, r7, #12
 800bcb2:	2240      	movs	r2, #64	; 0x40
 800bcb4:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 800bcb6:	f107 030c 	add.w	r3, r7, #12
 800bcba:	2228      	movs	r2, #40	; 0x28
 800bcbc:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 800bcbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800bcc2:	b2da      	uxtb	r2, r3
 800bcc4:	f107 030c 	add.w	r3, r7, #12
 800bcc8:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 800bcca:	f107 020c 	add.w	r2, r7, #12
 800bcce:	1d38      	adds	r0, r7, #4
 800bcd0:	2306      	movs	r3, #6
 800bcd2:	f240 4176 	movw	r1, #1142	; 0x476
 800bcd6:	6800      	ldr	r0, [r0, #0]
 800bcd8:	f004 f92c 	bl	800ff34 <VL53L1_WriteMulti>
 800bcdc:	4603      	mov	r3, r0
 800bcde:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 800bce2:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d123      	bne.n	800bd32 <VL53L1_LoadPatch+0x132>
		comms_buffer[0] = 0x03;
 800bcea:	f107 030c 	add.w	r3, r7, #12
 800bcee:	2203      	movs	r2, #3
 800bcf0:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 800bcf2:	f107 030c 	add.w	r3, r7, #12
 800bcf6:	226d      	movs	r2, #109	; 0x6d
 800bcf8:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 800bcfa:	f107 030c 	add.w	r3, r7, #12
 800bcfe:	2203      	movs	r2, #3
 800bd00:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 800bd02:	f107 030c 	add.w	r3, r7, #12
 800bd06:	226f      	movs	r2, #111	; 0x6f
 800bd08:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 800bd0a:	f107 030c 	add.w	r3, r7, #12
 800bd0e:	2207      	movs	r2, #7
 800bd10:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 800bd12:	f107 030c 	add.w	r3, r7, #12
 800bd16:	2229      	movs	r2, #41	; 0x29
 800bd18:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 800bd1a:	f107 020c 	add.w	r2, r7, #12
 800bd1e:	1d38      	adds	r0, r7, #4
 800bd20:	2306      	movs	r3, #6
 800bd22:	f240 4196 	movw	r1, #1174	; 0x496
 800bd26:	6800      	ldr	r0, [r0, #0]
 800bd28:	f004 f904 	bl	800ff34 <VL53L1_WriteMulti>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 800bd32:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d113      	bne.n	800bd62 <VL53L1_LoadPatch+0x162>
		comms_buffer[0] = 0x00;
 800bd3a:	f107 030c 	add.w	r3, r7, #12
 800bd3e:	2200      	movs	r2, #0
 800bd40:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800bd42:	f107 030c 	add.w	r3, r7, #12
 800bd46:	2207      	movs	r2, #7
 800bd48:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800bd4a:	f107 020c 	add.w	r2, r7, #12
 800bd4e:	1d38      	adds	r0, r7, #4
 800bd50:	2302      	movs	r3, #2
 800bd52:	f240 4172 	movw	r1, #1138	; 0x472
 800bd56:	6800      	ldr	r0, [r0, #0]
 800bd58:	f004 f8ec 	bl	800ff34 <VL53L1_WriteMulti>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 800bd62:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d113      	bne.n	800bd92 <VL53L1_LoadPatch+0x192>
		comms_buffer[0] = 0x00;
 800bd6a:	f107 030c 	add.w	r3, r7, #12
 800bd6e:	2200      	movs	r2, #0
 800bd70:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 800bd72:	f107 030c 	add.w	r3, r7, #12
 800bd76:	2207      	movs	r2, #7
 800bd78:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 800bd7a:	f107 020c 	add.w	r2, r7, #12
 800bd7e:	1d38      	adds	r0, r7, #4
 800bd80:	2302      	movs	r3, #2
 800bd82:	f240 4174 	movw	r1, #1140	; 0x474
 800bd86:	6800      	ldr	r0, [r0, #0]
 800bd88:	f004 f8d4 	bl	800ff34 <VL53L1_WriteMulti>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 800bd92:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d109      	bne.n	800bdae <VL53L1_LoadPatch+0x1ae>
		status = VL53L1_WrByte(
 800bd9a:	1d3b      	adds	r3, r7, #4
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	f44f 618e 	mov.w	r1, #1136	; 0x470
 800bda2:	6818      	ldr	r0, [r3, #0]
 800bda4:	f004 f932 	bl	801000c <VL53L1_WrByte>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 800bdae:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d108      	bne.n	800bdc8 <VL53L1_LoadPatch+0x1c8>
		status = VL53L1_WrByte(
 800bdb6:	1d3b      	adds	r3, r7, #4
 800bdb8:	2201      	movs	r2, #1
 800bdba:	2185      	movs	r1, #133	; 0x85
 800bdbc:	6818      	ldr	r0, [r3, #0]
 800bdbe:	f004 f925 	bl	801000c <VL53L1_WrByte>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 800bdc8:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}
 800bdd6:	bf00      	nop
 800bdd8:	20000160 	.word	0x20000160

0800bddc <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 800bddc:	b5b0      	push	{r4, r5, r7, lr}
 800bdde:	b088      	sub	sp, #32
 800bde0:	af04      	add	r7, sp, #16
 800bde2:	6078      	str	r0, [r7, #4]
 800bde4:	460b      	mov	r3, r1
 800bde6:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800bde8:	2300      	movs	r3, #0
 800bdea:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 800bdf0:	2162      	movs	r1, #98	; 0x62
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f002 f8bf 	bl	800df76 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	2201      	movs	r2, #1
 800be02:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	2200      	movs	r2, #0
 800be08:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	2201      	movs	r2, #1
 800be0e:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	2201      	movs	r2, #1
 800be14:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 800be16:	68bb      	ldr	r3, [r7, #8]
 800be18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800be1c:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800be24:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800be2c:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	2264      	movs	r2, #100	; 0x64
 800be32:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 800be34:	68bb      	ldr	r3, [r7, #8]
 800be36:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800be3a:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	2200      	movs	r2, #0
 800be40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	f240 72db 	movw	r2, #2011	; 0x7db
 800be4a:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f002 f875 	bl	800df3e <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800be54:	78fb      	ldrb	r3, [r7, #3]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d008      	beq.n	800be6c <VL53L1_data_init+0x90>
 800be5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d104      	bne.n	800be6c <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 800be62:	6878      	ldr	r0, [r7, #4]
 800be64:	f000 f857 	bl	800bf16 <VL53L1_read_p2p_data>
 800be68:	4603      	mov	r3, r0
 800be6a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 800be6c:	68bb      	ldr	r3, [r7, #8]
 800be6e:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800be72:	4618      	mov	r0, r3
 800be74:	f001 fba4 	bl	800d5c0 <VL53L1_init_refspadchar_config_struct>
 800be78:	4603      	mov	r3, r0
 800be7a:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 800be82:	4618      	mov	r0, r3
 800be84:	f001 fbc0 	bl	800d608 <VL53L1_init_ssc_config_struct>
 800be88:	4603      	mov	r3, r0
 800be8a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	f103 0242 	add.w	r2, r3, #66	; 0x42
 800be92:	68bb      	ldr	r3, [r7, #8]
 800be94:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 800be98:	4619      	mov	r1, r3
 800be9a:	4610      	mov	r0, r2
 800be9c:	f001 fbd5 	bl	800d64a <VL53L1_init_xtalk_config_struct>
 800bea0:	4603      	mov	r3, r0
 800bea2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800beaa:	4618      	mov	r0, r3
 800beac:	f001 fc2f 	bl	800d70e <VL53L1_init_offset_cal_config_struct>
 800beb0:	4603      	mov	r3, r0
 800beb2:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 800beb4:	68bb      	ldr	r3, [r7, #8]
 800beb6:	33a4      	adds	r3, #164	; 0xa4
 800beb8:	4618      	mov	r0, r3
 800beba:	f001 fc4f 	bl	800d75c <VL53L1_init_tuning_parm_storage_struct>
 800bebe:	4603      	mov	r3, r0
 800bec0:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 800bec2:	2120      	movs	r1, #32
 800bec4:	6878      	ldr	r0, [r7, #4]
 800bec6:	f000 fcc1 	bl	800c84c <VL53L1_set_vhv_loopbound>
 800beca:	4603      	mov	r3, r0
 800becc:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 800bece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d116      	bne.n	800bf04 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	7858      	ldrb	r0, [r3, #1]
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	8b1c      	ldrh	r4, [r3, #24]
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	689d      	ldr	r5, [r3, #8]
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	68db      	ldr	r3, [r3, #12]
 800bee6:	68ba      	ldr	r2, [r7, #8]
 800bee8:	6912      	ldr	r2, [r2, #16]
 800beea:	68b9      	ldr	r1, [r7, #8]
 800beec:	6949      	ldr	r1, [r1, #20]
 800beee:	9102      	str	r1, [sp, #8]
 800bef0:	9201      	str	r2, [sp, #4]
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	462b      	mov	r3, r5
 800bef6:	4622      	mov	r2, r4
 800bef8:	4601      	mov	r1, r0
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f000 fad8 	bl	800c4b0 <VL53L1_set_preset_mode>
 800bf00:	4603      	mov	r3, r0
 800bf02:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f002 fdb5 	bl	800ea74 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 800bf0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bf0e:	4618      	mov	r0, r3
 800bf10:	3710      	adds	r7, #16
 800bf12:	46bd      	mov	sp, r7
 800bf14:	bdb0      	pop	{r4, r5, r7, pc}

0800bf16 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 800bf16:	b580      	push	{r7, lr}
 800bf18:	b084      	sub	sp, #16
 800bf1a:	af00      	add	r7, sp, #0
 800bf1c:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800bf1e:	2300      	movs	r3, #0
 800bf20:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 800bf26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d108      	bne.n	800bf40 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 800bf2e:	68bb      	ldr	r3, [r7, #8]
 800bf30:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800bf34:	4619      	mov	r1, r3
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f002 ff39 	bl	800edae <VL53L1_get_static_nvm_managed>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 800bf40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d107      	bne.n	800bf58 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	3342      	adds	r3, #66	; 0x42
 800bf4c:	4619      	mov	r1, r3
 800bf4e:	6878      	ldr	r0, [r7, #4]
 800bf50:	f003 f86b 	bl	800f02a <VL53L1_get_customer_nvm_managed>
 800bf54:	4603      	mov	r3, r0
 800bf56:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 800bf58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d115      	bne.n	800bf8c <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 800bf66:	4619      	mov	r1, r3
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f003 ff1d 	bl	800fda8 <VL53L1_get_nvm_copy_data>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 800bf72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d108      	bne.n	800bf8c <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	33f0      	adds	r3, #240	; 0xf0
 800bf84:	4619      	mov	r1, r3
 800bf86:	4610      	mov	r0, r2
 800bf88:	f002 f957 	bl	800e23a <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 800bf8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d109      	bne.n	800bfa8 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	21de      	movs	r1, #222	; 0xde
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f004 f892 	bl	80100c8 <VL53L1_RdWord>
 800bfa4:	4603      	mov	r3, r0
 800bfa6:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 800bfa8:	68bb      	ldr	r3, [r7, #8]
 800bfaa:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800bfae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bfb2:	d204      	bcs.n	800bfbe <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 800bfba:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 800bfbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d107      	bne.n	800bfd6 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 800bfc6:	68bb      	ldr	r3, [r7, #8]
 800bfc8:	339e      	adds	r3, #158	; 0x9e
 800bfca:	4619      	mov	r1, r3
 800bfcc:	6878      	ldr	r0, [r7, #4]
 800bfce:	f000 f990 	bl	800c2f2 <VL53L1_get_mode_mitigation_roi>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d114      	bne.n	800c00a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d10f      	bne.n	800c00a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 800bff0:	011b      	lsls	r3, r3, #4
 800bff2:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 800c000:	011b      	lsls	r3, r3, #4
 800c002:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 800c004:	68bb      	ldr	r3, [r7, #8]
 800c006:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 800c00a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3710      	adds	r7, #16
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 800c016:	b480      	push	{r7}
 800c018:	b085      	sub	sp, #20
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c020:	2300      	movs	r3, #0
 800c022:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d101      	bne.n	800c036 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800c032:	23f1      	movs	r3, #241	; 0xf1
 800c034:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 800c036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d10c      	bne.n	800c058 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	683a      	ldr	r2, [r7, #0]
 800c042:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800c04a:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 800c058:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3714      	adds	r7, #20
 800c060:	46bd      	mov	sp, r7
 800c062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c066:	4770      	bx	lr

0800c068 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 800c068:	b480      	push	{r7}
 800c06a:	b085      	sub	sp, #20
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c072:	2300      	movs	r3, #0
 800c074:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 800c080:	2b00      	cmp	r3, #0
 800c082:	d101      	bne.n	800c088 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800c084:	23f1      	movs	r3, #241	; 0xf1
 800c086:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 800c088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d109      	bne.n	800c0a4 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 800c096:	68ba      	ldr	r2, [r7, #8]
 800c098:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 800c09c:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 800c0a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3714      	adds	r7, #20
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b2:	4770      	bx	lr

0800c0b4 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b088      	sub	sp, #32
 800c0b8:	af02      	add	r7, sp, #8
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	607a      	str	r2, [r7, #4]
 800c0c0:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d101      	bne.n	800c0d8 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800c0d4:	23f1      	movs	r3, #241	; 0xf1
 800c0d6:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 800c0d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d11b      	bne.n	800c118 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	68ba      	ldr	r2, [r7, #8]
 800c0e4:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	687a      	ldr	r2, [r7, #4]
 800c0ea:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 800c0ec:	693b      	ldr	r3, [r7, #16]
 800c0ee:	683a      	ldr	r2, [r7, #0]
 800c0f0:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 800c0f2:	693b      	ldr	r3, [r7, #16]
 800c0f4:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 800c0f8:	693b      	ldr	r3, [r7, #16]
 800c0fa:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c0fe:	693a      	ldr	r2, [r7, #16]
 800c100:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 800c104:	9201      	str	r2, [sp, #4]
 800c106:	9300      	str	r3, [sp, #0]
 800c108:	460b      	mov	r3, r1
 800c10a:	683a      	ldr	r2, [r7, #0]
 800c10c:	6879      	ldr	r1, [r7, #4]
 800c10e:	68b8      	ldr	r0, [r7, #8]
 800c110:	f002 fbe2 	bl	800e8d8 <VL53L1_calc_timeout_register_values>
 800c114:	4603      	mov	r3, r0
 800c116:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 800c118:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3718      	adds	r7, #24
 800c120:	46bd      	mov	sp, r7
 800c122:	bd80      	pop	{r7, pc}

0800c124 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b088      	sub	sp, #32
 800c128:	af00      	add	r7, sp, #0
 800c12a:	60f8      	str	r0, [r7, #12]
 800c12c:	60b9      	str	r1, [r7, #8]
 800c12e:	607a      	str	r2, [r7, #4]
 800c130:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c132:	2300      	movs	r3, #0
 800c134:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 800c13a:	2300      	movs	r3, #0
 800c13c:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 800c13e:	2300      	movs	r3, #0
 800c140:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 800c142:	69bb      	ldr	r3, [r7, #24]
 800c144:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d101      	bne.n	800c150 <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800c14c:	23f1      	movs	r3, #241	; 0xf1
 800c14e:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 800c150:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d14a      	bne.n	800c1ee <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 800c158:	69bb      	ldr	r3, [r7, #24]
 800c15a:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 800c15e:	69bb      	ldr	r3, [r7, #24]
 800c160:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 800c164:	4619      	mov	r1, r3
 800c166:	4610      	mov	r0, r2
 800c168:	f002 fa5d 	bl	800e626 <VL53L1_calc_macro_period_us>
 800c16c:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 800c16e:	69bb      	ldr	r3, [r7, #24]
 800c170:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 800c174:	6979      	ldr	r1, [r7, #20]
 800c176:	4618      	mov	r0, r3
 800c178:	f002 fb15 	bl	800e7a6 <VL53L1_calc_timeout_us>
 800c17c:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 800c188:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800c18a:	8a7b      	ldrh	r3, [r7, #18]
 800c18c:	021b      	lsls	r3, r3, #8
 800c18e:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 800c190:	69bb      	ldr	r3, [r7, #24]
 800c192:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 800c196:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800c198:	4413      	add	r3, r2
 800c19a:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800c19c:	8a7b      	ldrh	r3, [r7, #18]
 800c19e:	6979      	ldr	r1, [r7, #20]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f002 fb3e 	bl	800e822 <VL53L1_calc_decoded_timeout_us>
 800c1a6:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 800c1ac:	69bb      	ldr	r3, [r7, #24]
 800c1ae:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 800c1b2:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 800c1b4:	8a7b      	ldrh	r3, [r7, #18]
 800c1b6:	021b      	lsls	r3, r3, #8
 800c1b8:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 800c1ba:	69bb      	ldr	r3, [r7, #24]
 800c1bc:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 800c1c0:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 800c1c2:	4413      	add	r3, r2
 800c1c4:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 800c1c6:	8a7b      	ldrh	r3, [r7, #18]
 800c1c8:	6979      	ldr	r1, [r7, #20]
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f002 fb29 	bl	800e822 <VL53L1_calc_decoded_timeout_us>
 800c1d0:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	69bb      	ldr	r3, [r7, #24]
 800c1dc:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	69bb      	ldr	r3, [r7, #24]
 800c1e4:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 800c1e6:	683b      	ldr	r3, [r7, #0]
 800c1e8:	681a      	ldr	r2, [r3, #0]
 800c1ea:	69bb      	ldr	r3, [r7, #24]
 800c1ec:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 800c1ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3720      	adds	r7, #32
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 800c1fa:	b480      	push	{r7}
 800c1fc:	b087      	sub	sp, #28
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	60f8      	str	r0, [r7, #12]
 800c202:	460b      	mov	r3, r1
 800c204:	607a      	str	r2, [r7, #4]
 800c206:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c208:	2300      	movs	r3, #0
 800c20a:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 800c210:	2301      	movs	r3, #1
 800c212:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 800c214:	7afb      	ldrb	r3, [r7, #11]
 800c216:	2b07      	cmp	r3, #7
 800c218:	d81c      	bhi.n	800c254 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 800c21a:	7afb      	ldrb	r3, [r7, #11]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d004      	beq.n	800c22a <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 800c220:	7afb      	ldrb	r3, [r7, #11]
 800c222:	2201      	movs	r2, #1
 800c224:	fa02 f303 	lsl.w	r3, r2, r3
 800c228:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 800c230:	7dbb      	ldrb	r3, [r7, #22]
 800c232:	4013      	ands	r3, r2
 800c234:	b2da      	uxtb	r2, r3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 800c23a:	7afb      	ldrb	r3, [r7, #11]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d00b      	beq.n	800c258 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	461a      	mov	r2, r3
 800c246:	7afb      	ldrb	r3, [r7, #11]
 800c248:	fa42 f303 	asr.w	r3, r2, r3
 800c24c:	b2da      	uxtb	r2, r3
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	701a      	strb	r2, [r3, #0]
 800c252:	e001      	b.n	800c258 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c254:	23fc      	movs	r3, #252	; 0xfc
 800c256:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 800c258:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	371c      	adds	r7, #28
 800c260:	46bd      	mov	sp, r7
 800c262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c266:	4770      	bx	lr

0800c268 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b084      	sub	sp, #16
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
 800c270:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c272:	2300      	movs	r3, #0
 800c274:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	7858      	ldrb	r0, [r3, #1]
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	7819      	ldrb	r1, [r3, #0]
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800c288:	461a      	mov	r2, r3
 800c28a:	f002 fb9e 	bl	800e9ca <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	7898      	ldrb	r0, [r3, #2]
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	78d9      	ldrb	r1, [r3, #3]
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800c29c:	461a      	mov	r2, r3
 800c29e:	f002 fbd3 	bl	800ea48 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 800c2a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3710      	adds	r7, #16
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}

0800c2ae <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800c2ae:	b580      	push	{r7, lr}
 800c2b0:	b084      	sub	sp, #16
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
 800c2b6:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	3301      	adds	r3, #1
 800c2ca:	683a      	ldr	r2, [r7, #0]
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	f002 fc8a 	bl	800ebe6 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	1c99      	adds	r1, r3, #2
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	3303      	adds	r3, #3
 800c2e0:	461a      	mov	r2, r3
 800c2e2:	f002 fb99 	bl	800ea18 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 800c2e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3710      	adds	r7, #16
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b086      	sub	sp, #24
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 800c304:	2300      	movs	r3, #0
 800c306:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 800c308:	2300      	movs	r3, #0
 800c30a:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800c30c:	2300      	movs	r3, #0
 800c30e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800c310:	693b      	ldr	r3, [r7, #16]
 800c312:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 800c316:	f107 020e 	add.w	r2, r7, #14
 800c31a:	f107 010d 	add.w	r1, r7, #13
 800c31e:	4618      	mov	r0, r3
 800c320:	f002 fc61 	bl	800ebe6 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 800c324:	7bba      	ldrb	r2, [r7, #14]
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800c32a:	7b7a      	ldrb	r2, [r7, #13]
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800c330:	693b      	ldr	r3, [r7, #16]
 800c332:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 800c336:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 800c338:	7bfb      	ldrb	r3, [r7, #15]
 800c33a:	091b      	lsrs	r3, r3, #4
 800c33c:	b2da      	uxtb	r2, r3
 800c33e:	683b      	ldr	r3, [r7, #0]
 800c340:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800c342:	7bfb      	ldrb	r3, [r7, #15]
 800c344:	f003 030f 	and.w	r3, r3, #15
 800c348:	b2da      	uxtb	r2, r3
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800c34e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c352:	4618      	mov	r0, r3
 800c354:	3718      	adds	r7, #24
 800c356:	46bd      	mov	sp, r7
 800c358:	bd80      	pop	{r7, pc}
	...

0800c35c <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b087      	sub	sp, #28
 800c360:	af00      	add	r7, sp, #0
 800c362:	60f8      	str	r0, [r7, #12]
 800c364:	607a      	str	r2, [r7, #4]
 800c366:	603b      	str	r3, [r7, #0]
 800c368:	460b      	mov	r3, r1
 800c36a:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c36c:	2300      	movs	r3, #0
 800c36e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 800c374:	7afb      	ldrb	r3, [r7, #11]
 800c376:	3b01      	subs	r3, #1
 800c378:	2b25      	cmp	r3, #37	; 0x25
 800c37a:	f200 808e 	bhi.w	800c49a <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800c37e:	a201      	add	r2, pc, #4	; (adr r2, 800c384 <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800c380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c384:	0800c41d 	.word	0x0800c41d
 800c388:	0800c41d 	.word	0x0800c41d
 800c38c:	0800c41d 	.word	0x0800c41d
 800c390:	0800c41d 	.word	0x0800c41d
 800c394:	0800c41d 	.word	0x0800c41d
 800c398:	0800c447 	.word	0x0800c447
 800c39c:	0800c447 	.word	0x0800c447
 800c3a0:	0800c447 	.word	0x0800c447
 800c3a4:	0800c49b 	.word	0x0800c49b
 800c3a8:	0800c49b 	.word	0x0800c49b
 800c3ac:	0800c49b 	.word	0x0800c49b
 800c3b0:	0800c49b 	.word	0x0800c49b
 800c3b4:	0800c49b 	.word	0x0800c49b
 800c3b8:	0800c49b 	.word	0x0800c49b
 800c3bc:	0800c49b 	.word	0x0800c49b
 800c3c0:	0800c49b 	.word	0x0800c49b
 800c3c4:	0800c41d 	.word	0x0800c41d
 800c3c8:	0800c447 	.word	0x0800c447
 800c3cc:	0800c49b 	.word	0x0800c49b
 800c3d0:	0800c49b 	.word	0x0800c49b
 800c3d4:	0800c49b 	.word	0x0800c49b
 800c3d8:	0800c49b 	.word	0x0800c49b
 800c3dc:	0800c49b 	.word	0x0800c49b
 800c3e0:	0800c49b 	.word	0x0800c49b
 800c3e4:	0800c49b 	.word	0x0800c49b
 800c3e8:	0800c49b 	.word	0x0800c49b
 800c3ec:	0800c49b 	.word	0x0800c49b
 800c3f0:	0800c49b 	.word	0x0800c49b
 800c3f4:	0800c49b 	.word	0x0800c49b
 800c3f8:	0800c49b 	.word	0x0800c49b
 800c3fc:	0800c49b 	.word	0x0800c49b
 800c400:	0800c49b 	.word	0x0800c49b
 800c404:	0800c49b 	.word	0x0800c49b
 800c408:	0800c49b 	.word	0x0800c49b
 800c40c:	0800c49b 	.word	0x0800c49b
 800c410:	0800c471 	.word	0x0800c471
 800c414:	0800c471 	.word	0x0800c471
 800c418:	0800c471 	.word	0x0800c471
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 800c436:	6a3b      	ldr	r3, [r7, #32]
 800c438:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800c440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c442:	601a      	str	r2, [r3, #0]
	break;
 800c444:	e02c      	b.n	800c4a0 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800c446:	693b      	ldr	r3, [r7, #16]
 800c448:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800c460:	6a3b      	ldr	r3, [r7, #32]
 800c462:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800c464:	693b      	ldr	r3, [r7, #16]
 800c466:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 800c46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c46c:	601a      	str	r2, [r3, #0]
	break;
 800c46e:	e017      	b.n	800c4a0 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800c470:	693b      	ldr	r3, [r7, #16]
 800c472:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 800c48a:	6a3b      	ldr	r3, [r7, #32]
 800c48c:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 800c494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c496:	601a      	str	r2, [r3, #0]
	break;
 800c498:	e002      	b.n	800c4a0 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c49a:	23fc      	movs	r3, #252	; 0xfc
 800c49c:	75fb      	strb	r3, [r7, #23]
		break;
 800c49e:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800c4a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	371c      	adds	r7, #28
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr

0800c4b0 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b092      	sub	sp, #72	; 0x48
 800c4b4:	af04      	add	r7, sp, #16
 800c4b6:	60f8      	str	r0, [r7, #12]
 800c4b8:	607b      	str	r3, [r7, #4]
 800c4ba:	460b      	mov	r3, r1
 800c4bc:	72fb      	strb	r3, [r7, #11]
 800c4be:	4613      	mov	r3, r2
 800c4c0:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800c4cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c4d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800c4d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4d6:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c4da:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800c4dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4de:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800c4e2:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c4e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4e6:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c4ea:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c4ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ee:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c4f2:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4f6:	33a4      	adds	r3, #164	; 0xa4
 800c4f8:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 800c4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4fc:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800c500:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800c502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c504:	7afa      	ldrb	r2, [r7, #11]
 800c506:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800c508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c50c:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800c50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c510:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c512:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800c514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c516:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c518:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800c51a:	2103      	movs	r1, #3
 800c51c:	68f8      	ldr	r0, [r7, #12]
 800c51e:	f001 fd2a 	bl	800df76 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800c522:	7afb      	ldrb	r3, [r7, #11]
 800c524:	3b01      	subs	r3, #1
 800c526:	2b25      	cmp	r3, #37	; 0x25
 800c528:	f200 810c 	bhi.w	800c744 <VL53L1_set_preset_mode+0x294>
 800c52c:	a201      	add	r2, pc, #4	; (adr r2, 800c534 <VL53L1_set_preset_mode+0x84>)
 800c52e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c532:	bf00      	nop
 800c534:	0800c5cd 	.word	0x0800c5cd
 800c538:	0800c5e9 	.word	0x0800c5e9
 800c53c:	0800c605 	.word	0x0800c605
 800c540:	0800c621 	.word	0x0800c621
 800c544:	0800c63d 	.word	0x0800c63d
 800c548:	0800c659 	.word	0x0800c659
 800c54c:	0800c675 	.word	0x0800c675
 800c550:	0800c691 	.word	0x0800c691
 800c554:	0800c745 	.word	0x0800c745
 800c558:	0800c745 	.word	0x0800c745
 800c55c:	0800c745 	.word	0x0800c745
 800c560:	0800c745 	.word	0x0800c745
 800c564:	0800c745 	.word	0x0800c745
 800c568:	0800c745 	.word	0x0800c745
 800c56c:	0800c745 	.word	0x0800c745
 800c570:	0800c745 	.word	0x0800c745
 800c574:	0800c6ad 	.word	0x0800c6ad
 800c578:	0800c6c9 	.word	0x0800c6c9
 800c57c:	0800c745 	.word	0x0800c745
 800c580:	0800c745 	.word	0x0800c745
 800c584:	0800c745 	.word	0x0800c745
 800c588:	0800c745 	.word	0x0800c745
 800c58c:	0800c745 	.word	0x0800c745
 800c590:	0800c745 	.word	0x0800c745
 800c594:	0800c745 	.word	0x0800c745
 800c598:	0800c745 	.word	0x0800c745
 800c59c:	0800c745 	.word	0x0800c745
 800c5a0:	0800c745 	.word	0x0800c745
 800c5a4:	0800c745 	.word	0x0800c745
 800c5a8:	0800c745 	.word	0x0800c745
 800c5ac:	0800c745 	.word	0x0800c745
 800c5b0:	0800c745 	.word	0x0800c745
 800c5b4:	0800c745 	.word	0x0800c745
 800c5b8:	0800c745 	.word	0x0800c745
 800c5bc:	0800c745 	.word	0x0800c745
 800c5c0:	0800c6e5 	.word	0x0800c6e5
 800c5c4:	0800c705 	.word	0x0800c705
 800c5c8:	0800c725 	.word	0x0800c725

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 800c5cc:	69bb      	ldr	r3, [r7, #24]
 800c5ce:	9301      	str	r3, [sp, #4]
 800c5d0:	69fb      	ldr	r3, [r7, #28]
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	6a3b      	ldr	r3, [r7, #32]
 800c5d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c5da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c5dc:	f001 f94d 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c5e6:	e0b1      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	9301      	str	r3, [sp, #4]
 800c5ec:	69fb      	ldr	r3, [r7, #28]
 800c5ee:	9300      	str	r3, [sp, #0]
 800c5f0:	6a3b      	ldr	r3, [r7, #32]
 800c5f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c5f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c5f8:	f001 fa5d 	bl	800dab6 <VL53L1_preset_mode_standard_ranging_short_range>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c602:	e0a3      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 800c604:	69bb      	ldr	r3, [r7, #24]
 800c606:	9301      	str	r3, [sp, #4]
 800c608:	69fb      	ldr	r3, [r7, #28]
 800c60a:	9300      	str	r3, [sp, #0]
 800c60c:	6a3b      	ldr	r3, [r7, #32]
 800c60e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c610:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c612:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c614:	f001 fa90 	bl	800db38 <VL53L1_preset_mode_standard_ranging_long_range>
 800c618:	4603      	mov	r3, r0
 800c61a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c61e:	e095      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800c620:	69bb      	ldr	r3, [r7, #24]
 800c622:	9301      	str	r3, [sp, #4]
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	9300      	str	r3, [sp, #0]
 800c628:	6a3b      	ldr	r3, [r7, #32]
 800c62a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c62c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c62e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c630:	f001 fac3 	bl	800dbba <VL53L1_preset_mode_standard_ranging_mm1_cal>
 800c634:	4603      	mov	r3, r0
 800c636:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c63a:	e087      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800c63c:	69bb      	ldr	r3, [r7, #24]
 800c63e:	9301      	str	r3, [sp, #4]
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	9300      	str	r3, [sp, #0]
 800c644:	6a3b      	ldr	r3, [r7, #32]
 800c646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c648:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c64a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c64c:	f001 fada 	bl	800dc04 <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800c650:	4603      	mov	r3, r0
 800c652:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c656:	e079      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	9301      	str	r3, [sp, #4]
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	9300      	str	r3, [sp, #0]
 800c660:	6a3b      	ldr	r3, [r7, #32]
 800c662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c664:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c666:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c668:	f001 faf1 	bl	800dc4e <VL53L1_preset_mode_timed_ranging>
 800c66c:	4603      	mov	r3, r0
 800c66e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c672:	e06b      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800c674:	69bb      	ldr	r3, [r7, #24]
 800c676:	9301      	str	r3, [sp, #4]
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	6a3b      	ldr	r3, [r7, #32]
 800c67e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c680:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c682:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c684:	f001 fb1d 	bl	800dcc2 <VL53L1_preset_mode_timed_ranging_short_range>
 800c688:	4603      	mov	r3, r0
 800c68a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c68e:	e05d      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800c690:	69bb      	ldr	r3, [r7, #24]
 800c692:	9301      	str	r3, [sp, #4]
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	6a3b      	ldr	r3, [r7, #32]
 800c69a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c69c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c69e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6a0:	f001 fb49 	bl	800dd36 <VL53L1_preset_mode_timed_ranging_long_range>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c6aa:	e04f      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 800c6ac:	69bb      	ldr	r3, [r7, #24]
 800c6ae:	9301      	str	r3, [sp, #4]
 800c6b0:	69fb      	ldr	r3, [r7, #28]
 800c6b2:	9300      	str	r3, [sp, #0]
 800c6b4:	6a3b      	ldr	r3, [r7, #32]
 800c6b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c6ba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6bc:	f001 fc1d 	bl	800defa <VL53L1_preset_mode_olt>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c6c6:	e041      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 800c6c8:	69bb      	ldr	r3, [r7, #24]
 800c6ca:	9301      	str	r3, [sp, #4]
 800c6cc:	69fb      	ldr	r3, [r7, #28]
 800c6ce:	9300      	str	r3, [sp, #0]
 800c6d0:	6a3b      	ldr	r3, [r7, #32]
 800c6d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c6d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6d8:	f001 fbd9 	bl	800de8e <VL53L1_preset_mode_singleshot_ranging>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800c6e2:	e033      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800c6e4:	697b      	ldr	r3, [r7, #20]
 800c6e6:	9302      	str	r3, [sp, #8]
 800c6e8:	69bb      	ldr	r3, [r7, #24]
 800c6ea:	9301      	str	r3, [sp, #4]
 800c6ec:	69fb      	ldr	r3, [r7, #28]
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	6a3b      	ldr	r3, [r7, #32]
 800c6f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c6f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6f8:	f001 fb7d 	bl	800ddf6 <VL53L1_preset_mode_low_power_auto_short_ranging>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c702:	e023      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800c704:	697b      	ldr	r3, [r7, #20]
 800c706:	9302      	str	r3, [sp, #8]
 800c708:	69bb      	ldr	r3, [r7, #24]
 800c70a:	9301      	str	r3, [sp, #4]
 800c70c:	69fb      	ldr	r3, [r7, #28]
 800c70e:	9300      	str	r3, [sp, #0]
 800c710:	6a3b      	ldr	r3, [r7, #32]
 800c712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c714:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c716:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c718:	f001 fb47 	bl	800ddaa <VL53L1_preset_mode_low_power_auto_ranging>
 800c71c:	4603      	mov	r3, r0
 800c71e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c722:	e013      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	9302      	str	r3, [sp, #8]
 800c728:	69bb      	ldr	r3, [r7, #24]
 800c72a:	9301      	str	r3, [sp, #4]
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	9300      	str	r3, [sp, #0]
 800c730:	6a3b      	ldr	r3, [r7, #32]
 800c732:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c734:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c736:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c738:	f001 fb83 	bl	800de42 <VL53L1_preset_mode_low_power_auto_long_ranging>
 800c73c:	4603      	mov	r3, r0
 800c73e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800c742:	e003      	b.n	800c74c <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800c744:	23fc      	movs	r3, #252	; 0xfc
 800c746:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 800c74a:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 800c74c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c750:	2b00      	cmp	r3, #0
 800c752:	d105      	bne.n	800c760 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800c754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c756:	893a      	ldrh	r2, [r7, #8]
 800c758:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 800c75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c75c:	893a      	ldrh	r2, [r7, #8]
 800c75e:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800c760:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c764:	2b00      	cmp	r3, #0
 800c766:	d108      	bne.n	800c77a <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 800c768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c76a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c76c:	6879      	ldr	r1, [r7, #4]
 800c76e:	68f8      	ldr	r0, [r7, #12]
 800c770:	f7ff fca0 	bl	800c0b4 <VL53L1_set_timeouts_us>
 800c774:	4603      	mov	r3, r0
 800c776:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 800c77a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d106      	bne.n	800c790 <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800c782:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c784:	68f8      	ldr	r0, [r7, #12]
 800c786:	f7ff fc46 	bl	800c016 <VL53L1_set_inter_measurement_period_ms>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800c790:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800c794:	4618      	mov	r0, r3
 800c796:	3738      	adds	r7, #56	; 0x38
 800c798:	46bd      	mov	sp, r7
 800c79a:	bd80      	pop	{r7, pc}

0800c79c <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
 800c7a4:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c7a6:	2300      	movs	r3, #0
 800c7a8:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c7b8:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c7bc:	4618      	mov	r0, r3
 800c7be:	3714      	adds	r7, #20
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c6:	4770      	bx	lr

0800c7c8 <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 800c7c8:	b480      	push	{r7}
 800c7ca:	b085      	sub	sp, #20
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
 800c7d0:	460b      	mov	r3, r1
 800c7d2:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	887a      	ldrh	r2, [r7, #2]
 800c7e0:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800c7e4:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3714      	adds	r7, #20
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f2:	4770      	bx	lr

0800c7f4 <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800c7f4:	b480      	push	{r7}
 800c7f6:	b085      	sub	sp, #20
 800c7f8:	af00      	add	r7, sp, #0
 800c7fa:	6078      	str	r0, [r7, #4]
 800c7fc:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c7fe:	2300      	movs	r3, #0
 800c800:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800c806:	68bb      	ldr	r3, [r7, #8]
 800c808:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800c810:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c814:	4618      	mov	r0, r3
 800c816:	3714      	adds	r7, #20
 800c818:	46bd      	mov	sp, r7
 800c81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81e:	4770      	bx	lr

0800c820 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 800c820:	b480      	push	{r7}
 800c822:	b085      	sub	sp, #20
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
 800c828:	460b      	mov	r3, r1
 800c82a:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c82c:	2300      	movs	r3, #0
 800c82e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	887a      	ldrh	r2, [r7, #2]
 800c838:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 800c83c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c840:	4618      	mov	r0, r3
 800c842:	3714      	adds	r7, #20
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr

0800c84c <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b085      	sub	sp, #20
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	460b      	mov	r3, r1
 800c856:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c858:	2300      	movs	r3, #0
 800c85a:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c866:	f003 0303 	and.w	r3, r3, #3
 800c86a:	b2da      	uxtb	r2, r3
 800c86c:	78fb      	ldrb	r3, [r7, #3]
 800c86e:	009b      	lsls	r3, r3, #2
 800c870:	b2db      	uxtb	r3, r3
 800c872:	4413      	add	r3, r2
 800c874:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 800c87c:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800c880:	4618      	mov	r0, r3
 800c882:	3714      	adds	r7, #20
 800c884:	46bd      	mov	sp, r7
 800c886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88a:	4770      	bx	lr

0800c88c <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b0d0      	sub	sp, #320	; 0x140
 800c890:	af00      	add	r7, sp, #0
 800c892:	1d3b      	adds	r3, r7, #4
 800c894:	6018      	str	r0, [r3, #0]
 800c896:	4608      	mov	r0, r1
 800c898:	4611      	mov	r1, r2
 800c89a:	1cfb      	adds	r3, r7, #3
 800c89c:	4602      	mov	r2, r0
 800c89e:	701a      	strb	r2, [r3, #0]
 800c8a0:	1cbb      	adds	r3, r7, #2
 800c8a2:	460a      	mov	r2, r1
 800c8a4:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c8ac:	1d3b      	adds	r3, r7, #4
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800c8b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8b8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c8bc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800c8c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8c4:	3342      	adds	r3, #66	; 0x42
 800c8c6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800c8ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8ce:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c8d2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800c8d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8da:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800c8de:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800c8e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8e6:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800c8ea:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800c8ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8f2:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800c8f6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800c8fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c8fe:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800c902:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800c906:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c90a:	332c      	adds	r3, #44	; 0x2c
 800c90c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 800c910:	f107 030c 	add.w	r3, r7, #12
 800c914:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 800c918:	2300      	movs	r3, #0
 800c91a:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 800c91e:	2300      	movs	r3, #0
 800c920:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800c924:	2300      	movs	r3, #0
 800c926:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800c92a:	2300      	movs	r3, #0
 800c92c:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800c930:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c934:	1cfa      	adds	r2, r7, #3
 800c936:	7812      	ldrb	r2, [r2, #0]
 800c938:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800c93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c93e:	791b      	ldrb	r3, [r3, #4]
 800c940:	b25b      	sxtb	r3, r3
 800c942:	f003 030f 	and.w	r3, r3, #15
 800c946:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800c948:	1cfb      	adds	r3, r7, #3
 800c94a:	f993 3000 	ldrsb.w	r3, [r3]
 800c94e:	4313      	orrs	r3, r2
 800c950:	b25b      	sxtb	r3, r3
 800c952:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800c954:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800c958:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800c95a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c95e:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800c962:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c966:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800c96a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c96e:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800c972:	2bff      	cmp	r3, #255	; 0xff
 800c974:	d104      	bne.n	800c980 <VL53L1_init_and_start_range+0xf4>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800c976:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c97a:	2200      	movs	r2, #0
 800c97c:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c980:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c984:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d133      	bne.n	800c9f4 <VL53L1_init_and_start_range+0x168>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800c98c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c990:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c994:	2b00      	cmp	r3, #0
 800c996:	d12d      	bne.n	800c9f4 <VL53L1_init_and_start_range+0x168>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800c998:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c99c:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 800c9a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9a4:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800c9a8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9ac:	2220      	movs	r2, #32
 800c9ae:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800c9b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9b6:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800c9ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d10c      	bne.n	800c9dc <VL53L1_init_and_start_range+0x150>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800c9c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9c6:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	b29b      	uxth	r3, r3
 800c9d0:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800c9d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9d6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800c9da:	e004      	b.n	800c9e6 <VL53L1_init_and_start_range+0x15a>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 800c9dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9e0:	2200      	movs	r2, #0
 800c9e2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800c9e6:	1cbb      	adds	r3, r7, #2
 800c9e8:	781b      	ldrb	r3, [r3, #0]
 800c9ea:	2b04      	cmp	r3, #4
 800c9ec:	d802      	bhi.n	800c9f4 <VL53L1_init_and_start_range+0x168>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800c9ee:	1cbb      	adds	r3, r7, #2
 800c9f0:	2205      	movs	r2, #5
 800c9f2:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800c9f4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800c9f8:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800c9fc:	2b01      	cmp	r3, #1
 800c9fe:	d110      	bne.n	800ca22 <VL53L1_init_and_start_range+0x196>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800ca00:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ca04:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800ca08:	2b01      	cmp	r3, #1
 800ca0a:	d10a      	bne.n	800ca22 <VL53L1_init_and_start_range+0x196>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800ca0c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ca10:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800ca14:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ca18:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800ca1c:	1cbb      	adds	r3, r7, #2
 800ca1e:	2206      	movs	r2, #6
 800ca20:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800ca22:	1cbb      	adds	r3, r7, #2
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	3b01      	subs	r3, #1
 800ca28:	2b05      	cmp	r3, #5
 800ca2a:	d827      	bhi.n	800ca7c <VL53L1_init_and_start_range+0x1f0>
 800ca2c:	a201      	add	r2, pc, #4	; (adr r2, 800ca34 <VL53L1_init_and_start_range+0x1a8>)
 800ca2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca32:	bf00      	nop
 800ca34:	0800ca75 	.word	0x0800ca75
 800ca38:	0800ca6d 	.word	0x0800ca6d
 800ca3c:	0800ca65 	.word	0x0800ca65
 800ca40:	0800ca5d 	.word	0x0800ca5d
 800ca44:	0800ca55 	.word	0x0800ca55
 800ca48:	0800ca4d 	.word	0x0800ca4d
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca52:	e017      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 800ca54:	230d      	movs	r3, #13
 800ca56:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca5a:	e013      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800ca5c:	2324      	movs	r3, #36	; 0x24
 800ca5e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca62:	e00f      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800ca64:	2344      	movs	r3, #68	; 0x44
 800ca66:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca6a:	e00b      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800ca6c:	235a      	movs	r3, #90	; 0x5a
 800ca6e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca72:	e007      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800ca74:	2371      	movs	r3, #113	; 0x71
 800ca76:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca7a:	e003      	b.n	800ca84 <VL53L1_init_and_start_range+0x1f8>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800ca7c:	2383      	movs	r3, #131	; 0x83
 800ca7e:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800ca82:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800ca84:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800ca88:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800ca8c:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 800ca90:	f107 030c 	add.w	r3, r7, #12
 800ca94:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800ca98:	2300      	movs	r3, #0
 800ca9a:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800ca9e:	e00b      	b.n	800cab8 <VL53L1_init_and_start_range+0x22c>
		*pbuffer++ = 0;
 800caa0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800caa4:	1c5a      	adds	r2, r3, #1
 800caa6:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800caaa:	2200      	movs	r2, #0
 800caac:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800caae:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800cab2:	3301      	adds	r3, #1
 800cab4:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800cab8:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 800cabc:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800cac0:	429a      	cmp	r2, r3
 800cac2:	d3ed      	bcc.n	800caa0 <VL53L1_init_and_start_range+0x214>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800cac4:	1cbb      	adds	r3, r7, #2
 800cac6:	781b      	ldrb	r3, [r3, #0]
 800cac8:	2b05      	cmp	r3, #5
 800caca:	d917      	bls.n	800cafc <VL53L1_init_and_start_range+0x270>
 800cacc:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d113      	bne.n	800cafc <VL53L1_init_and_start_range+0x270>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800cad4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cad8:	f1c3 0301 	rsb	r3, r3, #1
 800cadc:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cae0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800cae4:	f107 020c 	add.w	r2, r7, #12
 800cae8:	4413      	add	r3, r2
 800caea:	461a      	mov	r2, r3
 800caec:	210b      	movs	r1, #11
 800caee:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800caf2:	f002 f8a7 	bl	800ec44 <VL53L1_i2c_encode_static_nvm_managed>
 800caf6:	4603      	mov	r3, r0
 800caf8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800cafc:	1cbb      	adds	r3, r7, #2
 800cafe:	781b      	ldrb	r3, [r3, #0]
 800cb00:	2b04      	cmp	r3, #4
 800cb02:	d917      	bls.n	800cb34 <VL53L1_init_and_start_range+0x2a8>
 800cb04:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d113      	bne.n	800cb34 <VL53L1_init_and_start_range+0x2a8>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800cb0c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cb10:	f1c3 030d 	rsb	r3, r3, #13
 800cb14:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cb18:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800cb1c:	f107 020c 	add.w	r2, r7, #12
 800cb20:	4413      	add	r3, r2
 800cb22:	461a      	mov	r2, r3
 800cb24:	2117      	movs	r1, #23
 800cb26:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800cb2a:	f002 f967 	bl	800edfc <VL53L1_i2c_encode_customer_nvm_managed>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800cb34:	1cbb      	adds	r3, r7, #2
 800cb36:	781b      	ldrb	r3, [r3, #0]
 800cb38:	2b03      	cmp	r3, #3
 800cb3a:	d917      	bls.n	800cb6c <VL53L1_init_and_start_range+0x2e0>
 800cb3c:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d113      	bne.n	800cb6c <VL53L1_init_and_start_range+0x2e0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800cb44:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cb48:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800cb4c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cb50:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 800cb54:	f107 020c 	add.w	r2, r7, #12
 800cb58:	4413      	add	r3, r2
 800cb5a:	461a      	mov	r2, r3
 800cb5c:	2120      	movs	r1, #32
 800cb5e:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800cb62:	f002 fa89 	bl	800f078 <VL53L1_i2c_encode_static_config>
 800cb66:	4603      	mov	r3, r0
 800cb68:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800cb6c:	1cbb      	adds	r3, r7, #2
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	2b02      	cmp	r3, #2
 800cb72:	d917      	bls.n	800cba4 <VL53L1_init_and_start_range+0x318>
 800cb74:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d113      	bne.n	800cba4 <VL53L1_init_and_start_range+0x318>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800cb7c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cb80:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800cb84:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cb88:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 800cb8c:	f107 020c 	add.w	r2, r7, #12
 800cb90:	4413      	add	r3, r2
 800cb92:	461a      	mov	r2, r3
 800cb94:	2116      	movs	r1, #22
 800cb96:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800cb9a:	f002 fb50 	bl	800f23e <VL53L1_i2c_encode_general_config>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800cba4:	1cbb      	adds	r3, r7, #2
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	2b01      	cmp	r3, #1
 800cbaa:	d917      	bls.n	800cbdc <VL53L1_init_and_start_range+0x350>
 800cbac:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d113      	bne.n	800cbdc <VL53L1_init_and_start_range+0x350>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800cbb4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cbb8:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800cbbc:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cbc0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800cbc4:	f107 020c 	add.w	r2, r7, #12
 800cbc8:	4413      	add	r3, r2
 800cbca:	461a      	mov	r2, r3
 800cbcc:	2117      	movs	r1, #23
 800cbce:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800cbd2:	f002 fbb8 	bl	800f346 <VL53L1_i2c_encode_timing_config>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800cbdc:	1cbb      	adds	r3, r7, #2
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d036      	beq.n	800cc52 <VL53L1_init_and_start_range+0x3c6>
 800cbe4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d132      	bne.n	800cc52 <VL53L1_init_and_start_range+0x3c6>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800cbec:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cbf0:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800cbf4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800cbf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800cbfc:	791b      	ldrb	r3, [r3, #4]
 800cbfe:	f003 0320 	and.w	r3, r3, #32
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d017      	beq.n	800cc36 <VL53L1_init_and_start_range+0x3aa>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800cc06:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800cc0a:	789b      	ldrb	r3, [r3, #2]
 800cc0c:	f043 0301 	orr.w	r3, r3, #1
 800cc10:	b2da      	uxtb	r2, r3
 800cc12:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cc16:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800cc18:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800cc1c:	789b      	ldrb	r3, [r3, #2]
 800cc1e:	f043 0301 	orr.w	r3, r3, #1
 800cc22:	b2da      	uxtb	r2, r3
 800cc24:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cc28:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800cc2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800cc2e:	789a      	ldrb	r2, [r3, #2]
 800cc30:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cc34:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cc36:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800cc3a:	f107 020c 	add.w	r2, r7, #12
 800cc3e:	4413      	add	r3, r2
 800cc40:	461a      	mov	r2, r3
 800cc42:	2112      	movs	r1, #18
 800cc44:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800cc48:	f002 fbff 	bl	800f44a <VL53L1_i2c_encode_dynamic_config>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 800cc52:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d113      	bne.n	800cc82 <VL53L1_init_and_start_range+0x3f6>

		i2c_buffer_offset_bytes = \
 800cc5a:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800cc5e:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800cc62:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800cc66:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800cc6a:	f107 020c 	add.w	r2, r7, #12
 800cc6e:	4413      	add	r3, r2
 800cc70:	461a      	mov	r2, r3
 800cc72:	2105      	movs	r1, #5
 800cc74:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800cc78:	f002 fc6c 	bl	800f554 <VL53L1_i2c_encode_system_control>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800cc82:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d10c      	bne.n	800cca4 <VL53L1_init_and_start_range+0x418>
		status =
			VL53L1_WriteMulti(
 800cc8a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800cc8e:	f107 020c 	add.w	r2, r7, #12
 800cc92:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800cc96:	1d38      	adds	r0, r7, #4
 800cc98:	6800      	ldr	r0, [r0, #0]
 800cc9a:	f003 f94b 	bl	800ff34 <VL53L1_WriteMulti>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800cca4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d106      	bne.n	800ccba <VL53L1_init_and_start_range+0x42e>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800ccac:	1d3b      	adds	r3, r7, #4
 800ccae:	6818      	ldr	r0, [r3, #0]
 800ccb0:	f001 f98a 	bl	800dfc8 <VL53L1_update_ll_driver_rd_state>
 800ccb4:	4603      	mov	r3, r0
 800ccb6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800ccba:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d106      	bne.n	800ccd0 <VL53L1_init_and_start_range+0x444>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800ccc2:	1d3b      	adds	r3, r7, #4
 800ccc4:	6818      	ldr	r0, [r3, #0]
 800ccc6:	f001 fa52 	bl	800e16e <VL53L1_update_ll_driver_cfg_state>
 800ccca:	4603      	mov	r3, r0
 800cccc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800ccd0:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop

0800cce0 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b0c8      	sub	sp, #288	; 0x120
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	1d3b      	adds	r3, r7, #4
 800cce8:	6018      	str	r0, [r3, #0]
 800ccea:	460a      	mov	r2, r1
 800ccec:	1cfb      	adds	r3, r7, #3
 800ccee:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ccf6:	1d3b      	adds	r3, r7, #4
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800ccfe:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cd02:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800cd06:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800cd0a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cd0e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800cd12:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800cd16:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800cd1a:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800cd1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800cd22:	2388      	movs	r3, #136	; 0x88
 800cd24:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800cd28:	2300      	movs	r3, #0
 800cd2a:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800cd2e:	2300      	movs	r3, #0
 800cd30:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800cd34:	1cfb      	adds	r3, r7, #3
 800cd36:	781b      	ldrb	r3, [r3, #0]
 800cd38:	2b01      	cmp	r3, #1
 800cd3a:	d008      	beq.n	800cd4e <VL53L1_get_measurement_results+0x6e>
 800cd3c:	2b02      	cmp	r3, #2
 800cd3e:	d10d      	bne.n	800cd5c <VL53L1_get_measurement_results+0x7c>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800cd40:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800cd44:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 800cd48:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800cd4c:	e00a      	b.n	800cd64 <VL53L1_get_measurement_results+0x84>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800cd4e:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800cd52:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 800cd56:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800cd5a:	e003      	b.n	800cd64 <VL53L1_get_measurement_results+0x84>
	default:
		i2c_buffer_size_bytes =
 800cd5c:	232c      	movs	r3, #44	; 0x2c
 800cd5e:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800cd62:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cd64:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d10c      	bne.n	800cd86 <VL53L1_get_measurement_results+0xa6>
		status =
			VL53L1_ReadMulti(
 800cd6c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 800cd70:	f107 0208 	add.w	r2, r7, #8
 800cd74:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 800cd78:	1d38      	adds	r0, r7, #4
 800cd7a:	6800      	ldr	r0, [r0, #0]
 800cd7c:	f003 f910 	bl	800ffa0 <VL53L1_ReadMulti>
 800cd80:	4603      	mov	r3, r0
 800cd82:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800cd86:	1cfb      	adds	r3, r7, #3
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	2b01      	cmp	r3, #1
 800cd8c:	d917      	bls.n	800cdbe <VL53L1_get_measurement_results+0xde>
 800cd8e:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d113      	bne.n	800cdbe <VL53L1_get_measurement_results+0xde>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800cd96:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800cd9a:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 800cd9e:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800cda2:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 800cda6:	f107 0208 	add.w	r2, r7, #8
 800cdaa:	4413      	add	r3, r2
 800cdac:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	2038      	movs	r0, #56	; 0x38
 800cdb4:	f002 fd60 	bl	800f878 <VL53L1_i2c_decode_debug_results>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800cdbe:	1cfb      	adds	r3, r7, #3
 800cdc0:	781b      	ldrb	r3, [r3, #0]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d017      	beq.n	800cdf6 <VL53L1_get_measurement_results+0x116>
 800cdc6:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d113      	bne.n	800cdf6 <VL53L1_get_measurement_results+0x116>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800cdce:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800cdd2:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800cdd6:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800cdda:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 800cdde:	f107 0208 	add.w	r2, r7, #8
 800cde2:	4413      	add	r3, r2
 800cde4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800cde8:	4619      	mov	r1, r3
 800cdea:	2021      	movs	r0, #33	; 0x21
 800cdec:	f002 fce3 	bl	800f7b6 <VL53L1_i2c_decode_core_results>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800cdf6:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d110      	bne.n	800ce20 <VL53L1_get_measurement_results+0x140>

		i2c_buffer_offset_bytes = 0;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800ce04:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 800ce08:	f107 0208 	add.w	r2, r7, #8
 800ce0c:	4413      	add	r3, r2
 800ce0e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800ce12:	4619      	mov	r1, r3
 800ce14:	202c      	movs	r0, #44	; 0x2c
 800ce16:	f002 fbd8 	bl	800f5ca <VL53L1_i2c_decode_system_results>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ce20:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}

0800ce2e <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800ce2e:	b580      	push	{r7, lr}
 800ce30:	b088      	sub	sp, #32
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	60f8      	str	r0, [r7, #12]
 800ce36:	460b      	mov	r3, r1
 800ce38:	607a      	str	r2, [r7, #4]
 800ce3a:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ce3c:	2300      	movs	r3, #0
 800ce3e:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 800ce4a:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800ce4c:	697b      	ldr	r3, [r7, #20]
 800ce4e:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ce50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d106      	bne.n	800ce66 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800ce58:	7afb      	ldrb	r3, [r7, #11]
 800ce5a:	4619      	mov	r1, r3
 800ce5c:	68f8      	ldr	r0, [r7, #12]
 800ce5e:	f7ff ff3f 	bl	800cce0 <VL53L1_get_measurement_results>
 800ce62:	4603      	mov	r3, r0
 800ce64:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 800ce66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d10c      	bne.n	800ce88 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800ce6e:	69bb      	ldr	r3, [r7, #24]
 800ce70:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 800ce74:	4618      	mov	r0, r3
 800ce76:	69bb      	ldr	r3, [r7, #24]
 800ce78:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 800ce7c:	69bb      	ldr	r3, [r7, #24]
 800ce7e:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	f000 f85e 	bl	800cf44 <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800ce88:	69bb      	ldr	r3, [r7, #24]
 800ce8a:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800ce8e:	2b01      	cmp	r3, #1
 800ce90:	d11f      	bne.n	800ced2 <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800ce92:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d10e      	bne.n	800ceb8 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800ce9a:	69bb      	ldr	r3, [r7, #24]
 800ce9c:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d109      	bne.n	800ceb8 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800cea4:	68f8      	ldr	r0, [r7, #12]
 800cea6:	f001 fe32 	bl	800eb0e <VL53L1_low_power_auto_setup_manual_calibration>
 800ceaa:	4603      	mov	r3, r0
 800ceac:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 800ceae:	69bb      	ldr	r3, [r7, #24]
 800ceb0:	2201      	movs	r2, #1
 800ceb2:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800ceb6:	e00c      	b.n	800ced2 <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800ceb8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d108      	bne.n	800ced2 <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800cec0:	69bb      	ldr	r3, [r7, #24]
 800cec2:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800cec6:	2b01      	cmp	r3, #1
 800cec8:	d103      	bne.n	800ced2 <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800ceca:	69bb      	ldr	r3, [r7, #24]
 800cecc:	2202      	movs	r2, #2
 800cece:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800ced2:	69bb      	ldr	r3, [r7, #24]
 800ced4:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800ced8:	693b      	ldr	r3, [r7, #16]
 800ceda:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 800cedc:	69bb      	ldr	r3, [r7, #24]
 800cede:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800cee6:	2284      	movs	r2, #132	; 0x84
 800cee8:	6939      	ldr	r1, [r7, #16]
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f003 fbd8 	bl	80106a0 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800cef0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d104      	bne.n	800cf02 <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800cef8:	68f8      	ldr	r0, [r7, #12]
 800cefa:	f001 f8ed 	bl	800e0d8 <VL53L1_check_ll_driver_rd_state>
 800cefe:	4603      	mov	r3, r0
 800cf00:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800cf02:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cf06:	4618      	mov	r0, r3
 800cf08:	3720      	adds	r7, #32
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	bd80      	pop	{r7, pc}

0800cf0e <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 800cf0e:	b580      	push	{r7, lr}
 800cf10:	b084      	sub	sp, #16
 800cf12:	af00      	add	r7, sp, #0
 800cf14:	6078      	str	r0, [r7, #4]
 800cf16:	460b      	mov	r3, r1
 800cf18:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cf1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d107      	bne.n	800cf36 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800cf26:	78fb      	ldrb	r3, [r7, #3]
 800cf28:	2203      	movs	r2, #3
 800cf2a:	4619      	mov	r1, r3
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f7ff fcad 	bl	800c88c <VL53L1_init_and_start_range>
 800cf32:	4603      	mov	r3, r0
 800cf34:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800cf36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3710      	adds	r7, #16
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}
	...

0800cf44 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b089      	sub	sp, #36	; 0x24
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	60f8      	str	r0, [r7, #12]
 800cf4c:	60b9      	str	r1, [r7, #8]
 800cf4e:	607a      	str	r2, [r7, #4]
 800cf50:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 800cf52:	2300      	movs	r3, #0
 800cf54:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 800cf56:	2300      	movs	r3, #0
 800cf58:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	78da      	ldrb	r2, [r3, #3]
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	3304      	adds	r3, #4
 800cf6a:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	77fb      	strb	r3, [r7, #31]
 800cf70:	e0d0      	b.n	800d114 <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 800cf72:	69bb      	ldr	r3, [r7, #24]
 800cf74:	7ffa      	ldrb	r2, [r7, #31]
 800cf76:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 800cf78:	69bb      	ldr	r3, [r7, #24]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	78db      	ldrb	r3, [r3, #3]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d10a      	bne.n	800cf9c <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	785b      	ldrb	r3, [r3, #1]
 800cf8a:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800cf8e:	2b09      	cmp	r3, #9
 800cf90:	d104      	bne.n	800cf9c <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800cf92:	69bb      	ldr	r3, [r7, #24]
 800cf94:	2213      	movs	r2, #19
 800cf96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800cf9a:	e007      	b.n	800cfac <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	785b      	ldrb	r3, [r3, #1]
 800cfa0:	f003 031f 	and.w	r3, r3, #31
 800cfa4:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800cfa6:	69bb      	ldr	r3, [r7, #24]
 800cfa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 800cfac:	7ffb      	ldrb	r3, [r7, #31]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d002      	beq.n	800cfb8 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800cfb2:	2b01      	cmp	r3, #1
 800cfb4:	d05d      	beq.n	800d072 <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800cfb6:	e0a7      	b.n	800d108 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	789b      	ldrb	r3, [r3, #2]
 800cfbc:	2b07      	cmp	r3, #7
 800cfbe:	d104      	bne.n	800cfca <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800cfc4:	69bb      	ldr	r3, [r7, #24]
 800cfc6:	821a      	strh	r2, [r3, #16]
 800cfc8:	e00c      	b.n	800cfe4 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	789b      	ldrb	r3, [r3, #2]
 800cfce:	2b08      	cmp	r3, #8
 800cfd0:	d104      	bne.n	800cfdc <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800cfd2:	68bb      	ldr	r3, [r7, #8]
 800cfd4:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800cfd6:	69bb      	ldr	r3, [r7, #24]
 800cfd8:	821a      	strh	r2, [r3, #16]
 800cfda:	e003      	b.n	800cfe4 <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 800cfdc:	68bb      	ldr	r3, [r7, #8]
 800cfde:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 800cfe0:	69bb      	ldr	r3, [r7, #24]
 800cfe2:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800cfe4:	68bb      	ldr	r3, [r7, #8]
 800cfe6:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 800cff0:	69bb      	ldr	r3, [r7, #24]
 800cff2:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800cff8:	69bb      	ldr	r3, [r7, #24]
 800cffa:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	895b      	ldrh	r3, [r3, #10]
 800d000:	015b      	lsls	r3, r3, #5
 800d002:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800d004:	697b      	ldr	r3, [r7, #20]
 800d006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d00a:	d302      	bcc.n	800d012 <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 800d00c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d010:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	b29a      	uxth	r2, r3
 800d016:	69bb      	ldr	r3, [r7, #24]
 800d018:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 800d01e:	69bb      	ldr	r3, [r7, #24]
 800d020:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 800d022:	68bb      	ldr	r3, [r7, #8]
 800d024:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800d026:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800d028:	693b      	ldr	r3, [r7, #16]
 800d02a:	68fa      	ldr	r2, [r7, #12]
 800d02c:	fb02 f303 	mul.w	r3, r2, r3
 800d030:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800d032:	693b      	ldr	r3, [r7, #16]
 800d034:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d038:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800d03a:	693b      	ldr	r3, [r7, #16]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	da01      	bge.n	800d044 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 800d040:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800d044:	12db      	asrs	r3, r3, #11
 800d046:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	b21a      	sxth	r2, r3
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 800d054:	69bb      	ldr	r3, [r7, #24]
 800d056:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 800d05c:	69bb      	ldr	r3, [r7, #24]
 800d05e:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 800d064:	69bb      	ldr	r3, [r7, #24]
 800d066:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 800d06c:	69bb      	ldr	r3, [r7, #24]
 800d06e:	621a      	str	r2, [r3, #32]

			break;
 800d070:	e04a      	b.n	800d108 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 800d072:	68bb      	ldr	r3, [r7, #8]
 800d074:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 800d076:	69bb      	ldr	r3, [r7, #24]
 800d078:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800d07e:	69bb      	ldr	r3, [r7, #24]
 800d080:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 800d082:	69bb      	ldr	r3, [r7, #24]
 800d084:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d088:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800d08e:	69bb      	ldr	r3, [r7, #24]
 800d090:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	8bdb      	ldrh	r3, [r3, #30]
 800d096:	015b      	lsls	r3, r3, #5
 800d098:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0a0:	d302      	bcc.n	800d0a8 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800d0a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d0a6:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800d0a8:	697b      	ldr	r3, [r7, #20]
 800d0aa:	b29a      	uxth	r2, r3
 800d0ac:	69bb      	ldr	r3, [r7, #24]
 800d0ae:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 800d0b0:	68bb      	ldr	r3, [r7, #8]
 800d0b2:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800d0b4:	69bb      	ldr	r3, [r7, #24]
 800d0b6:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800d0b8:	68bb      	ldr	r3, [r7, #8]
 800d0ba:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 800d0bc:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	68fa      	ldr	r2, [r7, #12]
 800d0c2:	fb02 f303 	mul.w	r3, r2, r3
 800d0c6:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d0ce:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	da01      	bge.n	800d0da <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800d0d6:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800d0da:	12db      	asrs	r3, r3, #11
 800d0dc:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	b21a      	sxth	r2, r3
 800d0e2:	69bb      	ldr	r3, [r7, #24]
 800d0e4:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800d0f2:	69bb      	ldr	r3, [r7, #24]
 800d0f4:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800d0fa:	69bb      	ldr	r3, [r7, #24]
 800d0fc:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800d102:	69bb      	ldr	r3, [r7, #24]
 800d104:	621a      	str	r2, [r3, #32]

			break;
 800d106:	bf00      	nop
		}

		pdata++;
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	3340      	adds	r3, #64	; 0x40
 800d10c:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 800d10e:	7ffb      	ldrb	r3, [r7, #31]
 800d110:	3301      	adds	r3, #1
 800d112:	77fb      	strb	r3, [r7, #31]
 800d114:	7ffb      	ldrb	r3, [r7, #31]
 800d116:	2b01      	cmp	r3, #1
 800d118:	f67f af2b 	bls.w	800cf72 <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	2200      	movs	r2, #0
 800d120:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	785b      	ldrb	r3, [r3, #1]
 800d126:	f003 031f 	and.w	r3, r3, #31
 800d12a:	2b11      	cmp	r3, #17
 800d12c:	bf8c      	ite	hi
 800d12e:	2201      	movhi	r2, #1
 800d130:	2200      	movls	r2, #0
 800d132:	b2d2      	uxtb	r2, r2
 800d134:	2a00      	cmp	r2, #0
 800d136:	d116      	bne.n	800d166 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
 800d138:	2201      	movs	r2, #1
 800d13a:	409a      	lsls	r2, r3
 800d13c:	4b0d      	ldr	r3, [pc, #52]	; (800d174 <VL53L1_copy_sys_and_core_results_to_range_results+0x230>)
 800d13e:	4013      	ands	r3, r2
 800d140:	2b00      	cmp	r3, #0
 800d142:	bf14      	ite	ne
 800d144:	2301      	movne	r3, #1
 800d146:	2300      	moveq	r3, #0
 800d148:	b2db      	uxtb	r3, r3
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d00b      	beq.n	800d166 <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800d14e:	68bb      	ldr	r3, [r7, #8]
 800d150:	785b      	ldrb	r3, [r3, #1]
 800d152:	f003 031f 	and.w	r3, r3, #31
 800d156:	b2da      	uxtb	r2, r3
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	2200      	movs	r2, #0
 800d160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 800d164:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 800d166:	bf00      	nop
 800d168:	3724      	adds	r7, #36	; 0x24
 800d16a:	46bd      	mov	sp, r7
 800d16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d170:	4770      	bx	lr
 800d172:	bf00      	nop
 800d174:	0002200e 	.word	0x0002200e

0800d178 <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 800d178:	b480      	push	{r7}
 800d17a:	b087      	sub	sp, #28
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	460b      	mov	r3, r1
 800d182:	607a      	str	r2, [r7, #4]
 800d184:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d186:	2300      	movs	r3, #0
 800d188:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800d18e:	897b      	ldrh	r3, [r7, #10]
 800d190:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800d194:	2b38      	cmp	r3, #56	; 0x38
 800d196:	f200 8204 	bhi.w	800d5a2 <VL53L1_get_tuning_parm+0x42a>
 800d19a:	a201      	add	r2, pc, #4	; (adr r2, 800d1a0 <VL53L1_get_tuning_parm+0x28>)
 800d19c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1a0:	0800d285 	.word	0x0800d285
 800d1a4:	0800d293 	.word	0x0800d293
 800d1a8:	0800d2a1 	.word	0x0800d2a1
 800d1ac:	0800d2af 	.word	0x0800d2af
 800d1b0:	0800d2bd 	.word	0x0800d2bd
 800d1b4:	0800d2cb 	.word	0x0800d2cb
 800d1b8:	0800d2d9 	.word	0x0800d2d9
 800d1bc:	0800d2e7 	.word	0x0800d2e7
 800d1c0:	0800d2f5 	.word	0x0800d2f5
 800d1c4:	0800d303 	.word	0x0800d303
 800d1c8:	0800d311 	.word	0x0800d311
 800d1cc:	0800d31f 	.word	0x0800d31f
 800d1d0:	0800d32d 	.word	0x0800d32d
 800d1d4:	0800d33b 	.word	0x0800d33b
 800d1d8:	0800d349 	.word	0x0800d349
 800d1dc:	0800d357 	.word	0x0800d357
 800d1e0:	0800d365 	.word	0x0800d365
 800d1e4:	0800d373 	.word	0x0800d373
 800d1e8:	0800d381 	.word	0x0800d381
 800d1ec:	0800d38f 	.word	0x0800d38f
 800d1f0:	0800d39d 	.word	0x0800d39d
 800d1f4:	0800d3ab 	.word	0x0800d3ab
 800d1f8:	0800d3b9 	.word	0x0800d3b9
 800d1fc:	0800d3c7 	.word	0x0800d3c7
 800d200:	0800d3d5 	.word	0x0800d3d5
 800d204:	0800d3e3 	.word	0x0800d3e3
 800d208:	0800d3f1 	.word	0x0800d3f1
 800d20c:	0800d3ff 	.word	0x0800d3ff
 800d210:	0800d40d 	.word	0x0800d40d
 800d214:	0800d41b 	.word	0x0800d41b
 800d218:	0800d429 	.word	0x0800d429
 800d21c:	0800d437 	.word	0x0800d437
 800d220:	0800d445 	.word	0x0800d445
 800d224:	0800d453 	.word	0x0800d453
 800d228:	0800d461 	.word	0x0800d461
 800d22c:	0800d46f 	.word	0x0800d46f
 800d230:	0800d47d 	.word	0x0800d47d
 800d234:	0800d48b 	.word	0x0800d48b
 800d238:	0800d499 	.word	0x0800d499
 800d23c:	0800d4a7 	.word	0x0800d4a7
 800d240:	0800d4b5 	.word	0x0800d4b5
 800d244:	0800d4c3 	.word	0x0800d4c3
 800d248:	0800d4d1 	.word	0x0800d4d1
 800d24c:	0800d4df 	.word	0x0800d4df
 800d250:	0800d4ed 	.word	0x0800d4ed
 800d254:	0800d4fb 	.word	0x0800d4fb
 800d258:	0800d509 	.word	0x0800d509
 800d25c:	0800d517 	.word	0x0800d517
 800d260:	0800d525 	.word	0x0800d525
 800d264:	0800d533 	.word	0x0800d533
 800d268:	0800d541 	.word	0x0800d541
 800d26c:	0800d54f 	.word	0x0800d54f
 800d270:	0800d55d 	.word	0x0800d55d
 800d274:	0800d56b 	.word	0x0800d56b
 800d278:	0800d579 	.word	0x0800d579
 800d27c:	0800d587 	.word	0x0800d587
 800d280:	0800d595 	.word	0x0800d595

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 800d28a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	601a      	str	r2, [r3, #0]
	break;
 800d290:	e18e      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 800d298:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	601a      	str	r2, [r3, #0]
	break;
 800d29e:	e187      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800d2a6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	601a      	str	r2, [r3, #0]
	break;
 800d2ac:	e180      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800d2b4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	601a      	str	r2, [r3, #0]
	break;
 800d2ba:	e179      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800d2bc:	693b      	ldr	r3, [r7, #16]
 800d2be:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d2c2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	601a      	str	r2, [r3, #0]
	break;
 800d2c8:	e172      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800d2ca:	693b      	ldr	r3, [r7, #16]
 800d2cc:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800d2d0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	601a      	str	r2, [r3, #0]
	break;
 800d2d6:	e16b      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800d2d8:	693b      	ldr	r3, [r7, #16]
 800d2da:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800d2de:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	601a      	str	r2, [r3, #0]
	break;
 800d2e4:	e164      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800d2e6:	693b      	ldr	r3, [r7, #16]
 800d2e8:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800d2ec:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	601a      	str	r2, [r3, #0]
	break;
 800d2f2:	e15d      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800d2fa:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	601a      	str	r2, [r3, #0]
	break;
 800d300:	e156      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800d302:	693b      	ldr	r3, [r7, #16]
 800d304:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800d308:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	601a      	str	r2, [r3, #0]
	break;
 800d30e:	e14f      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800d316:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	601a      	str	r2, [r3, #0]
	break;
 800d31c:	e148      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800d31e:	693b      	ldr	r3, [r7, #16]
 800d320:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800d324:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	601a      	str	r2, [r3, #0]
	break;
 800d32a:	e141      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800d332:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	601a      	str	r2, [r3, #0]
	break;
 800d338:	e13a      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800d340:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	601a      	str	r2, [r3, #0]
	break;
 800d346:	e133      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800d34e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	601a      	str	r2, [r3, #0]
	break;
 800d354:	e12c      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800d356:	693b      	ldr	r3, [r7, #16]
 800d358:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800d35c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	601a      	str	r2, [r3, #0]
	break;
 800d362:	e125      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800d36a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	601a      	str	r2, [r3, #0]
	break;
 800d370:	e11e      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800d378:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	601a      	str	r2, [r3, #0]
	break;
 800d37e:	e117      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800d380:	693b      	ldr	r3, [r7, #16]
 800d382:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800d386:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	601a      	str	r2, [r3, #0]
	break;
 800d38c:	e110      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800d38e:	693b      	ldr	r3, [r7, #16]
 800d390:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800d394:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	601a      	str	r2, [r3, #0]
	break;
 800d39a:	e109      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800d39c:	693b      	ldr	r3, [r7, #16]
 800d39e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d3a2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	601a      	str	r2, [r3, #0]
	break;
 800d3a8:	e102      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800d3b0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	601a      	str	r2, [r3, #0]
	break;
 800d3b6:	e0fb      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800d3be:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	601a      	str	r2, [r3, #0]
	break;
 800d3c4:	e0f4      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800d3c6:	693b      	ldr	r3, [r7, #16]
 800d3c8:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800d3cc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	601a      	str	r2, [r3, #0]
	break;
 800d3d2:	e0ed      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800d3d4:	693b      	ldr	r3, [r7, #16]
 800d3d6:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800d3da:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	601a      	str	r2, [r3, #0]
	break;
 800d3e0:	e0e6      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800d3e8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	601a      	str	r2, [r3, #0]
	break;
 800d3ee:	e0df      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800d3f0:	693b      	ldr	r3, [r7, #16]
 800d3f2:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800d3f6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	601a      	str	r2, [r3, #0]
	break;
 800d3fc:	e0d8      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800d404:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	601a      	str	r2, [r3, #0]
	break;
 800d40a:	e0d1      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800d412:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	601a      	str	r2, [r3, #0]
	break;
 800d418:	e0ca      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800d420:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	601a      	str	r2, [r3, #0]
	break;
 800d426:	e0c3      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800d42e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	601a      	str	r2, [r3, #0]
	break;
 800d434:	e0bc      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800d43c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	601a      	str	r2, [r3, #0]
	break;
 800d442:	e0b5      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800d44a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	601a      	str	r2, [r3, #0]
	break;
 800d450:	e0ae      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800d458:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	601a      	str	r2, [r3, #0]
	break;
 800d45e:	e0a7      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800d466:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	601a      	str	r2, [r3, #0]
	break;
 800d46c:	e0a0      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800d474:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	601a      	str	r2, [r3, #0]
	break;
 800d47a:	e099      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800d482:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	601a      	str	r2, [r3, #0]
	break;
 800d488:	e092      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800d490:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	601a      	str	r2, [r3, #0]
	break;
 800d496:	e08b      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800d49e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	601a      	str	r2, [r3, #0]
	break;
 800d4a4:	e084      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800d4a6:	693b      	ldr	r3, [r7, #16]
 800d4a8:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800d4ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	601a      	str	r2, [r3, #0]
	break;
 800d4b2:	e07d      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800d4b4:	693b      	ldr	r3, [r7, #16]
 800d4b6:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800d4ba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	601a      	str	r2, [r3, #0]
	break;
 800d4c0:	e076      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800d4c8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	601a      	str	r2, [r3, #0]
	break;
 800d4ce:	e06f      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800d4d6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	601a      	str	r2, [r3, #0]
	break;
 800d4dc:	e068      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800d4de:	693b      	ldr	r3, [r7, #16]
 800d4e0:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800d4e4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	601a      	str	r2, [r3, #0]
	break;
 800d4ea:	e061      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800d4f2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	601a      	str	r2, [r3, #0]
	break;
 800d4f8:	e05a      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800d4fa:	693b      	ldr	r3, [r7, #16]
 800d4fc:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800d500:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	601a      	str	r2, [r3, #0]
	break;
 800d506:	e053      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800d50e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	601a      	str	r2, [r3, #0]
	break;
 800d514:	e04c      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800d51c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	601a      	str	r2, [r3, #0]
	break;
 800d522:	e045      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800d52a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	601a      	str	r2, [r3, #0]
	break;
 800d530:	e03e      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800d532:	693b      	ldr	r3, [r7, #16]
 800d534:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800d538:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	601a      	str	r2, [r3, #0]
	break;
 800d53e:	e037      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800d546:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	601a      	str	r2, [r3, #0]
	break;
 800d54c:	e030      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800d554:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	601a      	str	r2, [r3, #0]
	break;
 800d55a:	e029      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800d55c:	693b      	ldr	r3, [r7, #16]
 800d55e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800d562:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	601a      	str	r2, [r3, #0]
	break;
 800d568:	e022      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800d56a:	693b      	ldr	r3, [r7, #16]
 800d56c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800d570:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	601a      	str	r2, [r3, #0]
	break;
 800d576:	e01b      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800d578:	693b      	ldr	r3, [r7, #16]
 800d57a:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800d57e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	601a      	str	r2, [r3, #0]
	break;
 800d584:	e014      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800d58c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	601a      	str	r2, [r3, #0]
	break;
 800d592:	e00d      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800d594:	693b      	ldr	r3, [r7, #16]
 800d596:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800d59a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	601a      	str	r2, [r3, #0]
	break;
 800d5a0:	e006      	b.n	800d5b0 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800d5a8:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800d5aa:	23fc      	movs	r3, #252	; 0xfc
 800d5ac:	75fb      	strb	r3, [r7, #23]
	break;
 800d5ae:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800d5b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	371c      	adds	r7, #28
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5be:	4770      	bx	lr

0800d5c0 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800d5c0:	b480      	push	{r7}
 800d5c2:	b085      	sub	sp, #20
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2208      	movs	r2, #8
 800d5d0:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	220b      	movs	r2, #11
 800d5d6:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d5de:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d5e6:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800d5ee:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800d5f6:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d5f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d5fc:	4618      	mov	r0, r3
 800d5fe:	3714      	adds	r7, #20
 800d600:	46bd      	mov	sp, r7
 800d602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d606:	4770      	bx	lr

0800d608 <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800d608:	b480      	push	{r7}
 800d60a:	b085      	sub	sp, #20
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d610:	2300      	movs	r3, #0
 800d612:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2200      	movs	r2, #0
 800d618:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2212      	movs	r2, #18
 800d61e:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	220f      	movs	r2, #15
 800d624:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	2202      	movs	r2, #2
 800d62a:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800d632:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	220c      	movs	r2, #12
 800d638:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d63a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d63e:	4618      	mov	r0, r3
 800d640:	3714      	adds	r7, #20
 800d642:	46bd      	mov	sp, r7
 800d644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d648:	4770      	bx	lr

0800d64a <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800d64a:	b580      	push	{r7, lr}
 800d64c:	b084      	sub	sp, #16
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]
 800d652:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d654:	2300      	movs	r3, #0
 800d656:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	895b      	ldrh	r3, [r3, #10]
 800d65c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	895b      	ldrh	r3, [r3, #10]
 800d67a:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800d686:	683b      	ldr	r3, [r7, #0]
 800d688:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800d694:	683b      	ldr	r3, [r7, #0]
 800d696:	2200      	movs	r2, #0
 800d698:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	2240      	movs	r2, #64	; 0x40
 800d69e:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10d      	bne.n	800d6c4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800d6a8:	683b      	ldr	r3, [r7, #0]
 800d6aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d108      	bne.n	800d6c4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d103      	bne.n	800d6c4 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	741a      	strb	r2, [r3, #16]
 800d6c2:	e002      	b.n	800d6ca <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800d6c4:	683b      	ldr	r3, [r7, #0]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800d6ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d114      	bne.n	800d6fc <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800d6d2:	683b      	ldr	r3, [r7, #0]
 800d6d4:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800d6d6:	2b01      	cmp	r3, #1
 800d6d8:	d110      	bne.n	800d6fc <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800d6da:	683b      	ldr	r3, [r7, #0]
 800d6dc:	6818      	ldr	r0, [r3, #0]
 800d6de:	683b      	ldr	r3, [r7, #0]
 800d6e0:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800d6ea:	683b      	ldr	r3, [r7, #0]
 800d6ec:	7d1b      	ldrb	r3, [r3, #20]
 800d6ee:	f000 ffc9 	bl	800e684 <VL53L1_calc_range_ignore_threshold>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800d6f6:	683b      	ldr	r3, [r7, #0]
 800d6f8:	82da      	strh	r2, [r3, #22]
 800d6fa:	e002      	b.n	800d702 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	2200      	movs	r2, #0
 800d700:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800d702:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d706:	4618      	mov	r0, r3
 800d708:	3710      	adds	r7, #16
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}

0800d70e <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800d70e:	b480      	push	{r7}
 800d710:	b085      	sub	sp, #20
 800d712:	af00      	add	r7, sp, #0
 800d714:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d716:	2300      	movs	r3, #0
 800d718:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d720:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d728:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d730:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d738:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	2208      	movs	r2, #8
 800d73e:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2228      	movs	r2, #40	; 0x28
 800d744:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2209      	movs	r2, #9
 800d74a:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800d74c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3714      	adds	r7, #20
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr

0800d75c <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b085      	sub	sp, #20
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d764:	2300      	movs	r3, #0
 800d766:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	f248 0203 	movw	r2, #32771	; 0x8003
 800d76e:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f248 0201 	movw	r2, #32769	; 0x8001
 800d776:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	f248 0241 	movw	r2, #32833	; 0x8041
 800d77e:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	220e      	movs	r2, #14
 800d784:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	220a      	movs	r2, #10
 800d78a:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2206      	movs	r2, #6
 800d790:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	220e      	movs	r2, #14
 800d796:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	220a      	movs	r2, #10
 800d79c:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2206      	movs	r2, #6
 800d7a2:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2202      	movs	r2, #2
 800d7a8:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	2221      	movs	r2, #33	; 0x21
 800d7ae:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d7c2:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d7ca:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800d7d2:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	22c0      	movs	r2, #192	; 0xc0
 800d7d8:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	22c0      	movs	r2, #192	; 0xc0
 800d7de:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	22c0      	movs	r2, #192	; 0xc0
 800d7e4:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2208      	movs	r2, #8
 800d7ea:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2210      	movs	r2, #16
 800d7f0:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2201      	movs	r2, #1
 800d7f6:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	2202      	movs	r2, #2
 800d7fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	2201      	movs	r2, #1
 800d806:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	2202      	movs	r2, #2
 800d80e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	2200      	movs	r2, #0
 800d816:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d820:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d828:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f248 0230 	movw	r2, #32816	; 0x8030
 800d830:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d838:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d840:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800d848:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	f24f 6218 	movw	r2, #63000	; 0xf618
 800d850:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800d858:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800d860:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800d868:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800d86a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d86e:	4618      	mov	r0, r3
 800d870:	3714      	adds	r7, #20
 800d872:	46bd      	mov	sp, r7
 800d874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d878:	4770      	bx	lr

0800d87a <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800d87a:	b480      	push	{r7}
 800d87c:	b087      	sub	sp, #28
 800d87e:	af00      	add	r7, sp, #0
 800d880:	60f8      	str	r0, [r7, #12]
 800d882:	60b9      	str	r1, [r7, #8]
 800d884:	607a      	str	r2, [r7, #4]
 800d886:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800d888:	2300      	movs	r3, #0
 800d88a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800d892:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	2200      	movs	r2, #0
 800d898:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2200      	movs	r2, #0
 800d89e:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	2211      	movs	r2, #17
 800d8d4:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2202      	movs	r2, #2
 800d8da:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	2202      	movs	r2, #2
 800d8e6:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2208      	movs	r2, #8
 800d8ec:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800d8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8f6:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800d8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8fe:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800d904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d906:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	2201      	movs	r2, #1
 800d912:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	2200      	movs	r2, #0
 800d918:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2200      	movs	r2, #0
 800d91e:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	2200      	movs	r2, #0
 800d924:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	22ff      	movs	r2, #255	; 0xff
 800d92a:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800d92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d92e:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800d934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d936:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	2200      	movs	r2, #0
 800d940:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	2200      	movs	r2, #0
 800d946:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	2200      	movs	r2, #0
 800d94c:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800d94e:	68bb      	ldr	r3, [r7, #8]
 800d950:	2200      	movs	r2, #0
 800d952:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	2200      	movs	r2, #0
 800d958:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800d95a:	68bb      	ldr	r3, [r7, #8]
 800d95c:	2220      	movs	r2, #32
 800d95e:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	220b      	movs	r2, #11
 800d964:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800d966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d968:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800d96a:	68bb      	ldr	r3, [r7, #8]
 800d96c:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800d96e:	68bb      	ldr	r3, [r7, #8]
 800d970:	2202      	movs	r2, #2
 800d972:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800d974:	68bb      	ldr	r3, [r7, #8]
 800d976:	220d      	movs	r2, #13
 800d978:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800d97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d97c:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800d982:	68bb      	ldr	r3, [r7, #8]
 800d984:	2200      	movs	r2, #0
 800d986:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800d988:	68bb      	ldr	r3, [r7, #8]
 800d98a:	2201      	movs	r2, #1
 800d98c:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	2200      	movs	r2, #0
 800d992:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	2200      	movs	r2, #0
 800d998:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800d99a:	68bb      	ldr	r3, [r7, #8]
 800d99c:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800d9a0:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	2238      	movs	r2, #56	; 0x38
 800d9ac:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	22ff      	movs	r2, #255	; 0xff
 800d9b2:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2200      	movs	r2, #0
 800d9be:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	221a      	movs	r2, #26
 800d9c4:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2220      	movs	r2, #32
 800d9d0:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2201      	movs	r2, #1
 800d9d6:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	22cc      	movs	r2, #204	; 0xcc
 800d9dc:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	220b      	movs	r2, #11
 800d9e2:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	22f5      	movs	r2, #245	; 0xf5
 800d9ee:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2209      	movs	r2, #9
 800d9f4:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800d9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f8:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800d9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da00:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	2208      	movs	r2, #8
 800da0a:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2278      	movs	r2, #120	; 0x78
 800da10:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2200      	movs	r2, #0
 800da16:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	2200      	movs	r2, #0
 800da1c:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	2201      	movs	r2, #1
 800da22:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	2200      	movs	r2, #0
 800da28:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	2200      	movs	r2, #0
 800da2e:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	2200      	movs	r2, #0
 800da34:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800da36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da38:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800da3c:	683b      	ldr	r3, [r7, #0]
 800da3e:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	220b      	movs	r2, #11
 800da44:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	2209      	movs	r2, #9
 800da4a:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800da4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da4e:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800da54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da56:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	2201      	movs	r2, #1
 800da60:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800da62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da64:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800da6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da6e:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800da72:	683b      	ldr	r3, [r7, #0]
 800da74:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	22c7      	movs	r2, #199	; 0xc7
 800da7a:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	22ff      	movs	r2, #255	; 0xff
 800da80:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	22db      	movs	r2, #219	; 0xdb
 800da86:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	2202      	movs	r2, #2
 800da8c:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800da8e:	6a3b      	ldr	r3, [r7, #32]
 800da90:	2200      	movs	r2, #0
 800da92:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800da94:	6a3b      	ldr	r3, [r7, #32]
 800da96:	2201      	movs	r2, #1
 800da98:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800da9a:	6a3b      	ldr	r3, [r7, #32]
 800da9c:	2201      	movs	r2, #1
 800da9e:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800daa0:	6a3b      	ldr	r3, [r7, #32]
 800daa2:	2221      	movs	r2, #33	; 0x21
 800daa4:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800daa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800daaa:	4618      	mov	r0, r3
 800daac:	371c      	adds	r7, #28
 800daae:	46bd      	mov	sp, r7
 800dab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab4:	4770      	bx	lr

0800dab6 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dab6:	b580      	push	{r7, lr}
 800dab8:	b088      	sub	sp, #32
 800daba:	af02      	add	r7, sp, #8
 800dabc:	60f8      	str	r0, [r7, #12]
 800dabe:	60b9      	str	r1, [r7, #8]
 800dac0:	607a      	str	r2, [r7, #4]
 800dac2:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dac4:	2300      	movs	r3, #0
 800dac6:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800dac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daca:	9301      	str	r3, [sp, #4]
 800dacc:	6a3b      	ldr	r3, [r7, #32]
 800dace:	9300      	str	r3, [sp, #0]
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	687a      	ldr	r2, [r7, #4]
 800dad4:	68b9      	ldr	r1, [r7, #8]
 800dad6:	68f8      	ldr	r0, [r7, #12]
 800dad8:	f7ff fecf 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800dadc:	4603      	mov	r3, r0
 800dade:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dae0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d121      	bne.n	800db2c <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2207      	movs	r2, #7
 800daec:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	2205      	movs	r2, #5
 800daf2:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800daf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf6:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800dafc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dafe:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2208      	movs	r2, #8
 800db08:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2238      	movs	r2, #56	; 0x38
 800db0e:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	2207      	movs	r2, #7
 800db14:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	2205      	movs	r2, #5
 800db1a:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800db1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db1e:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800db24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db26:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800db2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db30:	4618      	mov	r0, r3
 800db32:	3718      	adds	r7, #24
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b088      	sub	sp, #32
 800db3c:	af02      	add	r7, sp, #8
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	60b9      	str	r1, [r7, #8]
 800db42:	607a      	str	r2, [r7, #4]
 800db44:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800db46:	2300      	movs	r3, #0
 800db48:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800db4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db4c:	9301      	str	r3, [sp, #4]
 800db4e:	6a3b      	ldr	r3, [r7, #32]
 800db50:	9300      	str	r3, [sp, #0]
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	687a      	ldr	r2, [r7, #4]
 800db56:	68b9      	ldr	r1, [r7, #8]
 800db58:	68f8      	ldr	r0, [r7, #12]
 800db5a:	f7ff fe8e 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800db5e:	4603      	mov	r3, r0
 800db60:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800db62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d121      	bne.n	800dbae <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	220f      	movs	r2, #15
 800db6e:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	220d      	movs	r2, #13
 800db74:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800db76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db78:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800db7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800db80:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2208      	movs	r2, #8
 800db8a:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	22b8      	movs	r2, #184	; 0xb8
 800db90:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	220f      	movs	r2, #15
 800db96:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800db98:	683b      	ldr	r3, [r7, #0]
 800db9a:	220d      	movs	r2, #13
 800db9c:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800db9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba0:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800dba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dba8:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800dbae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	3718      	adds	r7, #24
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	bd80      	pop	{r7, pc}

0800dbba <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dbba:	b580      	push	{r7, lr}
 800dbbc:	b088      	sub	sp, #32
 800dbbe:	af02      	add	r7, sp, #8
 800dbc0:	60f8      	str	r0, [r7, #12]
 800dbc2:	60b9      	str	r1, [r7, #8]
 800dbc4:	607a      	str	r2, [r7, #4]
 800dbc6:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800dbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbce:	9301      	str	r3, [sp, #4]
 800dbd0:	6a3b      	ldr	r3, [r7, #32]
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	687a      	ldr	r2, [r7, #4]
 800dbd8:	68b9      	ldr	r1, [r7, #8]
 800dbda:	68f8      	ldr	r0, [r7, #12]
 800dbdc:	f7ff fe4d 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800dbe0:	4603      	mov	r3, r0
 800dbe2:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dbe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d105      	bne.n	800dbf8 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	2202      	movs	r2, #2
 800dbf0:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	223b      	movs	r2, #59	; 0x3b
 800dbf6:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dbf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	3718      	adds	r7, #24
 800dc00:	46bd      	mov	sp, r7
 800dc02:	bd80      	pop	{r7, pc}

0800dc04 <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b088      	sub	sp, #32
 800dc08:	af02      	add	r7, sp, #8
 800dc0a:	60f8      	str	r0, [r7, #12]
 800dc0c:	60b9      	str	r1, [r7, #8]
 800dc0e:	607a      	str	r2, [r7, #4]
 800dc10:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dc12:	2300      	movs	r3, #0
 800dc14:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800dc16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc18:	9301      	str	r3, [sp, #4]
 800dc1a:	6a3b      	ldr	r3, [r7, #32]
 800dc1c:	9300      	str	r3, [sp, #0]
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	68b9      	ldr	r1, [r7, #8]
 800dc24:	68f8      	ldr	r0, [r7, #12]
 800dc26:	f7ff fe28 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800dc2a:	4603      	mov	r3, r0
 800dc2c:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dc2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d105      	bne.n	800dc42 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800dc36:	68bb      	ldr	r3, [r7, #8]
 800dc38:	2202      	movs	r2, #2
 800dc3a:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	225b      	movs	r2, #91	; 0x5b
 800dc40:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dc42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3718      	adds	r7, #24
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	bd80      	pop	{r7, pc}

0800dc4e <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dc4e:	b580      	push	{r7, lr}
 800dc50:	b088      	sub	sp, #32
 800dc52:	af02      	add	r7, sp, #8
 800dc54:	60f8      	str	r0, [r7, #12]
 800dc56:	60b9      	str	r1, [r7, #8]
 800dc58:	607a      	str	r2, [r7, #4]
 800dc5a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800dc60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc62:	9301      	str	r3, [sp, #4]
 800dc64:	6a3b      	ldr	r3, [r7, #32]
 800dc66:	9300      	str	r3, [sp, #0]
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	68b9      	ldr	r1, [r7, #8]
 800dc6e:	68f8      	ldr	r0, [r7, #12]
 800dc70:	f7ff fe03 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800dc74:	4603      	mov	r3, r0
 800dc76:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dc78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d11a      	bne.n	800dcb6 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	2200      	movs	r2, #0
 800dc84:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	22b1      	movs	r2, #177	; 0xb1
 800dc90:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	2200      	movs	r2, #0
 800dc96:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	22d4      	movs	r2, #212	; 0xd4
 800dc9c:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800dca4:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800dca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800dcb0:	6a3b      	ldr	r3, [r7, #32]
 800dcb2:	2240      	movs	r2, #64	; 0x40
 800dcb4:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dcb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3718      	adds	r7, #24
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}

0800dcc2 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dcc2:	b580      	push	{r7, lr}
 800dcc4:	b088      	sub	sp, #32
 800dcc6:	af02      	add	r7, sp, #8
 800dcc8:	60f8      	str	r0, [r7, #12]
 800dcca:	60b9      	str	r1, [r7, #8]
 800dccc:	607a      	str	r2, [r7, #4]
 800dcce:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800dcd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcd6:	9301      	str	r3, [sp, #4]
 800dcd8:	6a3b      	ldr	r3, [r7, #32]
 800dcda:	9300      	str	r3, [sp, #0]
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	687a      	ldr	r2, [r7, #4]
 800dce0:	68b9      	ldr	r1, [r7, #8]
 800dce2:	68f8      	ldr	r0, [r7, #12]
 800dce4:	f7ff fee7 	bl	800dab6 <VL53L1_preset_mode_standard_ranging_short_range>
 800dce8:	4603      	mov	r3, r0
 800dcea:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dcec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d11a      	bne.n	800dd2a <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	2284      	movs	r2, #132	; 0x84
 800dd04:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	2201      	movs	r2, #1
 800dd0a:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	22b1      	movs	r2, #177	; 0xb1
 800dd10:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800dd18:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800dd1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd1c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800dd24:	6a3b      	ldr	r3, [r7, #32]
 800dd26:	2240      	movs	r2, #64	; 0x40
 800dd28:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dd2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd2e:	4618      	mov	r0, r3
 800dd30:	3718      	adds	r7, #24
 800dd32:	46bd      	mov	sp, r7
 800dd34:	bd80      	pop	{r7, pc}

0800dd36 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800dd36:	b580      	push	{r7, lr}
 800dd38:	b088      	sub	sp, #32
 800dd3a:	af02      	add	r7, sp, #8
 800dd3c:	60f8      	str	r0, [r7, #12]
 800dd3e:	60b9      	str	r1, [r7, #8]
 800dd40:	607a      	str	r2, [r7, #4]
 800dd42:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800dd44:	2300      	movs	r3, #0
 800dd46:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800dd48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd4a:	9301      	str	r3, [sp, #4]
 800dd4c:	6a3b      	ldr	r3, [r7, #32]
 800dd4e:	9300      	str	r3, [sp, #0]
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	687a      	ldr	r2, [r7, #4]
 800dd54:	68b9      	ldr	r1, [r7, #8]
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f7ff feee 	bl	800db38 <VL53L1_preset_mode_standard_ranging_long_range>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800dd60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d11a      	bne.n	800dd9e <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800dd68:	683b      	ldr	r3, [r7, #0]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2200      	movs	r2, #0
 800dd72:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2297      	movs	r2, #151	; 0x97
 800dd78:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	22b1      	movs	r2, #177	; 0xb1
 800dd84:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800dd8c:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800dd8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd90:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800dd98:	6a3b      	ldr	r3, [r7, #32]
 800dd9a:	2240      	movs	r2, #64	; 0x40
 800dd9c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800dd9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3718      	adds	r7, #24
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b088      	sub	sp, #32
 800ddae:	af02      	add	r7, sp, #8
 800ddb0:	60f8      	str	r0, [r7, #12]
 800ddb2:	60b9      	str	r1, [r7, #8]
 800ddb4:	607a      	str	r2, [r7, #4]
 800ddb6:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800ddbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ddbe:	9301      	str	r3, [sp, #4]
 800ddc0:	6a3b      	ldr	r3, [r7, #32]
 800ddc2:	9300      	str	r3, [sp, #0]
 800ddc4:	683b      	ldr	r3, [r7, #0]
 800ddc6:	687a      	ldr	r2, [r7, #4]
 800ddc8:	68b9      	ldr	r1, [r7, #8]
 800ddca:	68f8      	ldr	r0, [r7, #12]
 800ddcc:	f7ff ff3f 	bl	800dc4e <VL53L1_preset_mode_timed_ranging>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800ddd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d106      	bne.n	800ddea <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800dddc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ddde:	6839      	ldr	r1, [r7, #0]
 800dde0:	68b8      	ldr	r0, [r7, #8]
 800dde2:	f000 fe7b 	bl	800eadc <VL53L1_config_low_power_auto_mode>
 800dde6:	4603      	mov	r3, r0
 800dde8:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ddea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3718      	adds	r7, #24
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}

0800ddf6 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800ddf6:	b580      	push	{r7, lr}
 800ddf8:	b088      	sub	sp, #32
 800ddfa:	af02      	add	r7, sp, #8
 800ddfc:	60f8      	str	r0, [r7, #12]
 800ddfe:	60b9      	str	r1, [r7, #8]
 800de00:	607a      	str	r2, [r7, #4]
 800de02:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800de04:	2300      	movs	r3, #0
 800de06:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800de08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de0a:	9301      	str	r3, [sp, #4]
 800de0c:	6a3b      	ldr	r3, [r7, #32]
 800de0e:	9300      	str	r3, [sp, #0]
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	687a      	ldr	r2, [r7, #4]
 800de14:	68b9      	ldr	r1, [r7, #8]
 800de16:	68f8      	ldr	r0, [r7, #12]
 800de18:	f7ff ff53 	bl	800dcc2 <VL53L1_preset_mode_timed_ranging_short_range>
 800de1c:	4603      	mov	r3, r0
 800de1e:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800de20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d106      	bne.n	800de36 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800de28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de2a:	6839      	ldr	r1, [r7, #0]
 800de2c:	68b8      	ldr	r0, [r7, #8]
 800de2e:	f000 fe55 	bl	800eadc <VL53L1_config_low_power_auto_mode>
 800de32:	4603      	mov	r3, r0
 800de34:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800de36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3718      	adds	r7, #24
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}

0800de42 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800de42:	b580      	push	{r7, lr}
 800de44:	b088      	sub	sp, #32
 800de46:	af02      	add	r7, sp, #8
 800de48:	60f8      	str	r0, [r7, #12]
 800de4a:	60b9      	str	r1, [r7, #8]
 800de4c:	607a      	str	r2, [r7, #4]
 800de4e:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800de50:	2300      	movs	r3, #0
 800de52:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800de54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de56:	9301      	str	r3, [sp, #4]
 800de58:	6a3b      	ldr	r3, [r7, #32]
 800de5a:	9300      	str	r3, [sp, #0]
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	687a      	ldr	r2, [r7, #4]
 800de60:	68b9      	ldr	r1, [r7, #8]
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f7ff ff67 	bl	800dd36 <VL53L1_preset_mode_timed_ranging_long_range>
 800de68:	4603      	mov	r3, r0
 800de6a:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800de6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d106      	bne.n	800de82 <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800de74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de76:	6839      	ldr	r1, [r7, #0]
 800de78:	68b8      	ldr	r0, [r7, #8]
 800de7a:	f000 fe2f 	bl	800eadc <VL53L1_config_low_power_auto_mode>
 800de7e:	4603      	mov	r3, r0
 800de80:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800de82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de86:	4618      	mov	r0, r3
 800de88:	3718      	adds	r7, #24
 800de8a:	46bd      	mov	sp, r7
 800de8c:	bd80      	pop	{r7, pc}

0800de8e <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800de8e:	b580      	push	{r7, lr}
 800de90:	b088      	sub	sp, #32
 800de92:	af02      	add	r7, sp, #8
 800de94:	60f8      	str	r0, [r7, #12]
 800de96:	60b9      	str	r1, [r7, #8]
 800de98:	607a      	str	r2, [r7, #4]
 800de9a:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800de9c:	2300      	movs	r3, #0
 800de9e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	9301      	str	r3, [sp, #4]
 800dea4:	6a3b      	ldr	r3, [r7, #32]
 800dea6:	9300      	str	r3, [sp, #0]
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	687a      	ldr	r2, [r7, #4]
 800deac:	68b9      	ldr	r1, [r7, #8]
 800deae:	68f8      	ldr	r0, [r7, #12]
 800deb0:	f7ff fce3 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800deb4:	4603      	mov	r3, r0
 800deb6:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800deb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d116      	bne.n	800deee <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	2200      	movs	r2, #0
 800dec4:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2200      	movs	r2, #0
 800deca:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	22b1      	movs	r2, #177	; 0xb1
 800ded0:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	2200      	movs	r2, #0
 800ded6:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	22d4      	movs	r2, #212	; 0xd4
 800dedc:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800dede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800dee8:	6a3b      	ldr	r3, [r7, #32]
 800deea:	2210      	movs	r2, #16
 800deec:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800deee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800def2:	4618      	mov	r0, r3
 800def4:	3718      	adds	r7, #24
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b088      	sub	sp, #32
 800defe:	af02      	add	r7, sp, #8
 800df00:	60f8      	str	r0, [r7, #12]
 800df02:	60b9      	str	r1, [r7, #8]
 800df04:	607a      	str	r2, [r7, #4]
 800df06:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800df08:	2300      	movs	r3, #0
 800df0a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800df0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df0e:	9301      	str	r3, [sp, #4]
 800df10:	6a3b      	ldr	r3, [r7, #32]
 800df12:	9300      	str	r3, [sp, #0]
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	687a      	ldr	r2, [r7, #4]
 800df18:	68b9      	ldr	r1, [r7, #8]
 800df1a:	68f8      	ldr	r0, [r7, #12]
 800df1c:	f7ff fcad 	bl	800d87a <VL53L1_preset_mode_standard_ranging>
 800df20:	4603      	mov	r3, r0
 800df22:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800df24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d102      	bne.n	800df32 <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800df2c:	6a3b      	ldr	r3, [r7, #32]
 800df2e:	2201      	movs	r2, #1
 800df30:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800df32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df36:	4618      	mov	r0, r3
 800df38:	3718      	adds	r7, #24
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}

0800df3e <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800df3e:	b480      	push	{r7}
 800df40:	b085      	sub	sp, #20
 800df42:	af00      	add	r7, sp, #0
 800df44:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2201      	movs	r2, #1
 800df4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	2202      	movs	r2, #2
 800df56:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800df5a:	68fb      	ldr	r3, [r7, #12]
 800df5c:	220d      	movs	r2, #13
 800df5e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	f640 028e 	movw	r2, #2190	; 0x88e
 800df68:	625a      	str	r2, [r3, #36]	; 0x24
}
 800df6a:	bf00      	nop
 800df6c:	3714      	adds	r7, #20
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr

0800df76 <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800df76:	b480      	push	{r7}
 800df78:	b085      	sub	sp, #20
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	6078      	str	r0, [r7, #4]
 800df7e:	460b      	mov	r3, r1
 800df80:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	332c      	adds	r3, #44	; 0x2c
 800df8a:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800df8c:	68bb      	ldr	r3, [r7, #8]
 800df8e:	78fa      	ldrb	r2, [r7, #3]
 800df90:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800df92:	68bb      	ldr	r3, [r7, #8]
 800df94:	2200      	movs	r2, #0
 800df96:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800df98:	68bb      	ldr	r3, [r7, #8]
 800df9a:	2202      	movs	r2, #2
 800df9c:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800df9e:	68bb      	ldr	r3, [r7, #8]
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800dfa4:	68bb      	ldr	r3, [r7, #8]
 800dfa6:	78fa      	ldrb	r2, [r7, #3]
 800dfa8:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	2200      	movs	r2, #0
 800dfae:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dfb0:	68bb      	ldr	r3, [r7, #8]
 800dfb2:	2202      	movs	r2, #2
 800dfb4:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	2200      	movs	r2, #0
 800dfba:	71da      	strb	r2, [r3, #7]

}
 800dfbc:	bf00      	nop
 800dfbe:	3714      	adds	r7, #20
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b087      	sub	sp, #28
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800dfd8:	693b      	ldr	r3, [r7, #16]
 800dfda:	332c      	adds	r3, #44	; 0x2c
 800dfdc:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800dfe4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d10c      	bne.n	800e006 <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	2203      	movs	r2, #3
 800dff0:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	2200      	movs	r2, #0
 800dff6:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	2202      	movs	r2, #2
 800dffc:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	2200      	movs	r2, #0
 800e002:	71da      	strb	r2, [r3, #7]
 800e004:	e060      	b.n	800e0c8 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	795b      	ldrb	r3, [r3, #5]
 800e00a:	2bff      	cmp	r3, #255	; 0xff
 800e00c:	d103      	bne.n	800e016 <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	2280      	movs	r2, #128	; 0x80
 800e012:	715a      	strb	r2, [r3, #5]
 800e014:	e005      	b.n	800e022 <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	795b      	ldrb	r3, [r3, #5]
 800e01a:	3301      	adds	r3, #1
 800e01c:	b2da      	uxtb	r2, r3
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	799b      	ldrb	r3, [r3, #6]
 800e026:	f083 0302 	eor.w	r3, r3, #2
 800e02a:	b2da      	uxtb	r2, r3
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	791b      	ldrb	r3, [r3, #4]
 800e034:	3b03      	subs	r3, #3
 800e036:	2b05      	cmp	r3, #5
 800e038:	d839      	bhi.n	800e0ae <VL53L1_update_ll_driver_rd_state+0xe6>
 800e03a:	a201      	add	r2, pc, #4	; (adr r2, 800e040 <VL53L1_update_ll_driver_rd_state+0x78>)
 800e03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e040:	0800e059 	.word	0x0800e059
 800e044:	0800e0af 	.word	0x0800e0af
 800e048:	0800e0af 	.word	0x0800e0af
 800e04c:	0800e083 	.word	0x0800e083
 800e050:	0800e091 	.word	0x0800e091
 800e054:	0800e099 	.word	0x0800e099

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800e05e:	f003 0302 	and.w	r3, r3, #2
 800e062:	2b00      	cmp	r3, #0
 800e064:	dd03      	ble.n	800e06e <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2206      	movs	r2, #6
 800e06a:	711a      	strb	r2, [r3, #4]
 800e06c:	e002      	b.n	800e074 <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2208      	movs	r2, #8
 800e072:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	2200      	movs	r2, #0
 800e078:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	2200      	movs	r2, #0
 800e07e:	71da      	strb	r2, [r3, #7]

		break;
 800e080:	e022      	b.n	800e0c8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	2200      	movs	r2, #0
 800e086:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2208      	movs	r2, #8
 800e08c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800e08e:	e01b      	b.n	800e0c8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	2208      	movs	r2, #8
 800e094:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800e096:	e017      	b.n	800e0c8 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	79db      	ldrb	r3, [r3, #7]
 800e09c:	f083 0301 	eor.w	r3, r3, #1
 800e0a0:	b2da      	uxtb	r2, r3
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	2208      	movs	r2, #8
 800e0aa:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800e0ac:	e00c      	b.n	800e0c8 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	2203      	movs	r2, #3
 800e0b2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	2202      	movs	r2, #2
 800e0be:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	71da      	strb	r2, [r3, #7]

		break;
 800e0c6:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800e0c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	371c      	adds	r7, #28
 800e0d0:	46bd      	mov	sp, r7
 800e0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d6:	4770      	bx	lr

0800e0d8 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800e0d8:	b480      	push	{r7}
 800e0da:	b089      	sub	sp, #36	; 0x24
 800e0dc:	af00      	add	r7, sp, #0
 800e0de:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800e0e0:	2300      	movs	r3, #0
 800e0e2:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800e0e8:	69bb      	ldr	r3, [r7, #24]
 800e0ea:	332c      	adds	r3, #44	; 0x2c
 800e0ec:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800e0ee:	69bb      	ldr	r3, [r7, #24]
 800e0f0:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800e0f4:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800e0fe:	2300      	movs	r3, #0
 800e100:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800e102:	693b      	ldr	r3, [r7, #16]
 800e104:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800e106:	f003 031f 	and.w	r3, r3, #31
 800e10a:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800e10c:	693b      	ldr	r3, [r7, #16]
 800e10e:	78db      	ldrb	r3, [r3, #3]
 800e110:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800e112:	693b      	ldr	r3, [r7, #16]
 800e114:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800e116:	111b      	asrs	r3, r3, #4
 800e118:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800e11a:	f003 0302 	and.w	r3, r3, #2
 800e11e:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800e120:	69bb      	ldr	r3, [r7, #24]
 800e122:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800e126:	f003 0320 	and.w	r3, r3, #32
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d017      	beq.n	800e15e <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800e12e:	697b      	ldr	r3, [r7, #20]
 800e130:	791b      	ldrb	r3, [r3, #4]
 800e132:	2b06      	cmp	r3, #6
 800e134:	d105      	bne.n	800e142 <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800e136:	7bfb      	ldrb	r3, [r7, #15]
 800e138:	2b12      	cmp	r3, #18
 800e13a:	d010      	beq.n	800e15e <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800e13c:	23ef      	movs	r3, #239	; 0xef
 800e13e:	77fb      	strb	r3, [r7, #31]
 800e140:	e00d      	b.n	800e15e <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800e142:	697b      	ldr	r3, [r7, #20]
 800e144:	795b      	ldrb	r3, [r3, #5]
 800e146:	7bba      	ldrb	r2, [r7, #14]
 800e148:	429a      	cmp	r2, r3
 800e14a:	d001      	beq.n	800e150 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800e14c:	23ee      	movs	r3, #238	; 0xee
 800e14e:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800e150:	697b      	ldr	r3, [r7, #20]
 800e152:	799b      	ldrb	r3, [r3, #6]
 800e154:	7b7a      	ldrb	r2, [r7, #13]
 800e156:	429a      	cmp	r2, r3
 800e158:	d001      	beq.n	800e15e <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800e15a:	23ed      	movs	r3, #237	; 0xed
 800e15c:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800e15e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e162:	4618      	mov	r0, r3
 800e164:	3724      	adds	r7, #36	; 0x24
 800e166:	46bd      	mov	sp, r7
 800e168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16c:	4770      	bx	lr

0800e16e <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800e16e:	b480      	push	{r7}
 800e170:	b087      	sub	sp, #28
 800e172:	af00      	add	r7, sp, #0
 800e174:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800e176:	2300      	movs	r3, #0
 800e178:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800e17e:	693b      	ldr	r3, [r7, #16]
 800e180:	332c      	adds	r3, #44	; 0x2c
 800e182:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800e184:	693b      	ldr	r3, [r7, #16]
 800e186:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800e18a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d10c      	bne.n	800e1ac <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	2203      	movs	r2, #3
 800e196:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	2200      	movs	r2, #0
 800e19c:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	2202      	movs	r2, #2
 800e1a2:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	2200      	movs	r2, #0
 800e1a8:	70da      	strb	r2, [r3, #3]
 800e1aa:	e03e      	b.n	800e22a <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	785b      	ldrb	r3, [r3, #1]
 800e1b0:	2bff      	cmp	r3, #255	; 0xff
 800e1b2:	d103      	bne.n	800e1bc <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	2280      	movs	r2, #128	; 0x80
 800e1b8:	705a      	strb	r2, [r3, #1]
 800e1ba:	e005      	b.n	800e1c8 <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	785b      	ldrb	r3, [r3, #1]
 800e1c0:	3301      	adds	r3, #1
 800e1c2:	b2da      	uxtb	r2, r3
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	789b      	ldrb	r3, [r3, #2]
 800e1cc:	f083 0302 	eor.w	r3, r3, #2
 800e1d0:	b2da      	uxtb	r2, r3
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	781b      	ldrb	r3, [r3, #0]
 800e1da:	2b03      	cmp	r3, #3
 800e1dc:	d002      	beq.n	800e1e4 <VL53L1_update_ll_driver_cfg_state+0x76>
 800e1de:	2b04      	cmp	r3, #4
 800e1e0:	d00e      	beq.n	800e200 <VL53L1_update_ll_driver_cfg_state+0x92>
 800e1e2:	e015      	b.n	800e210 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	78db      	ldrb	r3, [r3, #3]
 800e1e8:	f083 0301 	eor.w	r3, r3, #1
 800e1ec:	b2da      	uxtb	r2, r3
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	2201      	movs	r2, #1
 800e1f6:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	2204      	movs	r2, #4
 800e1fc:	701a      	strb	r2, [r3, #0]
		break;
 800e1fe:	e014      	b.n	800e22a <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	78db      	ldrb	r3, [r3, #3]
 800e204:	f083 0301 	eor.w	r3, r3, #1
 800e208:	b2da      	uxtb	r2, r3
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	70da      	strb	r2, [r3, #3]

		break;
 800e20e:	e00c      	b.n	800e22a <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2203      	movs	r2, #3
 800e214:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2200      	movs	r2, #0
 800e21a:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2202      	movs	r2, #2
 800e220:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2200      	movs	r2, #0
 800e226:	70da      	strb	r2, [r3, #3]

		break;
 800e228:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800e22a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e22e:	4618      	mov	r0, r3
 800e230:	371c      	adds	r7, #28
 800e232:	46bd      	mov	sp, r7
 800e234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e238:	4770      	bx	lr

0800e23a <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800e23a:	b480      	push	{r7}
 800e23c:	b083      	sub	sp, #12
 800e23e:	af00      	add	r7, sp, #0
 800e240:	6078      	str	r0, [r7, #4]
 800e242:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	7c1a      	ldrb	r2, [r3, #16]
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	3301      	adds	r3, #1
 800e250:	687a      	ldr	r2, [r7, #4]
 800e252:	7c52      	ldrb	r2, [r2, #17]
 800e254:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	3302      	adds	r3, #2
 800e25a:	687a      	ldr	r2, [r7, #4]
 800e25c:	7c92      	ldrb	r2, [r2, #18]
 800e25e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	3303      	adds	r3, #3
 800e264:	687a      	ldr	r2, [r7, #4]
 800e266:	7cd2      	ldrb	r2, [r2, #19]
 800e268:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	3304      	adds	r3, #4
 800e26e:	687a      	ldr	r2, [r7, #4]
 800e270:	7d12      	ldrb	r2, [r2, #20]
 800e272:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800e274:	683b      	ldr	r3, [r7, #0]
 800e276:	3305      	adds	r3, #5
 800e278:	687a      	ldr	r2, [r7, #4]
 800e27a:	7d52      	ldrb	r2, [r2, #21]
 800e27c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800e27e:	683b      	ldr	r3, [r7, #0]
 800e280:	3306      	adds	r3, #6
 800e282:	687a      	ldr	r2, [r7, #4]
 800e284:	7d92      	ldrb	r2, [r2, #22]
 800e286:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	3307      	adds	r3, #7
 800e28c:	687a      	ldr	r2, [r7, #4]
 800e28e:	7dd2      	ldrb	r2, [r2, #23]
 800e290:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	3308      	adds	r3, #8
 800e296:	687a      	ldr	r2, [r7, #4]
 800e298:	7e12      	ldrb	r2, [r2, #24]
 800e29a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800e29c:	683b      	ldr	r3, [r7, #0]
 800e29e:	3309      	adds	r3, #9
 800e2a0:	687a      	ldr	r2, [r7, #4]
 800e2a2:	7e52      	ldrb	r2, [r2, #25]
 800e2a4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	330a      	adds	r3, #10
 800e2aa:	687a      	ldr	r2, [r7, #4]
 800e2ac:	7e92      	ldrb	r2, [r2, #26]
 800e2ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	330b      	adds	r3, #11
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	7ed2      	ldrb	r2, [r2, #27]
 800e2b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	330c      	adds	r3, #12
 800e2be:	687a      	ldr	r2, [r7, #4]
 800e2c0:	7f12      	ldrb	r2, [r2, #28]
 800e2c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800e2c4:	683b      	ldr	r3, [r7, #0]
 800e2c6:	330d      	adds	r3, #13
 800e2c8:	687a      	ldr	r2, [r7, #4]
 800e2ca:	7f52      	ldrb	r2, [r2, #29]
 800e2cc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	330e      	adds	r3, #14
 800e2d2:	687a      	ldr	r2, [r7, #4]
 800e2d4:	7f92      	ldrb	r2, [r2, #30]
 800e2d6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	330f      	adds	r3, #15
 800e2dc:	687a      	ldr	r2, [r7, #4]
 800e2de:	7fd2      	ldrb	r2, [r2, #31]
 800e2e0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800e2e2:	683b      	ldr	r3, [r7, #0]
 800e2e4:	3310      	adds	r3, #16
 800e2e6:	687a      	ldr	r2, [r7, #4]
 800e2e8:	f892 2020 	ldrb.w	r2, [r2, #32]
 800e2ec:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	3311      	adds	r3, #17
 800e2f2:	687a      	ldr	r2, [r7, #4]
 800e2f4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800e2f8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800e2fa:	683b      	ldr	r3, [r7, #0]
 800e2fc:	3312      	adds	r3, #18
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800e304:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	3313      	adds	r3, #19
 800e30a:	687a      	ldr	r2, [r7, #4]
 800e30c:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800e310:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800e312:	683b      	ldr	r3, [r7, #0]
 800e314:	3314      	adds	r3, #20
 800e316:	687a      	ldr	r2, [r7, #4]
 800e318:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800e31c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800e31e:	683b      	ldr	r3, [r7, #0]
 800e320:	3315      	adds	r3, #21
 800e322:	687a      	ldr	r2, [r7, #4]
 800e324:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e328:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	3316      	adds	r3, #22
 800e32e:	687a      	ldr	r2, [r7, #4]
 800e330:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800e334:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800e336:	683b      	ldr	r3, [r7, #0]
 800e338:	3317      	adds	r3, #23
 800e33a:	687a      	ldr	r2, [r7, #4]
 800e33c:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800e340:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	3318      	adds	r3, #24
 800e346:	687a      	ldr	r2, [r7, #4]
 800e348:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800e34c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	3319      	adds	r3, #25
 800e352:	687a      	ldr	r2, [r7, #4]
 800e354:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800e358:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	331a      	adds	r3, #26
 800e35e:	687a      	ldr	r2, [r7, #4]
 800e360:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800e364:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	331b      	adds	r3, #27
 800e36a:	687a      	ldr	r2, [r7, #4]
 800e36c:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800e370:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	331c      	adds	r3, #28
 800e376:	687a      	ldr	r2, [r7, #4]
 800e378:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800e37c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	331d      	adds	r3, #29
 800e382:	687a      	ldr	r2, [r7, #4]
 800e384:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800e388:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800e38a:	683b      	ldr	r3, [r7, #0]
 800e38c:	331e      	adds	r3, #30
 800e38e:	687a      	ldr	r2, [r7, #4]
 800e390:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800e394:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	331f      	adds	r3, #31
 800e39a:	687a      	ldr	r2, [r7, #4]
 800e39c:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800e3a0:	701a      	strb	r2, [r3, #0]
}
 800e3a2:	bf00      	nop
 800e3a4:	370c      	adds	r7, #12
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ac:	4770      	bx	lr

0800e3ae <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e3ae:	b480      	push	{r7}
 800e3b0:	b085      	sub	sp, #20
 800e3b2:	af00      	add	r7, sp, #0
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	603a      	str	r2, [r7, #0]
 800e3b8:	80fb      	strh	r3, [r7, #6]
 800e3ba:	460b      	mov	r3, r1
 800e3bc:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800e3c6:	88fb      	ldrh	r3, [r7, #6]
 800e3c8:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	81fb      	strh	r3, [r7, #14]
 800e3ce:	e00e      	b.n	800e3ee <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e3d0:	88ba      	ldrh	r2, [r7, #4]
 800e3d2:	89fb      	ldrh	r3, [r7, #14]
 800e3d4:	1ad3      	subs	r3, r2, r3
 800e3d6:	3b01      	subs	r3, #1
 800e3d8:	683a      	ldr	r2, [r7, #0]
 800e3da:	4413      	add	r3, r2
 800e3dc:	89ba      	ldrh	r2, [r7, #12]
 800e3de:	b2d2      	uxtb	r2, r2
 800e3e0:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e3e2:	89bb      	ldrh	r3, [r7, #12]
 800e3e4:	0a1b      	lsrs	r3, r3, #8
 800e3e6:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800e3e8:	89fb      	ldrh	r3, [r7, #14]
 800e3ea:	3301      	adds	r3, #1
 800e3ec:	81fb      	strh	r3, [r7, #14]
 800e3ee:	89fa      	ldrh	r2, [r7, #14]
 800e3f0:	88bb      	ldrh	r3, [r7, #4]
 800e3f2:	429a      	cmp	r2, r3
 800e3f4:	d3ec      	bcc.n	800e3d0 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800e3f6:	bf00      	nop
 800e3f8:	bf00      	nop
 800e3fa:	3714      	adds	r7, #20
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e402:	4770      	bx	lr

0800e404 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e404:	b480      	push	{r7}
 800e406:	b085      	sub	sp, #20
 800e408:	af00      	add	r7, sp, #0
 800e40a:	4603      	mov	r3, r0
 800e40c:	6039      	str	r1, [r7, #0]
 800e40e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800e410:	2300      	movs	r3, #0
 800e412:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800e414:	e00a      	b.n	800e42c <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800e416:	89fb      	ldrh	r3, [r7, #14]
 800e418:	021b      	lsls	r3, r3, #8
 800e41a:	b21a      	sxth	r2, r3
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	1c59      	adds	r1, r3, #1
 800e420:	6039      	str	r1, [r7, #0]
 800e422:	781b      	ldrb	r3, [r3, #0]
 800e424:	b21b      	sxth	r3, r3
 800e426:	4313      	orrs	r3, r2
 800e428:	b21b      	sxth	r3, r3
 800e42a:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800e42c:	88fb      	ldrh	r3, [r7, #6]
 800e42e:	1e5a      	subs	r2, r3, #1
 800e430:	80fa      	strh	r2, [r7, #6]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d1ef      	bne.n	800e416 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800e436:	89fb      	ldrh	r3, [r7, #14]
}
 800e438:	4618      	mov	r0, r3
 800e43a:	3714      	adds	r7, #20
 800e43c:	46bd      	mov	sp, r7
 800e43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e442:	4770      	bx	lr

0800e444 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e444:	b480      	push	{r7}
 800e446:	b085      	sub	sp, #20
 800e448:	af00      	add	r7, sp, #0
 800e44a:	4603      	mov	r3, r0
 800e44c:	603a      	str	r2, [r7, #0]
 800e44e:	80fb      	strh	r3, [r7, #6]
 800e450:	460b      	mov	r3, r1
 800e452:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e454:	2300      	movs	r3, #0
 800e456:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800e458:	2300      	movs	r3, #0
 800e45a:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800e45c:	88fb      	ldrh	r3, [r7, #6]
 800e45e:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800e460:	2300      	movs	r3, #0
 800e462:	81fb      	strh	r3, [r7, #14]
 800e464:	e00f      	b.n	800e486 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e466:	88ba      	ldrh	r2, [r7, #4]
 800e468:	89fb      	ldrh	r3, [r7, #14]
 800e46a:	1ad3      	subs	r3, r2, r3
 800e46c:	3b01      	subs	r3, #1
 800e46e:	683a      	ldr	r2, [r7, #0]
 800e470:	4413      	add	r3, r2
 800e472:	89ba      	ldrh	r2, [r7, #12]
 800e474:	b2d2      	uxtb	r2, r2
 800e476:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e478:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e47c:	121b      	asrs	r3, r3, #8
 800e47e:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800e480:	89fb      	ldrh	r3, [r7, #14]
 800e482:	3301      	adds	r3, #1
 800e484:	81fb      	strh	r3, [r7, #14]
 800e486:	89fa      	ldrh	r2, [r7, #14]
 800e488:	88bb      	ldrh	r3, [r7, #4]
 800e48a:	429a      	cmp	r2, r3
 800e48c:	d3eb      	bcc.n	800e466 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800e48e:	bf00      	nop
 800e490:	bf00      	nop
 800e492:	3714      	adds	r7, #20
 800e494:	46bd      	mov	sp, r7
 800e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49a:	4770      	bx	lr

0800e49c <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e49c:	b480      	push	{r7}
 800e49e:	b085      	sub	sp, #20
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	6039      	str	r1, [r7, #0]
 800e4a6:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	781b      	ldrb	r3, [r3, #0]
 800e4b0:	b25b      	sxtb	r3, r3
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	da0e      	bge.n	800e4d4 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800e4b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e4ba:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800e4bc:	e00a      	b.n	800e4d4 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800e4be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e4c2:	021b      	lsls	r3, r3, #8
 800e4c4:	b21a      	sxth	r2, r3
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	1c59      	adds	r1, r3, #1
 800e4ca:	6039      	str	r1, [r7, #0]
 800e4cc:	781b      	ldrb	r3, [r3, #0]
 800e4ce:	b21b      	sxth	r3, r3
 800e4d0:	4313      	orrs	r3, r2
 800e4d2:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800e4d4:	88fb      	ldrh	r3, [r7, #6]
 800e4d6:	1e5a      	subs	r2, r3, #1
 800e4d8:	80fa      	strh	r2, [r7, #6]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d1ef      	bne.n	800e4be <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800e4de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	3714      	adds	r7, #20
 800e4e6:	46bd      	mov	sp, r7
 800e4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ec:	4770      	bx	lr

0800e4ee <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e4ee:	b480      	push	{r7}
 800e4f0:	b087      	sub	sp, #28
 800e4f2:	af00      	add	r7, sp, #0
 800e4f4:	60f8      	str	r0, [r7, #12]
 800e4f6:	460b      	mov	r3, r1
 800e4f8:	607a      	str	r2, [r7, #4]
 800e4fa:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800e500:	2300      	movs	r3, #0
 800e502:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800e508:	2300      	movs	r3, #0
 800e50a:	82fb      	strh	r3, [r7, #22]
 800e50c:	e00e      	b.n	800e52c <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800e50e:	897a      	ldrh	r2, [r7, #10]
 800e510:	8afb      	ldrh	r3, [r7, #22]
 800e512:	1ad3      	subs	r3, r2, r3
 800e514:	3b01      	subs	r3, #1
 800e516:	687a      	ldr	r2, [r7, #4]
 800e518:	4413      	add	r3, r2
 800e51a:	693a      	ldr	r2, [r7, #16]
 800e51c:	b2d2      	uxtb	r2, r2
 800e51e:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800e520:	693b      	ldr	r3, [r7, #16]
 800e522:	0a1b      	lsrs	r3, r3, #8
 800e524:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800e526:	8afb      	ldrh	r3, [r7, #22]
 800e528:	3301      	adds	r3, #1
 800e52a:	82fb      	strh	r3, [r7, #22]
 800e52c:	8afa      	ldrh	r2, [r7, #22]
 800e52e:	897b      	ldrh	r3, [r7, #10]
 800e530:	429a      	cmp	r2, r3
 800e532:	d3ec      	bcc.n	800e50e <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800e534:	bf00      	nop
 800e536:	bf00      	nop
 800e538:	371c      	adds	r7, #28
 800e53a:	46bd      	mov	sp, r7
 800e53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e540:	4770      	bx	lr

0800e542 <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e542:	b480      	push	{r7}
 800e544:	b085      	sub	sp, #20
 800e546:	af00      	add	r7, sp, #0
 800e548:	4603      	mov	r3, r0
 800e54a:	6039      	str	r1, [r7, #0]
 800e54c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800e54e:	2300      	movs	r3, #0
 800e550:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 800e552:	e007      	b.n	800e564 <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	021a      	lsls	r2, r3, #8
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	1c59      	adds	r1, r3, #1
 800e55c:	6039      	str	r1, [r7, #0]
 800e55e:	781b      	ldrb	r3, [r3, #0]
 800e560:	4313      	orrs	r3, r2
 800e562:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e564:	88fb      	ldrh	r3, [r7, #6]
 800e566:	1e5a      	subs	r2, r3, #1
 800e568:	80fa      	strh	r2, [r7, #6]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d1f2      	bne.n	800e554 <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 800e56e:	68fb      	ldr	r3, [r7, #12]
}
 800e570:	4618      	mov	r0, r3
 800e572:	3714      	adds	r7, #20
 800e574:	46bd      	mov	sp, r7
 800e576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57a:	4770      	bx	lr

0800e57c <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800e57c:	b480      	push	{r7}
 800e57e:	b085      	sub	sp, #20
 800e580:	af00      	add	r7, sp, #0
 800e582:	4603      	mov	r3, r0
 800e584:	6039      	str	r1, [r7, #0]
 800e586:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 800e588:	2300      	movs	r3, #0
 800e58a:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	781b      	ldrb	r3, [r3, #0]
 800e590:	b25b      	sxtb	r3, r3
 800e592:	2b00      	cmp	r3, #0
 800e594:	da0b      	bge.n	800e5ae <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800e596:	f04f 33ff 	mov.w	r3, #4294967295
 800e59a:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 800e59c:	e007      	b.n	800e5ae <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	021a      	lsls	r2, r3, #8
 800e5a2:	683b      	ldr	r3, [r7, #0]
 800e5a4:	1c59      	adds	r1, r3, #1
 800e5a6:	6039      	str	r1, [r7, #0]
 800e5a8:	781b      	ldrb	r3, [r3, #0]
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800e5ae:	88fb      	ldrh	r3, [r7, #6]
 800e5b0:	1e5a      	subs	r2, r3, #1
 800e5b2:	80fa      	strh	r2, [r7, #6]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d1f2      	bne.n	800e59e <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 800e5b8:	68fb      	ldr	r3, [r7, #12]
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3714      	adds	r7, #20
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c4:	4770      	bx	lr

0800e5c6 <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 800e5c6:	b580      	push	{r7, lr}
 800e5c8:	b084      	sub	sp, #16
 800e5ca:	af00      	add	r7, sp, #0
 800e5cc:	6078      	str	r0, [r7, #4]
 800e5ce:	460b      	mov	r3, r1
 800e5d0:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	78fa      	ldrb	r2, [r7, #3]
 800e5de:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 800e5e2:	68bb      	ldr	r3, [r7, #8]
 800e5e4:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	2183      	movs	r1, #131	; 0x83
 800e5ec:	6878      	ldr	r0, [r7, #4]
 800e5ee:	f001 fd0d 	bl	801000c <VL53L1_WrByte>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800e5f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3710      	adds	r7, #16
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}

0800e602 <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 800e602:	b580      	push	{r7, lr}
 800e604:	b084      	sub	sp, #16
 800e606:	af00      	add	r7, sp, #0
 800e608:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800e60a:	2300      	movs	r3, #0
 800e60c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 800e60e:	2101      	movs	r1, #1
 800e610:	6878      	ldr	r0, [r7, #4]
 800e612:	f7ff ffd8 	bl	800e5c6 <VL53L1_set_powerforce_register>
 800e616:	4603      	mov	r3, r0
 800e618:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800e61a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e61e:	4618      	mov	r0, r3
 800e620:	3710      	adds	r7, #16
 800e622:	46bd      	mov	sp, r7
 800e624:	bd80      	pop	{r7, pc}

0800e626 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800e626:	b580      	push	{r7, lr}
 800e628:	b086      	sub	sp, #24
 800e62a:	af00      	add	r7, sp, #0
 800e62c:	4603      	mov	r3, r0
 800e62e:	460a      	mov	r2, r1
 800e630:	80fb      	strh	r3, [r7, #6]
 800e632:	4613      	mov	r3, r2
 800e634:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800e636:	2300      	movs	r3, #0
 800e638:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800e63a:	2300      	movs	r3, #0
 800e63c:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800e63e:	2300      	movs	r3, #0
 800e640:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800e642:	88fb      	ldrh	r3, [r7, #6]
 800e644:	4618      	mov	r0, r3
 800e646:	f000 faa7 	bl	800eb98 <VL53L1_calc_pll_period_us>
 800e64a:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800e64c:	797b      	ldrb	r3, [r7, #5]
 800e64e:	4618      	mov	r0, r3
 800e650:	f000 fab6 	bl	800ebc0 <VL53L1_decode_vcsel_period>
 800e654:	4603      	mov	r3, r0
 800e656:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800e658:	697a      	ldr	r2, [r7, #20]
 800e65a:	4613      	mov	r3, r2
 800e65c:	00db      	lsls	r3, r3, #3
 800e65e:	4413      	add	r3, r2
 800e660:	021b      	lsls	r3, r3, #8
 800e662:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	099b      	lsrs	r3, r3, #6
 800e668:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800e66a:	7cfa      	ldrb	r2, [r7, #19]
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	fb02 f303 	mul.w	r3, r2, r3
 800e672:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	099b      	lsrs	r3, r3, #6
 800e678:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800e67a:	68fb      	ldr	r3, [r7, #12]
}
 800e67c:	4618      	mov	r0, r3
 800e67e:	3718      	adds	r7, #24
 800e680:	46bd      	mov	sp, r7
 800e682:	bd80      	pop	{r7, pc}

0800e684 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800e684:	b480      	push	{r7}
 800e686:	b089      	sub	sp, #36	; 0x24
 800e688:	af00      	add	r7, sp, #0
 800e68a:	60f8      	str	r0, [r7, #12]
 800e68c:	4608      	mov	r0, r1
 800e68e:	4611      	mov	r1, r2
 800e690:	461a      	mov	r2, r3
 800e692:	4603      	mov	r3, r0
 800e694:	817b      	strh	r3, [r7, #10]
 800e696:	460b      	mov	r3, r1
 800e698:	813b      	strh	r3, [r7, #8]
 800e69a:	4613      	mov	r3, r2
 800e69c:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800e69e:	2300      	movs	r3, #0
 800e6a0:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	011b      	lsls	r3, r3, #4
 800e6b6:	4a23      	ldr	r2, [pc, #140]	; (800e744 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e6b8:	fb82 1203 	smull	r1, r2, r2, r3
 800e6bc:	1192      	asrs	r2, r2, #6
 800e6be:	17db      	asrs	r3, r3, #31
 800e6c0:	1ad3      	subs	r3, r2, r3
 800e6c2:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800e6c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	da03      	bge.n	800e6d4 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800e6cc:	897b      	ldrh	r3, [r7, #10]
 800e6ce:	425b      	negs	r3, r3
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800e6d4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	da03      	bge.n	800e6e4 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800e6dc:	893b      	ldrh	r3, [r7, #8]
 800e6de:	425b      	negs	r3, r3
 800e6e0:	b29b      	uxth	r3, r3
 800e6e2:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800e6e4:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800e6e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800e6ec:	4413      	add	r3, r2
 800e6ee:	015b      	lsls	r3, r3, #5
 800e6f0:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	4a13      	ldr	r2, [pc, #76]	; (800e744 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800e6f6:	fb82 1203 	smull	r1, r2, r2, r3
 800e6fa:	1192      	asrs	r2, r2, #6
 800e6fc:	17db      	asrs	r3, r3, #31
 800e6fe:	1ad3      	subs	r3, r2, r3
 800e700:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800e702:	697a      	ldr	r2, [r7, #20]
 800e704:	693b      	ldr	r3, [r7, #16]
 800e706:	4413      	add	r3, r2
 800e708:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800e70a:	79fa      	ldrb	r2, [r7, #7]
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	fb02 f303 	mul.w	r3, r2, r3
 800e712:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	3310      	adds	r3, #16
 800e718:	2b00      	cmp	r3, #0
 800e71a:	da00      	bge.n	800e71e <VL53L1_calc_range_ignore_threshold+0x9a>
 800e71c:	331f      	adds	r3, #31
 800e71e:	115b      	asrs	r3, r3, #5
 800e720:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800e722:	697b      	ldr	r3, [r7, #20]
 800e724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e728:	db03      	blt.n	800e732 <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800e72a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e72e:	83fb      	strh	r3, [r7, #30]
 800e730:	e001      	b.n	800e736 <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800e732:	697b      	ldr	r3, [r7, #20]
 800e734:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800e736:	8bfb      	ldrh	r3, [r7, #30]
}
 800e738:	4618      	mov	r0, r3
 800e73a:	3724      	adds	r7, #36	; 0x24
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr
 800e744:	10624dd3 	.word	0x10624dd3

0800e748 <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e748:	b480      	push	{r7}
 800e74a:	b085      	sub	sp, #20
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
 800e750:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e752:	2300      	movs	r3, #0
 800e754:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	031a      	lsls	r2, r3, #12
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	085b      	lsrs	r3, r3, #1
 800e75e:	441a      	add	r2, r3
	timeout_mclks   =
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	fbb2 f3f3 	udiv	r3, r2, r3
 800e766:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800e768:	68fb      	ldr	r3, [r7, #12]
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3714      	adds	r7, #20
 800e76e:	46bd      	mov	sp, r7
 800e770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e774:	4770      	bx	lr

0800e776 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800e776:	b580      	push	{r7, lr}
 800e778:	b084      	sub	sp, #16
 800e77a:	af00      	add	r7, sp, #0
 800e77c:	6078      	str	r0, [r7, #4]
 800e77e:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800e780:	2300      	movs	r3, #0
 800e782:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800e784:	2300      	movs	r3, #0
 800e786:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 800e788:	6839      	ldr	r1, [r7, #0]
 800e78a:	6878      	ldr	r0, [r7, #4]
 800e78c:	f7ff ffdc 	bl	800e748 <VL53L1_calc_timeout_mclks>
 800e790:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 800e792:	68f8      	ldr	r0, [r7, #12]
 800e794:	f000 f85e 	bl	800e854 <VL53L1_encode_timeout>
 800e798:	4603      	mov	r3, r0
 800e79a:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800e79c:	897b      	ldrh	r3, [r7, #10]
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3710      	adds	r7, #16
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}

0800e7a6 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800e7a6:	b4f0      	push	{r4, r5, r6, r7}
 800e7a8:	b086      	sub	sp, #24
 800e7aa:	af00      	add	r7, sp, #0
 800e7ac:	6078      	str	r0, [r7, #4]
 800e7ae:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	617b      	str	r3, [r7, #20]
	uint64_t tmp            = 0;
 800e7b4:	f04f 0200 	mov.w	r2, #0
 800e7b8:	f04f 0300 	mov.w	r3, #0
 800e7bc:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	f04f 0100 	mov.w	r1, #0
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	461a      	mov	r2, r3
 800e7cc:	f04f 0300 	mov.w	r3, #0
 800e7d0:	fb02 fc01 	mul.w	ip, r2, r1
 800e7d4:	fb00 f603 	mul.w	r6, r0, r3
 800e7d8:	4466      	add	r6, ip
 800e7da:	fba0 2302 	umull	r2, r3, r0, r2
 800e7de:	18f1      	adds	r1, r6, r3
 800e7e0:	460b      	mov	r3, r1
 800e7e2:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800e7e6:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800e7ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e7ee:	f512 6400 	adds.w	r4, r2, #2048	; 0x800
 800e7f2:	f143 0500 	adc.w	r5, r3, #0
 800e7f6:	e9c7 4502 	strd	r4, r5, [r7, #8]
	tmp  = tmp >> 12;
 800e7fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e7fe:	f04f 0200 	mov.w	r2, #0
 800e802:	f04f 0300 	mov.w	r3, #0
 800e806:	0b02      	lsrs	r2, r0, #12
 800e808:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800e80c:	0b0b      	lsrs	r3, r1, #12
 800e80e:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e816:	697b      	ldr	r3, [r7, #20]
}
 800e818:	4618      	mov	r0, r3
 800e81a:	3718      	adds	r7, #24
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bcf0      	pop	{r4, r5, r6, r7}
 800e820:	4770      	bx	lr

0800e822 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800e822:	b580      	push	{r7, lr}
 800e824:	b084      	sub	sp, #16
 800e826:	af00      	add	r7, sp, #0
 800e828:	4603      	mov	r3, r0
 800e82a:	6039      	str	r1, [r7, #0]
 800e82c:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800e82e:	2300      	movs	r3, #0
 800e830:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800e832:	2300      	movs	r3, #0
 800e834:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800e836:	88fb      	ldrh	r3, [r7, #6]
 800e838:	4618      	mov	r0, r3
 800e83a:	f000 f837 	bl	800e8ac <VL53L1_decode_timeout>
 800e83e:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 800e840:	6839      	ldr	r1, [r7, #0]
 800e842:	68f8      	ldr	r0, [r7, #12]
 800e844:	f7ff ffaf 	bl	800e7a6 <VL53L1_calc_timeout_us>
 800e848:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800e84a:	68bb      	ldr	r3, [r7, #8]
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3710      	adds	r7, #16
 800e850:	46bd      	mov	sp, r7
 800e852:	bd80      	pop	{r7, pc}

0800e854 <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800e854:	b480      	push	{r7}
 800e856:	b087      	sub	sp, #28
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800e85c:	2300      	movs	r3, #0
 800e85e:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800e860:	2300      	movs	r3, #0
 800e862:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800e864:	2300      	movs	r3, #0
 800e866:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d017      	beq.n	800e89e <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	3b01      	subs	r3, #1
 800e872:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e874:	e005      	b.n	800e882 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800e876:	693b      	ldr	r3, [r7, #16]
 800e878:	085b      	lsrs	r3, r3, #1
 800e87a:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800e87c:	89fb      	ldrh	r3, [r7, #14]
 800e87e:	3301      	adds	r3, #1
 800e880:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e882:	693b      	ldr	r3, [r7, #16]
 800e884:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e888:	2b00      	cmp	r3, #0
 800e88a:	d1f4      	bne.n	800e876 <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800e88c:	89fb      	ldrh	r3, [r7, #14]
 800e88e:	021b      	lsls	r3, r3, #8
 800e890:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800e892:	693b      	ldr	r3, [r7, #16]
 800e894:	b29b      	uxth	r3, r3
 800e896:	b2db      	uxtb	r3, r3
 800e898:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800e89a:	4413      	add	r3, r2
 800e89c:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800e89e:	8afb      	ldrh	r3, [r7, #22]
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	371c      	adds	r7, #28
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8aa:	4770      	bx	lr

0800e8ac <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800e8ac:	b480      	push	{r7}
 800e8ae:	b085      	sub	sp, #20
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e8ba:	88fb      	ldrh	r3, [r7, #6]
 800e8bc:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800e8be:	88fa      	ldrh	r2, [r7, #6]
 800e8c0:	0a12      	lsrs	r2, r2, #8
 800e8c2:	b292      	uxth	r2, r2
 800e8c4:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3714      	adds	r7, #20
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d6:	4770      	bx	lr

0800e8d8 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b088      	sub	sp, #32
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	60f8      	str	r0, [r7, #12]
 800e8e0:	60b9      	str	r1, [r7, #8]
 800e8e2:	607a      	str	r2, [r7, #4]
 800e8e4:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800e8f6:	887b      	ldrh	r3, [r7, #2]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d102      	bne.n	800e902 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800e8fc:	23f1      	movs	r3, #241	; 0xf1
 800e8fe:	77fb      	strb	r3, [r7, #31]
 800e900:	e05d      	b.n	800e9be <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e904:	799a      	ldrb	r2, [r3, #6]
 800e906:	887b      	ldrh	r3, [r7, #2]
 800e908:	4611      	mov	r1, r2
 800e90a:	4618      	mov	r0, r3
 800e90c:	f7ff fe8b 	bl	800e626 <VL53L1_calc_macro_period_us>
 800e910:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800e912:	6979      	ldr	r1, [r7, #20]
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f7ff ff17 	bl	800e748 <VL53L1_calc_timeout_mclks>
 800e91a:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800e91c:	69bb      	ldr	r3, [r7, #24]
 800e91e:	2bff      	cmp	r3, #255	; 0xff
 800e920:	d901      	bls.n	800e926 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800e922:	23ff      	movs	r3, #255	; 0xff
 800e924:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800e926:	69bb      	ldr	r3, [r7, #24]
 800e928:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800e92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e92c:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800e92e:	6979      	ldr	r1, [r7, #20]
 800e930:	68b8      	ldr	r0, [r7, #8]
 800e932:	f7ff ff20 	bl	800e776 <VL53L1_calc_encoded_timeout>
 800e936:	4603      	mov	r3, r0
 800e938:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e93a:	8a7b      	ldrh	r3, [r7, #18]
 800e93c:	0a1b      	lsrs	r3, r3, #8
 800e93e:	b29b      	uxth	r3, r3
 800e940:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800e942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e944:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e946:	8a7b      	ldrh	r3, [r7, #18]
 800e948:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800e94a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e94c:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800e94e:	6979      	ldr	r1, [r7, #20]
 800e950:	6878      	ldr	r0, [r7, #4]
 800e952:	f7ff ff10 	bl	800e776 <VL53L1_calc_encoded_timeout>
 800e956:	4603      	mov	r3, r0
 800e958:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e95a:	8a7b      	ldrh	r3, [r7, #18]
 800e95c:	0a1b      	lsrs	r3, r3, #8
 800e95e:	b29b      	uxth	r3, r3
 800e960:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800e962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e964:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e966:	8a7b      	ldrh	r3, [r7, #18]
 800e968:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800e96a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e96c:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800e96e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e970:	7a5a      	ldrb	r2, [r3, #9]
 800e972:	887b      	ldrh	r3, [r7, #2]
 800e974:	4611      	mov	r1, r2
 800e976:	4618      	mov	r0, r3
 800e978:	f7ff fe55 	bl	800e626 <VL53L1_calc_macro_period_us>
 800e97c:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800e97e:	6979      	ldr	r1, [r7, #20]
 800e980:	68b8      	ldr	r0, [r7, #8]
 800e982:	f7ff fef8 	bl	800e776 <VL53L1_calc_encoded_timeout>
 800e986:	4603      	mov	r3, r0
 800e988:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e98a:	8a7b      	ldrh	r3, [r7, #18]
 800e98c:	0a1b      	lsrs	r3, r3, #8
 800e98e:	b29b      	uxth	r3, r3
 800e990:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800e992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e994:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e996:	8a7b      	ldrh	r3, [r7, #18]
 800e998:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800e99a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e99c:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800e99e:	6979      	ldr	r1, [r7, #20]
 800e9a0:	6878      	ldr	r0, [r7, #4]
 800e9a2:	f7ff fee8 	bl	800e776 <VL53L1_calc_encoded_timeout>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800e9aa:	8a7b      	ldrh	r3, [r7, #18]
 800e9ac:	0a1b      	lsrs	r3, r3, #8
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800e9b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9b4:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800e9b6:	8a7b      	ldrh	r3, [r7, #18]
 800e9b8:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800e9ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9bc:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800e9be:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800e9c2:	4618      	mov	r0, r3
 800e9c4:	3720      	adds	r7, #32
 800e9c6:	46bd      	mov	sp, r7
 800e9c8:	bd80      	pop	{r7, pc}

0800e9ca <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800e9ca:	b480      	push	{r7}
 800e9cc:	b083      	sub	sp, #12
 800e9ce:	af00      	add	r7, sp, #0
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	603a      	str	r2, [r7, #0]
 800e9d4:	71fb      	strb	r3, [r7, #7]
 800e9d6:	460b      	mov	r3, r1
 800e9d8:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800e9da:	79fb      	ldrb	r3, [r7, #7]
 800e9dc:	2b07      	cmp	r3, #7
 800e9de:	d90a      	bls.n	800e9f6 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800e9e0:	79bb      	ldrb	r3, [r7, #6]
 800e9e2:	00db      	lsls	r3, r3, #3
 800e9e4:	b2da      	uxtb	r2, r3
 800e9e6:	79fb      	ldrb	r3, [r7, #7]
 800e9e8:	1ad3      	subs	r3, r2, r3
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	3b71      	subs	r3, #113	; 0x71
 800e9ee:	b2da      	uxtb	r2, r3
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800e9f4:	e00a      	b.n	800ea0c <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800e9f6:	79bb      	ldrb	r3, [r7, #6]
 800e9f8:	f1c3 030f 	rsb	r3, r3, #15
 800e9fc:	b2db      	uxtb	r3, r3
 800e9fe:	00db      	lsls	r3, r3, #3
 800ea00:	b2da      	uxtb	r2, r3
 800ea02:	79fb      	ldrb	r3, [r7, #7]
 800ea04:	4413      	add	r3, r2
 800ea06:	b2da      	uxtb	r2, r3
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	701a      	strb	r2, [r3, #0]
}
 800ea0c:	bf00      	nop
 800ea0e:	370c      	adds	r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	4603      	mov	r3, r0
 800ea20:	60b9      	str	r1, [r7, #8]
 800ea22:	607a      	str	r2, [r7, #4]
 800ea24:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800ea26:	7bfb      	ldrb	r3, [r7, #15]
 800ea28:	091b      	lsrs	r3, r3, #4
 800ea2a:	b2da      	uxtb	r2, r3
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800ea30:	7bfb      	ldrb	r3, [r7, #15]
 800ea32:	f003 030f 	and.w	r3, r3, #15
 800ea36:	b2da      	uxtb	r2, r3
 800ea38:	68bb      	ldr	r3, [r7, #8]
 800ea3a:	701a      	strb	r2, [r3, #0]

}
 800ea3c:	bf00      	nop
 800ea3e:	3714      	adds	r7, #20
 800ea40:	46bd      	mov	sp, r7
 800ea42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea46:	4770      	bx	lr

0800ea48 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800ea48:	b480      	push	{r7}
 800ea4a:	b083      	sub	sp, #12
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	4603      	mov	r3, r0
 800ea50:	603a      	str	r2, [r7, #0]
 800ea52:	71fb      	strb	r3, [r7, #7]
 800ea54:	460b      	mov	r3, r1
 800ea56:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800ea58:	79bb      	ldrb	r3, [r7, #6]
 800ea5a:	011b      	lsls	r3, r3, #4
 800ea5c:	b2da      	uxtb	r2, r3
 800ea5e:	79fb      	ldrb	r3, [r7, #7]
 800ea60:	4413      	add	r3, r2
 800ea62:	b2da      	uxtb	r2, r3
 800ea64:	683b      	ldr	r3, [r7, #0]
 800ea66:	701a      	strb	r2, [r3, #0]

}
 800ea68:	bf00      	nop
 800ea6a:	370c      	adds	r7, #12
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea72:	4770      	bx	lr

0800ea74 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b085      	sub	sp, #20
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ea7c:	2300      	movs	r3, #0
 800ea7e:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	2203      	movs	r2, #3
 800ea88:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800ea8c:	68bb      	ldr	r3, [r7, #8]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800ea94:	68bb      	ldr	r3, [r7, #8]
 800ea96:	2200      	movs	r2, #0
 800ea98:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800ea9c:	68bb      	ldr	r3, [r7, #8]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800eaa4:	68bb      	ldr	r3, [r7, #8]
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800eaac:	68bb      	ldr	r3, [r7, #8]
 800eaae:	2200      	movs	r2, #0
 800eab0:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	2200      	movs	r2, #0
 800eab8:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800eabc:	68bb      	ldr	r3, [r7, #8]
 800eabe:	2200      	movs	r2, #0
 800eac0:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800eac4:	68bb      	ldr	r3, [r7, #8]
 800eac6:	2200      	movs	r2, #0
 800eac8:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800eacc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	3714      	adds	r7, #20
 800ead4:	46bd      	mov	sp, r7
 800ead6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eada:	4770      	bx	lr

0800eadc <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800eadc:	b480      	push	{r7}
 800eade:	b087      	sub	sp, #28
 800eae0:	af00      	add	r7, sp, #0
 800eae2:	60f8      	str	r0, [r7, #12]
 800eae4:	60b9      	str	r1, [r7, #8]
 800eae6:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800eae8:	2300      	movs	r3, #0
 800eaea:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2201      	movs	r2, #1
 800eaf0:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800eaf8:	68bb      	ldr	r3, [r7, #8]
 800eafa:	229b      	movs	r2, #155	; 0x9b
 800eafc:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 800eafe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eb02:	4618      	mov	r0, r3
 800eb04:	371c      	adds	r7, #28
 800eb06:	46bd      	mov	sp, r7
 800eb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb0c:	4770      	bx	lr

0800eb0e <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 800eb0e:	b480      	push	{r7}
 800eb10:	b085      	sub	sp, #20
 800eb12:	af00      	add	r7, sp, #0
 800eb14:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800eb30:	68fb      	ldr	r3, [r7, #12]
 800eb32:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 800eb3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eb40:	b2da      	uxtb	r2, r3
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800eb4e:	f003 0303 	and.w	r3, r3, #3
 800eb52:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800eb5a:	009b      	lsls	r3, r3, #2
 800eb5c:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800eb5e:	4413      	add	r3, r2
 800eb60:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	2201      	movs	r2, #1
 800eb6c:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 800eb88:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	3714      	adds	r7, #20
 800eb90:	46bd      	mov	sp, r7
 800eb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb96:	4770      	bx	lr

0800eb98 <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b085      	sub	sp, #20
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	4603      	mov	r3, r0
 800eba0:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800eba2:	2300      	movs	r3, #0
 800eba4:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800eba6:	88fb      	ldrh	r3, [r7, #6]
 800eba8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ebac:	fb92 f3f3 	sdiv	r3, r2, r3
 800ebb0:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3714      	adds	r7, #20
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbe:	4770      	bx	lr

0800ebc0 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800ebc0:	b480      	push	{r7}
 800ebc2:	b085      	sub	sp, #20
 800ebc4:	af00      	add	r7, sp, #0
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800ebca:	2300      	movs	r3, #0
 800ebcc:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800ebce:	79fb      	ldrb	r3, [r7, #7]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	b2db      	uxtb	r3, r3
 800ebd4:	005b      	lsls	r3, r3, #1
 800ebd6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800ebd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebda:	4618      	mov	r0, r3
 800ebdc:	3714      	adds	r7, #20
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe4:	4770      	bx	lr

0800ebe6 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800ebe6:	b480      	push	{r7}
 800ebe8:	b085      	sub	sp, #20
 800ebea:	af00      	add	r7, sp, #0
 800ebec:	4603      	mov	r3, r0
 800ebee:	60b9      	str	r1, [r7, #8]
 800ebf0:	607a      	str	r2, [r7, #4]
 800ebf2:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800ebf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	da10      	bge.n	800ec1e <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800ebfc:	7bfb      	ldrb	r3, [r7, #15]
 800ebfe:	43db      	mvns	r3, r3
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	f003 0307 	and.w	r3, r3, #7
 800ec06:	b2db      	uxtb	r3, r3
 800ec08:	3308      	adds	r3, #8
 800ec0a:	b2da      	uxtb	r2, r3
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800ec10:	7bfb      	ldrb	r3, [r7, #15]
 800ec12:	3b80      	subs	r3, #128	; 0x80
 800ec14:	10db      	asrs	r3, r3, #3
 800ec16:	b2da      	uxtb	r2, r3
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800ec1c:	e00c      	b.n	800ec38 <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800ec1e:	7bfb      	ldrb	r3, [r7, #15]
 800ec20:	f003 0307 	and.w	r3, r3, #7
 800ec24:	b2da      	uxtb	r2, r3
 800ec26:	68bb      	ldr	r3, [r7, #8]
 800ec28:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800ec2a:	7bfb      	ldrb	r3, [r7, #15]
 800ec2c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800ec30:	10db      	asrs	r3, r3, #3
 800ec32:	b2da      	uxtb	r2, r3
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	701a      	strb	r2, [r3, #0]
}
 800ec38:	bf00      	nop
 800ec3a:	3714      	adds	r7, #20
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b086      	sub	sp, #24
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	60f8      	str	r0, [r7, #12]
 800ec4c:	460b      	mov	r3, r1
 800ec4e:	607a      	str	r2, [r7, #4]
 800ec50:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ec52:	2300      	movs	r3, #0
 800ec54:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ec56:	897b      	ldrh	r3, [r7, #10]
 800ec58:	2b0a      	cmp	r3, #10
 800ec5a:	d802      	bhi.n	800ec62 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ec5c:	f06f 0309 	mvn.w	r3, #9
 800ec60:	e047      	b.n	800ecf2 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	781b      	ldrb	r3, [r3, #0]
 800ec66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec6a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800ec78:	f002 020f 	and.w	r2, r2, #15
 800ec7c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800ec7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ec88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ec8c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800ec8e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800ec98:	f002 0203 	and.w	r2, r2, #3
 800ec9c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800ec9e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800eca8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ecac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800ecae:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	88d8      	ldrh	r0, [r3, #6]
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	3305      	adds	r3, #5
 800ecb8:	461a      	mov	r2, r3
 800ecba:	2102      	movs	r1, #2
 800ecbc:	f7ff fb77 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800ecc4:	68fa      	ldr	r2, [r7, #12]
 800ecc6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800ecc8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800ecce:	68fa      	ldr	r2, [r7, #12]
 800ecd0:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800ecd2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800ecdc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ece0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800ece2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800ece8:	68fa      	ldr	r2, [r7, #12]
 800ecea:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800ecec:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800ecee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	3718      	adds	r7, #24
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	bd80      	pop	{r7, pc}

0800ecfa <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800ecfa:	b580      	push	{r7, lr}
 800ecfc:	b086      	sub	sp, #24
 800ecfe:	af00      	add	r7, sp, #0
 800ed00:	4603      	mov	r3, r0
 800ed02:	60b9      	str	r1, [r7, #8]
 800ed04:	607a      	str	r2, [r7, #4]
 800ed06:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ed0c:	89fb      	ldrh	r3, [r7, #14]
 800ed0e:	2b0a      	cmp	r3, #10
 800ed10:	d802      	bhi.n	800ed18 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ed12:	f06f 0309 	mvn.w	r3, #9
 800ed16:	e046      	b.n	800eda6 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	781b      	ldrb	r3, [r3, #0]
 800ed1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed20:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800ed26:	68bb      	ldr	r3, [r7, #8]
 800ed28:	3301      	adds	r3, #1
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	f003 030f 	and.w	r3, r3, #15
 800ed30:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	3302      	adds	r3, #2
 800ed3a:	781b      	ldrb	r3, [r3, #0]
 800ed3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed40:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	3303      	adds	r3, #3
 800ed4a:	781b      	ldrb	r3, [r3, #0]
 800ed4c:	f003 0303 	and.w	r3, r3, #3
 800ed50:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800ed56:	68bb      	ldr	r3, [r7, #8]
 800ed58:	3304      	adds	r3, #4
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed60:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	3305      	adds	r3, #5
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	2002      	movs	r0, #2
 800ed6e:	f7ff fb49 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800ed72:	4603      	mov	r3, r0
 800ed74:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800ed7a:	68bb      	ldr	r3, [r7, #8]
 800ed7c:	79da      	ldrb	r2, [r3, #7]
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800ed82:	68bb      	ldr	r3, [r7, #8]
 800ed84:	7a1a      	ldrb	r2, [r3, #8]
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800ed8a:	68bb      	ldr	r3, [r7, #8]
 800ed8c:	3309      	adds	r3, #9
 800ed8e:	781b      	ldrb	r3, [r3, #0]
 800ed90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ed94:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	7a9a      	ldrb	r2, [r3, #10]
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800eda2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3718      	adds	r7, #24
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}

0800edae <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800edae:	b580      	push	{r7, lr}
 800edb0:	b086      	sub	sp, #24
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	6078      	str	r0, [r7, #4]
 800edb6:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800edb8:	2300      	movs	r3, #0
 800edba:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800edbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d108      	bne.n	800edd6 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800edc4:	f107 020c 	add.w	r2, r7, #12
 800edc8:	230b      	movs	r3, #11
 800edca:	2101      	movs	r1, #1
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f001 f8e7 	bl	800ffa0 <VL53L1_ReadMulti>
 800edd2:	4603      	mov	r3, r0
 800edd4:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800edd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d108      	bne.n	800edf0 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800edde:	f107 030c 	add.w	r3, r7, #12
 800ede2:	683a      	ldr	r2, [r7, #0]
 800ede4:	4619      	mov	r1, r3
 800ede6:	200b      	movs	r0, #11
 800ede8:	f7ff ff87 	bl	800ecfa <VL53L1_i2c_decode_static_nvm_managed>
 800edec:	4603      	mov	r3, r0
 800edee:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800edf0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800edf4:	4618      	mov	r0, r3
 800edf6:	3718      	adds	r7, #24
 800edf8:	46bd      	mov	sp, r7
 800edfa:	bd80      	pop	{r7, pc}

0800edfc <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	b086      	sub	sp, #24
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	60f8      	str	r0, [r7, #12]
 800ee04:	460b      	mov	r3, r1
 800ee06:	607a      	str	r2, [r7, #4]
 800ee08:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ee0e:	897b      	ldrh	r3, [r7, #10]
 800ee10:	2b16      	cmp	r3, #22
 800ee12:	d802      	bhi.n	800ee1a <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ee14:	f06f 0309 	mvn.w	r3, #9
 800ee18:	e076      	b.n	800ef08 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800ee26:	68fa      	ldr	r2, [r7, #12]
 800ee28:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800ee2a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800ee34:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800ee3a:	68fa      	ldr	r2, [r7, #12]
 800ee3c:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800ee3e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800ee44:	68fa      	ldr	r2, [r7, #12]
 800ee46:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800ee48:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800ee52:	f002 020f 	and.w	r2, r2, #15
 800ee56:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800ee58:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800ee5e:	68fa      	ldr	r2, [r7, #12]
 800ee60:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800ee62:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800ee6c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800ee70:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800ee72:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800ee7c:	f002 0203 	and.w	r2, r2, #3
 800ee80:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800ee82:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	8958      	ldrh	r0, [r3, #10]
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	3309      	adds	r3, #9
 800ee8c:	461a      	mov	r2, r3
 800ee8e:	2102      	movs	r1, #2
 800ee90:	f7ff fa8d 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	330b      	adds	r3, #11
 800ee9e:	461a      	mov	r2, r3
 800eea0:	2102      	movs	r1, #2
 800eea2:	f7ff facf 	bl	800e444 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	330d      	adds	r3, #13
 800eeb0:	461a      	mov	r2, r3
 800eeb2:	2102      	movs	r1, #2
 800eeb4:	f7ff fac6 	bl	800e444 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	8a18      	ldrh	r0, [r3, #16]
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	330f      	adds	r3, #15
 800eec0:	461a      	mov	r2, r3
 800eec2:	2102      	movs	r1, #2
 800eec4:	f7ff fa73 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800eece:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eed2:	b218      	sxth	r0, r3
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	3311      	adds	r3, #17
 800eed8:	461a      	mov	r2, r3
 800eeda:	2102      	movs	r1, #2
 800eedc:	f7ff fab2 	bl	800e444 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	3313      	adds	r3, #19
 800eeea:	461a      	mov	r2, r3
 800eeec:	2102      	movs	r1, #2
 800eeee:	f7ff faa9 	bl	800e444 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	3315      	adds	r3, #21
 800eefc:	461a      	mov	r2, r3
 800eefe:	2102      	movs	r1, #2
 800ef00:	f7ff faa0 	bl	800e444 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800ef04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3718      	adds	r7, #24
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b086      	sub	sp, #24
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	4603      	mov	r3, r0
 800ef18:	60b9      	str	r1, [r7, #8]
 800ef1a:	607a      	str	r2, [r7, #4]
 800ef1c:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ef22:	89fb      	ldrh	r3, [r7, #14]
 800ef24:	2b16      	cmp	r3, #22
 800ef26:	d802      	bhi.n	800ef2e <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ef28:	f06f 0309 	mvn.w	r3, #9
 800ef2c:	e079      	b.n	800f022 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800ef2e:	68bb      	ldr	r3, [r7, #8]
 800ef30:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800ef36:	68bb      	ldr	r3, [r7, #8]
 800ef38:	785a      	ldrb	r2, [r3, #1]
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800ef3e:	68bb      	ldr	r3, [r7, #8]
 800ef40:	789a      	ldrb	r2, [r3, #2]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	78da      	ldrb	r2, [r3, #3]
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	791a      	ldrb	r2, [r3, #4]
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	3305      	adds	r3, #5
 800ef5a:	781b      	ldrb	r3, [r3, #0]
 800ef5c:	f003 030f 	and.w	r3, r3, #15
 800ef60:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800ef66:	68bb      	ldr	r3, [r7, #8]
 800ef68:	799a      	ldrb	r2, [r3, #6]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800ef6e:	68bb      	ldr	r3, [r7, #8]
 800ef70:	3307      	adds	r3, #7
 800ef72:	781b      	ldrb	r3, [r3, #0]
 800ef74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ef78:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800ef7e:	68bb      	ldr	r3, [r7, #8]
 800ef80:	3308      	adds	r3, #8
 800ef82:	781b      	ldrb	r3, [r3, #0]
 800ef84:	f003 0303 	and.w	r3, r3, #3
 800ef88:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800ef8e:	68bb      	ldr	r3, [r7, #8]
 800ef90:	3309      	adds	r3, #9
 800ef92:	4619      	mov	r1, r3
 800ef94:	2002      	movs	r0, #2
 800ef96:	f7ff fa35 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800efa2:	68bb      	ldr	r3, [r7, #8]
 800efa4:	330b      	adds	r3, #11
 800efa6:	4619      	mov	r1, r3
 800efa8:	2002      	movs	r0, #2
 800efaa:	f7ff fa77 	bl	800e49c <VL53L1_i2c_decode_int16_t>
 800efae:	4603      	mov	r3, r0
 800efb0:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800efb6:	68bb      	ldr	r3, [r7, #8]
 800efb8:	330d      	adds	r3, #13
 800efba:	4619      	mov	r1, r3
 800efbc:	2002      	movs	r0, #2
 800efbe:	f7ff fa6d 	bl	800e49c <VL53L1_i2c_decode_int16_t>
 800efc2:	4603      	mov	r3, r0
 800efc4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800efca:	68bb      	ldr	r3, [r7, #8]
 800efcc:	330f      	adds	r3, #15
 800efce:	4619      	mov	r1, r3
 800efd0:	2002      	movs	r0, #2
 800efd2:	f7ff fa17 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800efd6:	4603      	mov	r3, r0
 800efd8:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	3311      	adds	r3, #17
 800efe2:	4619      	mov	r1, r3
 800efe4:	2002      	movs	r0, #2
 800efe6:	f7ff fa59 	bl	800e49c <VL53L1_i2c_decode_int16_t>
 800efea:	4603      	mov	r3, r0
 800efec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eff0:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800eff6:	68bb      	ldr	r3, [r7, #8]
 800eff8:	3313      	adds	r3, #19
 800effa:	4619      	mov	r1, r3
 800effc:	2002      	movs	r0, #2
 800effe:	f7ff fa4d 	bl	800e49c <VL53L1_i2c_decode_int16_t>
 800f002:	4603      	mov	r3, r0
 800f004:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	3315      	adds	r3, #21
 800f00e:	4619      	mov	r1, r3
 800f010:	2002      	movs	r0, #2
 800f012:	f7ff fa43 	bl	800e49c <VL53L1_i2c_decode_int16_t>
 800f016:	4603      	mov	r3, r0
 800f018:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800f01e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f022:	4618      	mov	r0, r3
 800f024:	3718      	adds	r7, #24
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}

0800f02a <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800f02a:	b580      	push	{r7, lr}
 800f02c:	b088      	sub	sp, #32
 800f02e:	af00      	add	r7, sp, #0
 800f030:	6078      	str	r0, [r7, #4]
 800f032:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f034:	2300      	movs	r3, #0
 800f036:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800f038:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d108      	bne.n	800f052 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800f040:	f107 0208 	add.w	r2, r7, #8
 800f044:	2317      	movs	r3, #23
 800f046:	210d      	movs	r1, #13
 800f048:	6878      	ldr	r0, [r7, #4]
 800f04a:	f000 ffa9 	bl	800ffa0 <VL53L1_ReadMulti>
 800f04e:	4603      	mov	r3, r0
 800f050:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800f052:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d108      	bne.n	800f06c <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800f05a:	f107 0308 	add.w	r3, r7, #8
 800f05e:	683a      	ldr	r2, [r7, #0]
 800f060:	4619      	mov	r1, r3
 800f062:	2017      	movs	r0, #23
 800f064:	f7ff ff54 	bl	800ef10 <VL53L1_i2c_decode_customer_nvm_managed>
 800f068:	4603      	mov	r3, r0
 800f06a:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800f06c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f070:	4618      	mov	r0, r3
 800f072:	3720      	adds	r7, #32
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}

0800f078 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b086      	sub	sp, #24
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	60f8      	str	r0, [r7, #12]
 800f080:	460b      	mov	r3, r1
 800f082:	607a      	str	r2, [r7, #4]
 800f084:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f086:	2300      	movs	r3, #0
 800f088:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f08a:	897b      	ldrh	r3, [r7, #10]
 800f08c:	2b1f      	cmp	r3, #31
 800f08e:	d802      	bhi.n	800f096 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f090:	f06f 0309 	mvn.w	r3, #9
 800f094:	e0cf      	b.n	800f236 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	881b      	ldrh	r3, [r3, #0]
 800f09a:	687a      	ldr	r2, [r7, #4]
 800f09c:	2102      	movs	r1, #2
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7ff f985 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800f0ac:	f002 0201 	and.w	r2, r2, #1
 800f0b0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f0b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800f0bc:	f002 020f 	and.w	r2, r2, #15
 800f0c0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f0c2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800f0c4:	68fb      	ldr	r3, [r7, #12]
 800f0c6:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800f0cc:	f002 020f 	and.w	r2, r2, #15
 800f0d0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800f0d2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800f0dc:	f002 021f 	and.w	r2, r2, #31
 800f0e0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800f0e2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800f0ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f0f0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f0f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800f0fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f100:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800f102:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800f10c:	f002 0201 	and.w	r2, r2, #1
 800f110:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800f112:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800f11c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800f126:	f002 0201 	and.w	r2, r2, #1
 800f12a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800f12c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800f136:	f002 0203 	and.w	r2, r2, #3
 800f13a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f13c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800f146:	f002 021f 	and.w	r2, r2, #31
 800f14a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800f14c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800f156:	f002 0203 	and.w	r2, r2, #3
 800f15a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800f15c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800f166:	f002 0203 	and.w	r2, r2, #3
 800f16a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800f16c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800f176:	f002 0207 	and.w	r2, r2, #7
 800f17a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800f17c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800f186:	f002 021f 	and.w	r2, r2, #31
 800f18a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800f18c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800f196:	f002 0201 	and.w	r2, r2, #1
 800f19a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800f19c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800f1a2:	68fa      	ldr	r2, [r7, #12]
 800f1a4:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800f1a6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800f1ac:	68fa      	ldr	r2, [r7, #12]
 800f1ae:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800f1b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800f1b6:	68fa      	ldr	r2, [r7, #12]
 800f1b8:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800f1ba:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800f1c0:	68fa      	ldr	r2, [r7, #12]
 800f1c2:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800f1c4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800f1ca:	68fa      	ldr	r2, [r7, #12]
 800f1cc:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800f1ce:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800f1d4:	68fa      	ldr	r2, [r7, #12]
 800f1d6:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800f1d8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	8b18      	ldrh	r0, [r3, #24]
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	3318      	adds	r3, #24
 800f1e2:	461a      	mov	r2, r3
 800f1e4:	2102      	movs	r1, #2
 800f1e6:	f7ff f8e2 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800f1ee:	68fa      	ldr	r2, [r7, #12]
 800f1f0:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800f1f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800f1f8:	68fa      	ldr	r2, [r7, #12]
 800f1fa:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800f1fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800f206:	f002 020f 	and.w	r2, r2, #15
 800f20a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800f20c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800f212:	68fa      	ldr	r2, [r7, #12]
 800f214:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800f216:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800f220:	f002 020f 	and.w	r2, r2, #15
 800f224:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800f226:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800f22c:	68fa      	ldr	r2, [r7, #12]
 800f22e:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800f230:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f232:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f236:	4618      	mov	r0, r3
 800f238:	3718      	adds	r7, #24
 800f23a:	46bd      	mov	sp, r7
 800f23c:	bd80      	pop	{r7, pc}

0800f23e <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f23e:	b580      	push	{r7, lr}
 800f240:	b086      	sub	sp, #24
 800f242:	af00      	add	r7, sp, #0
 800f244:	60f8      	str	r0, [r7, #12]
 800f246:	460b      	mov	r3, r1
 800f248:	607a      	str	r2, [r7, #4]
 800f24a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f24c:	2300      	movs	r3, #0
 800f24e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f250:	897b      	ldrh	r3, [r7, #10]
 800f252:	2b15      	cmp	r3, #21
 800f254:	d802      	bhi.n	800f25c <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f256:	f06f 0309 	mvn.w	r3, #9
 800f25a:	e070      	b.n	800f33e <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800f268:	68fa      	ldr	r2, [r7, #12]
 800f26a:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800f26c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800f272:	68fa      	ldr	r2, [r7, #12]
 800f274:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800f276:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800f280:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f284:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f286:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800f28c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f290:	b298      	uxth	r0, r3
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	3304      	adds	r3, #4
 800f296:	461a      	mov	r2, r3
 800f298:	2102      	movs	r1, #2
 800f29a:	f7ff f888 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800f29e:	68fb      	ldr	r3, [r7, #12]
 800f2a0:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800f2a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f2aa:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f2ac:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800f2b2:	68fa      	ldr	r2, [r7, #12]
 800f2b4:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800f2b6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800f2bc:	68fa      	ldr	r2, [r7, #12]
 800f2be:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800f2c0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800f2ca:	f002 0201 	and.w	r2, r2, #1
 800f2ce:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f2d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800f2da:	f002 0207 	and.w	r2, r2, #7
 800f2de:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f2e0:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	8998      	ldrh	r0, [r3, #12]
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	330c      	adds	r3, #12
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	2102      	movs	r1, #2
 800f2ee:	f7ff f85e 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	89d8      	ldrh	r0, [r3, #14]
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	330e      	adds	r3, #14
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	2102      	movs	r1, #2
 800f2fe:	f7ff f856 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	8a18      	ldrh	r0, [r3, #16]
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	3310      	adds	r3, #16
 800f30a:	461a      	mov	r2, r3
 800f30c:	2102      	movs	r1, #2
 800f30e:	f7ff f84e 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800f316:	68fa      	ldr	r2, [r7, #12]
 800f318:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800f31a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800f320:	68fa      	ldr	r2, [r7, #12]
 800f322:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800f324:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800f32a:	68fa      	ldr	r2, [r7, #12]
 800f32c:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800f32e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800f334:	68fa      	ldr	r2, [r7, #12]
 800f336:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800f338:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f33a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f33e:	4618      	mov	r0, r3
 800f340:	3718      	adds	r7, #24
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}

0800f346 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f346:	b580      	push	{r7, lr}
 800f348:	b086      	sub	sp, #24
 800f34a:	af00      	add	r7, sp, #0
 800f34c:	60f8      	str	r0, [r7, #12]
 800f34e:	460b      	mov	r3, r1
 800f350:	607a      	str	r2, [r7, #4]
 800f352:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f354:	2300      	movs	r3, #0
 800f356:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f358:	897b      	ldrh	r3, [r7, #10]
 800f35a:	2b16      	cmp	r3, #22
 800f35c:	d802      	bhi.n	800f364 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f35e:	f06f 0309 	mvn.w	r3, #9
 800f362:	e06e      	b.n	800f442 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	781b      	ldrb	r3, [r3, #0]
 800f368:	f003 030f 	and.w	r3, r3, #15
 800f36c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800f376:	68fa      	ldr	r2, [r7, #12]
 800f378:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800f37a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800f384:	f002 020f 	and.w	r2, r2, #15
 800f388:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f38a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800f390:	68fa      	ldr	r2, [r7, #12]
 800f392:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800f394:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800f39e:	f002 020f 	and.w	r2, r2, #15
 800f3a2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800f3a4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800f3aa:	68fa      	ldr	r2, [r7, #12]
 800f3ac:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800f3ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800f3b8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800f3bc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f3be:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800f3c8:	f002 020f 	and.w	r2, r2, #15
 800f3cc:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800f3ce:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800f3d8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800f3e2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800f3e6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f3e8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f3ea:	68fb      	ldr	r3, [r7, #12]
 800f3ec:	8958      	ldrh	r0, [r3, #10]
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	330a      	adds	r3, #10
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	2102      	movs	r1, #2
 800f3f6:	f7fe ffda 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	8998      	ldrh	r0, [r3, #12]
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	330c      	adds	r3, #12
 800f402:	461a      	mov	r2, r3
 800f404:	2102      	movs	r1, #2
 800f406:	f7fe ffd2 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800f40e:	68fa      	ldr	r2, [r7, #12]
 800f410:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800f412:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800f418:	68fa      	ldr	r2, [r7, #12]
 800f41a:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800f41c:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	6918      	ldr	r0, [r3, #16]
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	3312      	adds	r3, #18
 800f426:	461a      	mov	r2, r3
 800f428:	2104      	movs	r1, #4
 800f42a:	f7ff f860 	bl	800e4ee <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800f42e:	68fb      	ldr	r3, [r7, #12]
 800f430:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800f436:	f002 0201 	and.w	r2, r2, #1
 800f43a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800f43c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f43e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f442:	4618      	mov	r0, r3
 800f444:	3718      	adds	r7, #24
 800f446:	46bd      	mov	sp, r7
 800f448:	bd80      	pop	{r7, pc}

0800f44a <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f44a:	b580      	push	{r7, lr}
 800f44c:	b086      	sub	sp, #24
 800f44e:	af00      	add	r7, sp, #0
 800f450:	60f8      	str	r0, [r7, #12]
 800f452:	460b      	mov	r3, r1
 800f454:	607a      	str	r2, [r7, #4]
 800f456:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f458:	2300      	movs	r3, #0
 800f45a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800f45c:	897b      	ldrh	r3, [r7, #10]
 800f45e:	2b11      	cmp	r3, #17
 800f460:	d802      	bhi.n	800f468 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f462:	f06f 0309 	mvn.w	r3, #9
 800f466:	e071      	b.n	800f54c <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	781b      	ldrb	r3, [r3, #0]
 800f46c:	f003 0303 	and.w	r3, r3, #3
 800f470:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	8858      	ldrh	r0, [r3, #2]
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	3301      	adds	r3, #1
 800f47e:	461a      	mov	r2, r3
 800f480:	2102      	movs	r1, #2
 800f482:	f7fe ff94 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	8898      	ldrh	r0, [r3, #4]
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	3303      	adds	r3, #3
 800f48e:	461a      	mov	r2, r3
 800f490:	2102      	movs	r1, #2
 800f492:	f7fe ff8c 	bl	800e3ae <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800f49e:	f002 0201 	and.w	r2, r2, #1
 800f4a2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800f4a4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800f4ae:	f002 0207 	and.w	r2, r2, #7
 800f4b2:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800f4b4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800f4ba:	68fa      	ldr	r2, [r7, #12]
 800f4bc:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800f4be:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800f4c4:	68fa      	ldr	r2, [r7, #12]
 800f4c6:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800f4c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800f4d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f4d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800f4d8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800f4e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800f4e6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800f4e8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800f4f2:	f002 0203 	and.w	r2, r2, #3
 800f4f6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800f4f8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800f502:	f002 0203 	and.w	r2, r2, #3
 800f506:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800f508:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800f512:	f002 020f 	and.w	r2, r2, #15
 800f516:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800f518:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800f51e:	68fa      	ldr	r2, [r7, #12]
 800f520:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800f522:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800f52c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800f532:	68fa      	ldr	r2, [r7, #12]
 800f534:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800f536:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800f540:	f002 0203 	and.w	r2, r2, #3
 800f544:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800f546:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f548:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3718      	adds	r7, #24
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800f554:	b480      	push	{r7}
 800f556:	b087      	sub	sp, #28
 800f558:	af00      	add	r7, sp, #0
 800f55a:	60f8      	str	r0, [r7, #12]
 800f55c:	460b      	mov	r3, r1
 800f55e:	607a      	str	r2, [r7, #4]
 800f560:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f562:	2300      	movs	r3, #0
 800f564:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800f566:	897b      	ldrh	r3, [r7, #10]
 800f568:	2b04      	cmp	r3, #4
 800f56a:	d802      	bhi.n	800f572 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f56c:	f06f 0309 	mvn.w	r3, #9
 800f570:	e025      	b.n	800f5be <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	f003 0301 	and.w	r3, r3, #1
 800f57a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800f588:	f002 0201 	and.w	r2, r2, #1
 800f58c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800f58e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800f598:	f002 0201 	and.w	r2, r2, #1
 800f59c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800f59e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800f5a8:	f002 0203 	and.w	r2, r2, #3
 800f5ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800f5ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800f5b4:	68fa      	ldr	r2, [r7, #12]
 800f5b6:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800f5b8:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800f5ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	371c      	adds	r7, #28
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5c8:	4770      	bx	lr

0800f5ca <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 800f5ca:	b580      	push	{r7, lr}
 800f5cc:	b086      	sub	sp, #24
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	60b9      	str	r1, [r7, #8]
 800f5d4:	607a      	str	r2, [r7, #4]
 800f5d6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f5d8:	2300      	movs	r3, #0
 800f5da:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f5dc:	89fb      	ldrh	r3, [r7, #14]
 800f5de:	2b2b      	cmp	r3, #43	; 0x2b
 800f5e0:	d802      	bhi.n	800f5e8 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f5e2:	f06f 0309 	mvn.w	r3, #9
 800f5e6:	e0e2      	b.n	800f7ae <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800f5e8:	68bb      	ldr	r3, [r7, #8]
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f5f0:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800f5f6:	68bb      	ldr	r3, [r7, #8]
 800f5f8:	785a      	ldrb	r2, [r3, #1]
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	3302      	adds	r3, #2
 800f602:	781b      	ldrb	r3, [r3, #0]
 800f604:	f003 030f 	and.w	r3, r3, #15
 800f608:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	78da      	ldrb	r2, [r3, #3]
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800f616:	68bb      	ldr	r3, [r7, #8]
 800f618:	3304      	adds	r3, #4
 800f61a:	4619      	mov	r1, r3
 800f61c:	2002      	movs	r0, #2
 800f61e:	f7fe fef1 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f622:	4603      	mov	r3, r0
 800f624:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 800f62a:	68bb      	ldr	r3, [r7, #8]
 800f62c:	3306      	adds	r3, #6
 800f62e:	4619      	mov	r1, r3
 800f630:	2002      	movs	r0, #2
 800f632:	f7fe fee7 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f636:	4603      	mov	r3, r0
 800f638:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	3308      	adds	r3, #8
 800f642:	4619      	mov	r1, r3
 800f644:	2002      	movs	r0, #2
 800f646:	f7fe fedd 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f64a:	4603      	mov	r3, r0
 800f64c:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800f652:	68bb      	ldr	r3, [r7, #8]
 800f654:	330a      	adds	r3, #10
 800f656:	4619      	mov	r1, r3
 800f658:	2002      	movs	r0, #2
 800f65a:	f7fe fed3 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f65e:	4603      	mov	r3, r0
 800f660:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800f666:	68bb      	ldr	r3, [r7, #8]
 800f668:	330c      	adds	r3, #12
 800f66a:	4619      	mov	r1, r3
 800f66c:	2002      	movs	r0, #2
 800f66e:	f7fe fec9 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f672:	4603      	mov	r3, r0
 800f674:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	330e      	adds	r3, #14
 800f67e:	4619      	mov	r1, r3
 800f680:	2002      	movs	r0, #2
 800f682:	f7fe febf 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f686:	4603      	mov	r3, r0
 800f688:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800f68e:	68bb      	ldr	r3, [r7, #8]
 800f690:	3310      	adds	r3, #16
 800f692:	4619      	mov	r1, r3
 800f694:	2002      	movs	r0, #2
 800f696:	f7fe feb5 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f69a:	4603      	mov	r3, r0
 800f69c:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	3312      	adds	r3, #18
 800f6a6:	4619      	mov	r1, r3
 800f6a8:	2002      	movs	r0, #2
 800f6aa:	f7fe feab 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f6ae:	4603      	mov	r3, r0
 800f6b0:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800f6b6:	68bb      	ldr	r3, [r7, #8]
 800f6b8:	3314      	adds	r3, #20
 800f6ba:	4619      	mov	r1, r3
 800f6bc:	2002      	movs	r0, #2
 800f6be:	f7fe fea1 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800f6ca:	68bb      	ldr	r3, [r7, #8]
 800f6cc:	3316      	adds	r3, #22
 800f6ce:	4619      	mov	r1, r3
 800f6d0:	2002      	movs	r0, #2
 800f6d2:	f7fe fe97 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800f6de:	68bb      	ldr	r3, [r7, #8]
 800f6e0:	3318      	adds	r3, #24
 800f6e2:	4619      	mov	r1, r3
 800f6e4:	2002      	movs	r0, #2
 800f6e6:	f7fe fe8d 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800f6f2:	68bb      	ldr	r3, [r7, #8]
 800f6f4:	331a      	adds	r3, #26
 800f6f6:	4619      	mov	r1, r3
 800f6f8:	2002      	movs	r0, #2
 800f6fa:	f7fe fe83 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f6fe:	4603      	mov	r3, r0
 800f700:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800f706:	68bb      	ldr	r3, [r7, #8]
 800f708:	331c      	adds	r3, #28
 800f70a:	4619      	mov	r1, r3
 800f70c:	2002      	movs	r0, #2
 800f70e:	f7fe fe79 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f712:	4603      	mov	r3, r0
 800f714:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800f71a:	68bb      	ldr	r3, [r7, #8]
 800f71c:	331e      	adds	r3, #30
 800f71e:	4619      	mov	r1, r3
 800f720:	2002      	movs	r0, #2
 800f722:	f7fe fe6f 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f726:	4603      	mov	r3, r0
 800f728:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800f72e:	68bb      	ldr	r3, [r7, #8]
 800f730:	3320      	adds	r3, #32
 800f732:	4619      	mov	r1, r3
 800f734:	2002      	movs	r0, #2
 800f736:	f7fe fe65 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f73a:	4603      	mov	r3, r0
 800f73c:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	3322      	adds	r3, #34	; 0x22
 800f746:	4619      	mov	r1, r3
 800f748:	2002      	movs	r0, #2
 800f74a:	f7fe fe5b 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f74e:	4603      	mov	r3, r0
 800f750:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800f756:	68bb      	ldr	r3, [r7, #8]
 800f758:	3324      	adds	r3, #36	; 0x24
 800f75a:	4619      	mov	r1, r3
 800f75c:	2002      	movs	r0, #2
 800f75e:	f7fe fe51 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f762:	4603      	mov	r3, r0
 800f764:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	3326      	adds	r3, #38	; 0x26
 800f76e:	4619      	mov	r1, r3
 800f770:	2002      	movs	r0, #2
 800f772:	f7fe fe47 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f776:	4603      	mov	r3, r0
 800f778:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800f77e:	68bb      	ldr	r3, [r7, #8]
 800f780:	3328      	adds	r3, #40	; 0x28
 800f782:	4619      	mov	r1, r3
 800f784:	2002      	movs	r0, #2
 800f786:	f7fe fe3d 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f78a:	4603      	mov	r3, r0
 800f78c:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800f792:	68bb      	ldr	r3, [r7, #8]
 800f794:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800f79e:	68bb      	ldr	r3, [r7, #8]
 800f7a0:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800f7aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3718      	adds	r7, #24
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}

0800f7b6 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b086      	sub	sp, #24
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	4603      	mov	r3, r0
 800f7be:	60b9      	str	r1, [r7, #8]
 800f7c0:	607a      	str	r2, [r7, #4]
 800f7c2:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f7c8:	89fb      	ldrh	r3, [r7, #14]
 800f7ca:	2b20      	cmp	r3, #32
 800f7cc:	d802      	bhi.n	800f7d4 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f7ce:	f06f 0309 	mvn.w	r3, #9
 800f7d2:	e04d      	b.n	800f870 <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 800f7d4:	68b9      	ldr	r1, [r7, #8]
 800f7d6:	2004      	movs	r0, #4
 800f7d8:	f7fe feb3 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f7dc:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	3304      	adds	r3, #4
 800f7e6:	4619      	mov	r1, r3
 800f7e8:	2004      	movs	r0, #4
 800f7ea:	f7fe feaa 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f7ee:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800f7f4:	68bb      	ldr	r3, [r7, #8]
 800f7f6:	3308      	adds	r3, #8
 800f7f8:	4619      	mov	r1, r3
 800f7fa:	2004      	movs	r0, #4
 800f7fc:	f7fe febe 	bl	800e57c <VL53L1_i2c_decode_int32_t>
 800f800:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800f806:	68bb      	ldr	r3, [r7, #8]
 800f808:	330c      	adds	r3, #12
 800f80a:	4619      	mov	r1, r3
 800f80c:	2004      	movs	r0, #4
 800f80e:	f7fe fe98 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f812:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 800f818:	68bb      	ldr	r3, [r7, #8]
 800f81a:	3310      	adds	r3, #16
 800f81c:	4619      	mov	r1, r3
 800f81e:	2004      	movs	r0, #4
 800f820:	f7fe fe8f 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f824:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 800f82a:	68bb      	ldr	r3, [r7, #8]
 800f82c:	3314      	adds	r3, #20
 800f82e:	4619      	mov	r1, r3
 800f830:	2004      	movs	r0, #4
 800f832:	f7fe fe86 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f836:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800f83c:	68bb      	ldr	r3, [r7, #8]
 800f83e:	3318      	adds	r3, #24
 800f840:	4619      	mov	r1, r3
 800f842:	2004      	movs	r0, #4
 800f844:	f7fe fe9a 	bl	800e57c <VL53L1_i2c_decode_int32_t>
 800f848:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800f84e:	68bb      	ldr	r3, [r7, #8]
 800f850:	331c      	adds	r3, #28
 800f852:	4619      	mov	r1, r3
 800f854:	2004      	movs	r0, #4
 800f856:	f7fe fe74 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800f85a:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	f893 2020 	ldrb.w	r2, [r3, #32]
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800f86c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f870:	4618      	mov	r0, r3
 800f872:	3718      	adds	r7, #24
 800f874:	46bd      	mov	sp, r7
 800f876:	bd80      	pop	{r7, pc}

0800f878 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b086      	sub	sp, #24
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	4603      	mov	r3, r0
 800f880:	60b9      	str	r1, [r7, #8]
 800f882:	607a      	str	r2, [r7, #4]
 800f884:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800f886:	2300      	movs	r3, #0
 800f888:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800f88a:	89fb      	ldrh	r3, [r7, #14]
 800f88c:	2b37      	cmp	r3, #55	; 0x37
 800f88e:	d802      	bhi.n	800f896 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800f890:	f06f 0309 	mvn.w	r3, #9
 800f894:	e15e      	b.n	800fb54 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800f896:	68b9      	ldr	r1, [r7, #8]
 800f898:	2002      	movs	r0, #2
 800f89a:	f7fe fdb3 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800f8a6:	68bb      	ldr	r3, [r7, #8]
 800f8a8:	3302      	adds	r3, #2
 800f8aa:	781b      	ldrb	r3, [r3, #0]
 800f8ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f8b0:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800f8b6:	68bb      	ldr	r3, [r7, #8]
 800f8b8:	3303      	adds	r3, #3
 800f8ba:	781b      	ldrb	r3, [r3, #0]
 800f8bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f8c0:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	3304      	adds	r3, #4
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	f003 0303 	and.w	r3, r3, #3
 800f8d0:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800f8d6:	68bb      	ldr	r3, [r7, #8]
 800f8d8:	3305      	adds	r3, #5
 800f8da:	781b      	ldrb	r3, [r3, #0]
 800f8dc:	f003 0301 	and.w	r3, r3, #1
 800f8e0:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800f8e6:	68bb      	ldr	r3, [r7, #8]
 800f8e8:	3306      	adds	r3, #6
 800f8ea:	781b      	ldrb	r3, [r3, #0]
 800f8ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f8f0:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800f8f6:	68bb      	ldr	r3, [r7, #8]
 800f8f8:	3307      	adds	r3, #7
 800f8fa:	781b      	ldrb	r3, [r3, #0]
 800f8fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f900:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	3308      	adds	r3, #8
 800f90a:	4619      	mov	r1, r3
 800f90c:	2002      	movs	r0, #2
 800f90e:	f7fe fd79 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f912:	4603      	mov	r3, r0
 800f914:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f918:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800f91e:	68bb      	ldr	r3, [r7, #8]
 800f920:	330a      	adds	r3, #10
 800f922:	781b      	ldrb	r3, [r3, #0]
 800f924:	f003 0303 	and.w	r3, r3, #3
 800f928:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800f92e:	68bb      	ldr	r3, [r7, #8]
 800f930:	330b      	adds	r3, #11
 800f932:	781b      	ldrb	r3, [r3, #0]
 800f934:	f003 0303 	and.w	r3, r3, #3
 800f938:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800f93e:	68bb      	ldr	r3, [r7, #8]
 800f940:	330c      	adds	r3, #12
 800f942:	781b      	ldrb	r3, [r3, #0]
 800f944:	f003 030f 	and.w	r3, r3, #15
 800f948:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800f94e:	68bb      	ldr	r3, [r7, #8]
 800f950:	330d      	adds	r3, #13
 800f952:	781b      	ldrb	r3, [r3, #0]
 800f954:	f003 0307 	and.w	r3, r3, #7
 800f958:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800f95e:	68bb      	ldr	r3, [r7, #8]
 800f960:	330e      	adds	r3, #14
 800f962:	781b      	ldrb	r3, [r3, #0]
 800f964:	f003 0301 	and.w	r3, r3, #1
 800f968:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800f96e:	68bb      	ldr	r3, [r7, #8]
 800f970:	330f      	adds	r3, #15
 800f972:	781b      	ldrb	r3, [r3, #0]
 800f974:	f003 0303 	and.w	r3, r3, #3
 800f978:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800f97e:	68bb      	ldr	r3, [r7, #8]
 800f980:	7c1a      	ldrb	r2, [r3, #16]
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	7c5a      	ldrb	r2, [r3, #17]
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800f98e:	68bb      	ldr	r3, [r7, #8]
 800f990:	3312      	adds	r3, #18
 800f992:	4619      	mov	r1, r3
 800f994:	2002      	movs	r0, #2
 800f996:	f7fe fd35 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f99a:	4603      	mov	r3, r0
 800f99c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f9a0:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800f9a6:	68bb      	ldr	r3, [r7, #8]
 800f9a8:	3316      	adds	r3, #22
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	2002      	movs	r0, #2
 800f9ae:	f7fe fd29 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	3318      	adds	r3, #24
 800f9be:	4619      	mov	r1, r3
 800f9c0:	2002      	movs	r0, #2
 800f9c2:	f7fe fd1f 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800f9c6:	4603      	mov	r3, r0
 800f9c8:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	331a      	adds	r3, #26
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	f003 0301 	and.w	r3, r3, #1
 800f9d8:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800f9de:	68bb      	ldr	r3, [r7, #8]
 800f9e0:	331b      	adds	r3, #27
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	f003 0307 	and.w	r3, r3, #7
 800f9e8:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	7f1a      	ldrb	r2, [r3, #28]
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800f9f6:	68bb      	ldr	r3, [r7, #8]
 800f9f8:	7f5a      	ldrb	r2, [r3, #29]
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800f9fe:	68bb      	ldr	r3, [r7, #8]
 800fa00:	331e      	adds	r3, #30
 800fa02:	781b      	ldrb	r3, [r3, #0]
 800fa04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa08:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	331f      	adds	r3, #31
 800fa12:	781b      	ldrb	r3, [r3, #0]
 800fa14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa18:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800fa1e:	68bb      	ldr	r3, [r7, #8]
 800fa20:	3320      	adds	r3, #32
 800fa22:	781b      	ldrb	r3, [r3, #0]
 800fa24:	f003 0303 	and.w	r3, r3, #3
 800fa28:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800fa2e:	68bb      	ldr	r3, [r7, #8]
 800fa30:	3321      	adds	r3, #33	; 0x21
 800fa32:	781b      	ldrb	r3, [r3, #0]
 800fa34:	f003 030f 	and.w	r3, r3, #15
 800fa38:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800fa4a:	68bb      	ldr	r3, [r7, #8]
 800fa4c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800fa56:	68bb      	ldr	r3, [r7, #8]
 800fa58:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800fa62:	68bb      	ldr	r3, [r7, #8]
 800fa64:	3325      	adds	r3, #37	; 0x25
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	f003 0301 	and.w	r3, r3, #1
 800fa6c:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800fa74:	68bb      	ldr	r3, [r7, #8]
 800fa76:	3326      	adds	r3, #38	; 0x26
 800fa78:	781b      	ldrb	r3, [r3, #0]
 800fa7a:	f003 0303 	and.w	r3, r3, #3
 800fa7e:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800fa86:	68bb      	ldr	r3, [r7, #8]
 800fa88:	3327      	adds	r3, #39	; 0x27
 800fa8a:	781b      	ldrb	r3, [r3, #0]
 800fa8c:	f003 031f 	and.w	r3, r3, #31
 800fa90:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800fa98:	68bb      	ldr	r3, [r7, #8]
 800fa9a:	3328      	adds	r3, #40	; 0x28
 800fa9c:	781b      	ldrb	r3, [r3, #0]
 800fa9e:	f003 031f 	and.w	r3, r3, #31
 800faa2:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	3329      	adds	r3, #41	; 0x29
 800faae:	781b      	ldrb	r3, [r3, #0]
 800fab0:	f003 031f 	and.w	r3, r3, #31
 800fab4:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800fabc:	68bb      	ldr	r3, [r7, #8]
 800fabe:	332a      	adds	r3, #42	; 0x2a
 800fac0:	781b      	ldrb	r3, [r3, #0]
 800fac2:	f003 0301 	and.w	r3, r3, #1
 800fac6:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	332b      	adds	r3, #43	; 0x2b
 800fad2:	781b      	ldrb	r3, [r3, #0]
 800fad4:	f003 0301 	and.w	r3, r3, #1
 800fad8:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	332c      	adds	r3, #44	; 0x2c
 800fae4:	781b      	ldrb	r3, [r3, #0]
 800fae6:	f003 0303 	and.w	r3, r3, #3
 800faea:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800faf2:	68bb      	ldr	r3, [r7, #8]
 800faf4:	332d      	adds	r3, #45	; 0x2d
 800faf6:	781b      	ldrb	r3, [r3, #0]
 800faf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fafc:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800fb04:	68bb      	ldr	r3, [r7, #8]
 800fb06:	332e      	adds	r3, #46	; 0x2e
 800fb08:	4619      	mov	r1, r3
 800fb0a:	2004      	movs	r0, #4
 800fb0c:	f7fe fd19 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800fb10:	4603      	mov	r3, r0
 800fb12:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800fb1a:	68bb      	ldr	r3, [r7, #8]
 800fb1c:	3332      	adds	r3, #50	; 0x32
 800fb1e:	4619      	mov	r1, r3
 800fb20:	2004      	movs	r0, #4
 800fb22:	f7fe fd0e 	bl	800e542 <VL53L1_i2c_decode_uint32_t>
 800fb26:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800fb2c:	68bb      	ldr	r3, [r7, #8]
 800fb2e:	3336      	adds	r3, #54	; 0x36
 800fb30:	781b      	ldrb	r3, [r3, #0]
 800fb32:	f003 0301 	and.w	r3, r3, #1
 800fb36:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800fb3e:	68bb      	ldr	r3, [r7, #8]
 800fb40:	3337      	adds	r3, #55	; 0x37
 800fb42:	781b      	ldrb	r3, [r3, #0]
 800fb44:	f003 0301 	and.w	r3, r3, #1
 800fb48:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800fb50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3718      	adds	r7, #24
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b086      	sub	sp, #24
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	4603      	mov	r3, r0
 800fb64:	60b9      	str	r1, [r7, #8]
 800fb66:	607a      	str	r2, [r7, #4]
 800fb68:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fb6a:	2300      	movs	r3, #0
 800fb6c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800fb6e:	89fb      	ldrh	r3, [r7, #14]
 800fb70:	2b30      	cmp	r3, #48	; 0x30
 800fb72:	d802      	bhi.n	800fb7a <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800fb74:	f06f 0309 	mvn.w	r3, #9
 800fb78:	e112      	b.n	800fda0 <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800fb7a:	68bb      	ldr	r3, [r7, #8]
 800fb7c:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	785a      	ldrb	r2, [r3, #1]
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800fb8a:	68bb      	ldr	r3, [r7, #8]
 800fb8c:	789a      	ldrb	r2, [r3, #2]
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800fb92:	68bb      	ldr	r3, [r7, #8]
 800fb94:	3303      	adds	r3, #3
 800fb96:	4619      	mov	r1, r3
 800fb98:	2002      	movs	r0, #2
 800fb9a:	f7fe fc33 	bl	800e404 <VL53L1_i2c_decode_uint16_t>
 800fb9e:	4603      	mov	r3, r0
 800fba0:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	3305      	adds	r3, #5
 800fbaa:	781b      	ldrb	r3, [r3, #0]
 800fbac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fbb0:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800fbb6:	68bb      	ldr	r3, [r7, #8]
 800fbb8:	3306      	adds	r3, #6
 800fbba:	781b      	ldrb	r3, [r3, #0]
 800fbbc:	f003 0307 	and.w	r3, r3, #7
 800fbc0:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800fbc6:	68bb      	ldr	r3, [r7, #8]
 800fbc8:	3307      	adds	r3, #7
 800fbca:	781b      	ldrb	r3, [r3, #0]
 800fbcc:	f003 0307 	and.w	r3, r3, #7
 800fbd0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	3308      	adds	r3, #8
 800fbda:	781b      	ldrb	r3, [r3, #0]
 800fbdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fbe0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800fbe6:	68bb      	ldr	r3, [r7, #8]
 800fbe8:	3309      	adds	r3, #9
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fbf0:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800fbf6:	68bb      	ldr	r3, [r7, #8]
 800fbf8:	330a      	adds	r3, #10
 800fbfa:	781b      	ldrb	r3, [r3, #0]
 800fbfc:	f003 0301 	and.w	r3, r3, #1
 800fc00:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	330b      	adds	r3, #11
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fc10:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800fc16:	68bb      	ldr	r3, [r7, #8]
 800fc18:	330c      	adds	r3, #12
 800fc1a:	781b      	ldrb	r3, [r3, #0]
 800fc1c:	f003 0301 	and.w	r3, r3, #1
 800fc20:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	330d      	adds	r3, #13
 800fc2a:	781b      	ldrb	r3, [r3, #0]
 800fc2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fc30:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	330e      	adds	r3, #14
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fc40:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800fc46:	68bb      	ldr	r3, [r7, #8]
 800fc48:	7bda      	ldrb	r2, [r3, #15]
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800fc4e:	68bb      	ldr	r3, [r7, #8]
 800fc50:	7c1a      	ldrb	r2, [r3, #16]
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800fc56:	68bb      	ldr	r3, [r7, #8]
 800fc58:	7c5a      	ldrb	r2, [r3, #17]
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	7c9a      	ldrb	r2, [r3, #18]
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800fc66:	68bb      	ldr	r3, [r7, #8]
 800fc68:	7cda      	ldrb	r2, [r3, #19]
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800fc6e:	68bb      	ldr	r3, [r7, #8]
 800fc70:	7d1a      	ldrb	r2, [r3, #20]
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800fc76:	68bb      	ldr	r3, [r7, #8]
 800fc78:	7d5a      	ldrb	r2, [r3, #21]
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800fc7e:	68bb      	ldr	r3, [r7, #8]
 800fc80:	7d9a      	ldrb	r2, [r3, #22]
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800fc86:	68bb      	ldr	r3, [r7, #8]
 800fc88:	7dda      	ldrb	r2, [r3, #23]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	7e1a      	ldrb	r2, [r3, #24]
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	7e5a      	ldrb	r2, [r3, #25]
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800fc9e:	68bb      	ldr	r3, [r7, #8]
 800fca0:	7e9a      	ldrb	r2, [r3, #26]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	7eda      	ldrb	r2, [r3, #27]
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800fcae:	68bb      	ldr	r3, [r7, #8]
 800fcb0:	7f1a      	ldrb	r2, [r3, #28]
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	7f5a      	ldrb	r2, [r3, #29]
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800fcbe:	68bb      	ldr	r3, [r7, #8]
 800fcc0:	7f9a      	ldrb	r2, [r3, #30]
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	7fda      	ldrb	r2, [r3, #31]
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800fcd0:	68bb      	ldr	r3, [r7, #8]
 800fcd2:	f893 2020 	ldrb.w	r2, [r3, #32]
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800fcdc:	68bb      	ldr	r3, [r7, #8]
 800fcde:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800fce8:	68bb      	ldr	r3, [r7, #8]
 800fcea:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800fcf4:	68bb      	ldr	r3, [r7, #8]
 800fcf6:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800fd00:	68bb      	ldr	r3, [r7, #8]
 800fd02:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800fd24:	68bb      	ldr	r3, [r7, #8]
 800fd26:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800fd30:	68bb      	ldr	r3, [r7, #8]
 800fd32:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800fd3c:	68bb      	ldr	r3, [r7, #8]
 800fd3e:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800fd48:	68bb      	ldr	r3, [r7, #8]
 800fd4a:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800fd54:	68bb      	ldr	r3, [r7, #8]
 800fd56:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800fd60:	68bb      	ldr	r3, [r7, #8]
 800fd62:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800fd6c:	68bb      	ldr	r3, [r7, #8]
 800fd6e:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800fd84:	68bb      	ldr	r3, [r7, #8]
 800fd86:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800fd9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fda0:	4618      	mov	r0, r3
 800fda2:	3718      	adds	r7, #24
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd80      	pop	{r7, pc}

0800fda8 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b090      	sub	sp, #64	; 0x40
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
 800fdb0:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800fdb8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	d10a      	bne.n	800fdd6 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800fdc0:	f107 020c 	add.w	r2, r7, #12
 800fdc4:	2331      	movs	r3, #49	; 0x31
 800fdc6:	f240 110f 	movw	r1, #271	; 0x10f
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f000 f8e8 	bl	800ffa0 <VL53L1_ReadMulti>
 800fdd0:	4603      	mov	r3, r0
 800fdd2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800fdd6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d109      	bne.n	800fdf2 <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 800fdde:	f107 030c 	add.w	r3, r7, #12
 800fde2:	683a      	ldr	r2, [r7, #0]
 800fde4:	4619      	mov	r1, r3
 800fde6:	2031      	movs	r0, #49	; 0x31
 800fde8:	f7ff feb8 	bl	800fb5c <VL53L1_i2c_decode_nvm_copy_data>
 800fdec:	4603      	mov	r3, r0
 800fdee:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800fdf2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	3740      	adds	r7, #64	; 0x40
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}

0800fdfe <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800fdfe:	b580      	push	{r7, lr}
 800fe00:	b086      	sub	sp, #24
 800fe02:	af02      	add	r7, sp, #8
 800fe04:	6078      	str	r0, [r7, #4]
 800fe06:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800fe08:	2300      	movs	r3, #0
 800fe0a:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800fe0c:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	f000 f9b9 	bl	8010188 <VL53L1_WaitUs>
 800fe16:	4603      	mov	r3, r0
 800fe18:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 800fe1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe1e:	2b00      	cmp	r3, #0
 800fe20:	d10b      	bne.n	800fe3a <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 800fe22:	2301      	movs	r3, #1
 800fe24:	9301      	str	r3, [sp, #4]
 800fe26:	2301      	movs	r3, #1
 800fe28:	9300      	str	r3, [sp, #0]
 800fe2a:	2301      	movs	r3, #1
 800fe2c:	22e5      	movs	r2, #229	; 0xe5
 800fe2e:	6839      	ldr	r1, [r7, #0]
 800fe30:	6878      	ldr	r0, [r7, #4]
 800fe32:	f000 f9bf 	bl	80101b4 <VL53L1_WaitValueMaskEx>
 800fe36:	4603      	mov	r3, r0
 800fe38:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800fe3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d103      	bne.n	800fe4a <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 800fe42:	2103      	movs	r1, #3
 800fe44:	6878      	ldr	r0, [r7, #4]
 800fe46:	f7fe f896 	bl	800df76 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800fe4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe4e:	4618      	mov	r0, r3
 800fe50:	3710      	adds	r7, #16
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}

0800fe56 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 800fe56:	b580      	push	{r7, lr}
 800fe58:	b088      	sub	sp, #32
 800fe5a:	af02      	add	r7, sp, #8
 800fe5c:	6078      	str	r0, [r7, #4]
 800fe5e:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800fe60:	2300      	movs	r3, #0
 800fe62:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800fe68:	2300      	movs	r3, #0
 800fe6a:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 800fe76:	f003 0310 	and.w	r3, r3, #16
 800fe7a:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800fe7c:	7bfb      	ldrb	r3, [r7, #15]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d102      	bne.n	800fe88 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 800fe82:	2301      	movs	r3, #1
 800fe84:	75fb      	strb	r3, [r7, #23]
 800fe86:	e001      	b.n	800fe8c <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 800fe88:	2300      	movs	r3, #0
 800fe8a:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 800fe8c:	7dfb      	ldrb	r3, [r7, #23]
 800fe8e:	2201      	movs	r2, #1
 800fe90:	9201      	str	r2, [sp, #4]
 800fe92:	2201      	movs	r2, #1
 800fe94:	9200      	str	r2, [sp, #0]
 800fe96:	2231      	movs	r2, #49	; 0x31
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f000 f98a 	bl	80101b4 <VL53L1_WaitValueMaskEx>
 800fea0:	4603      	mov	r3, r0
 800fea2:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 800fea4:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800fea8:	4618      	mov	r0, r3
 800feaa:	3718      	adds	r7, #24
 800feac:	46bd      	mov	sp, r7
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800feb0:	b580      	push	{r7, lr}
 800feb2:	b088      	sub	sp, #32
 800feb4:	af02      	add	r7, sp, #8
 800feb6:	60f8      	str	r0, [r7, #12]
 800feb8:	60b9      	str	r1, [r7, #8]
 800feba:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	330a      	adds	r3, #10
 800fec0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800fec2:	68fb      	ldr	r3, [r7, #12]
 800fec4:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800fece:	b299      	uxth	r1, r3
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	b29a      	uxth	r2, r3
 800fed4:	697b      	ldr	r3, [r7, #20]
 800fed6:	9300      	str	r3, [sp, #0]
 800fed8:	4613      	mov	r3, r2
 800feda:	68ba      	ldr	r2, [r7, #8]
 800fedc:	f7f5 f9b0 	bl	8005240 <HAL_I2C_Master_Transmit>
 800fee0:	4603      	mov	r3, r0
 800fee2:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800fee4:	693b      	ldr	r3, [r7, #16]
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3718      	adds	r7, #24
 800feea:	46bd      	mov	sp, r7
 800feec:	bd80      	pop	{r7, pc}

0800feee <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800feee:	b580      	push	{r7, lr}
 800fef0:	b088      	sub	sp, #32
 800fef2:	af02      	add	r7, sp, #8
 800fef4:	60f8      	str	r0, [r7, #12]
 800fef6:	60b9      	str	r1, [r7, #8]
 800fef8:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	330a      	adds	r3, #10
 800fefe:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800ff0c:	f043 0301 	orr.w	r3, r3, #1
 800ff10:	b2db      	uxtb	r3, r3
 800ff12:	b299      	uxth	r1, r3
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	b29a      	uxth	r2, r3
 800ff18:	697b      	ldr	r3, [r7, #20]
 800ff1a:	9300      	str	r3, [sp, #0]
 800ff1c:	4613      	mov	r3, r2
 800ff1e:	68ba      	ldr	r2, [r7, #8]
 800ff20:	f7f5 fa8c 	bl	800543c <HAL_I2C_Master_Receive>
 800ff24:	4603      	mov	r3, r0
 800ff26:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800ff28:	693b      	ldr	r3, [r7, #16]
}
 800ff2a:	4618      	mov	r0, r3
 800ff2c:	3718      	adds	r7, #24
 800ff2e:	46bd      	mov	sp, r7
 800ff30:	bd80      	pop	{r7, pc}
	...

0800ff34 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800ff34:	b580      	push	{r7, lr}
 800ff36:	b086      	sub	sp, #24
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	60f8      	str	r0, [r7, #12]
 800ff3c:	607a      	str	r2, [r7, #4]
 800ff3e:	603b      	str	r3, [r7, #0]
 800ff40:	460b      	mov	r3, r1
 800ff42:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ff44:	2300      	movs	r3, #0
 800ff46:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800ff48:	683b      	ldr	r3, [r7, #0]
 800ff4a:	2bff      	cmp	r3, #255	; 0xff
 800ff4c:	d902      	bls.n	800ff54 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800ff4e:	f06f 0303 	mvn.w	r3, #3
 800ff52:	e01d      	b.n	800ff90 <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800ff54:	897b      	ldrh	r3, [r7, #10]
 800ff56:	0a1b      	lsrs	r3, r3, #8
 800ff58:	b29b      	uxth	r3, r3
 800ff5a:	b2da      	uxtb	r2, r3
 800ff5c:	4b0e      	ldr	r3, [pc, #56]	; (800ff98 <VL53L1_WriteMulti+0x64>)
 800ff5e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800ff60:	897b      	ldrh	r3, [r7, #10]
 800ff62:	b2da      	uxtb	r2, r3
 800ff64:	4b0c      	ldr	r3, [pc, #48]	; (800ff98 <VL53L1_WriteMulti+0x64>)
 800ff66:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800ff68:	683a      	ldr	r2, [r7, #0]
 800ff6a:	6879      	ldr	r1, [r7, #4]
 800ff6c:	480b      	ldr	r0, [pc, #44]	; (800ff9c <VL53L1_WriteMulti+0x68>)
 800ff6e:	f000 fb97 	bl	80106a0 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800ff72:	683b      	ldr	r3, [r7, #0]
 800ff74:	3302      	adds	r3, #2
 800ff76:	461a      	mov	r2, r3
 800ff78:	4907      	ldr	r1, [pc, #28]	; (800ff98 <VL53L1_WriteMulti+0x64>)
 800ff7a:	68f8      	ldr	r0, [r7, #12]
 800ff7c:	f7ff ff98 	bl	800feb0 <_I2CWrite>
 800ff80:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d001      	beq.n	800ff8c <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ff88:	23f3      	movs	r3, #243	; 0xf3
 800ff8a:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800ff8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff90:	4618      	mov	r0, r3
 800ff92:	3718      	adds	r7, #24
 800ff94:	46bd      	mov	sp, r7
 800ff96:	bd80      	pop	{r7, pc}
 800ff98:	200006c4 	.word	0x200006c4
 800ff9c:	200006c6 	.word	0x200006c6

0800ffa0 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800ffa0:	b580      	push	{r7, lr}
 800ffa2:	b086      	sub	sp, #24
 800ffa4:	af00      	add	r7, sp, #0
 800ffa6:	60f8      	str	r0, [r7, #12]
 800ffa8:	607a      	str	r2, [r7, #4]
 800ffaa:	603b      	str	r3, [r7, #0]
 800ffac:	460b      	mov	r3, r1
 800ffae:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ffb0:	2300      	movs	r3, #0
 800ffb2:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800ffb4:	897b      	ldrh	r3, [r7, #10]
 800ffb6:	0a1b      	lsrs	r3, r3, #8
 800ffb8:	b29b      	uxth	r3, r3
 800ffba:	b2da      	uxtb	r2, r3
 800ffbc:	4b12      	ldr	r3, [pc, #72]	; (8010008 <VL53L1_ReadMulti+0x68>)
 800ffbe:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800ffc0:	897b      	ldrh	r3, [r7, #10]
 800ffc2:	b2da      	uxtb	r2, r3
 800ffc4:	4b10      	ldr	r3, [pc, #64]	; (8010008 <VL53L1_ReadMulti+0x68>)
 800ffc6:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ffc8:	2202      	movs	r2, #2
 800ffca:	490f      	ldr	r1, [pc, #60]	; (8010008 <VL53L1_ReadMulti+0x68>)
 800ffcc:	68f8      	ldr	r0, [r7, #12]
 800ffce:	f7ff ff6f 	bl	800feb0 <_I2CWrite>
 800ffd2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ffd4:	693b      	ldr	r3, [r7, #16]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d002      	beq.n	800ffe0 <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ffda:	23f3      	movs	r3, #243	; 0xf3
 800ffdc:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ffde:	e00c      	b.n	800fffa <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	6879      	ldr	r1, [r7, #4]
 800ffe4:	68f8      	ldr	r0, [r7, #12]
 800ffe6:	f7ff ff82 	bl	800feee <_I2CRead>
 800ffea:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ffec:	693b      	ldr	r3, [r7, #16]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d002      	beq.n	800fff8 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800fff2:	23f3      	movs	r3, #243	; 0xf3
 800fff4:	75fb      	strb	r3, [r7, #23]
 800fff6:	e000      	b.n	800fffa <VL53L1_ReadMulti+0x5a>
    }
done:
 800fff8:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800fffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fffe:	4618      	mov	r0, r3
 8010000:	3718      	adds	r7, #24
 8010002:	46bd      	mov	sp, r7
 8010004:	bd80      	pop	{r7, pc}
 8010006:	bf00      	nop
 8010008:	200006c4 	.word	0x200006c4

0801000c <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 801000c:	b580      	push	{r7, lr}
 801000e:	b084      	sub	sp, #16
 8010010:	af00      	add	r7, sp, #0
 8010012:	6078      	str	r0, [r7, #4]
 8010014:	460b      	mov	r3, r1
 8010016:	807b      	strh	r3, [r7, #2]
 8010018:	4613      	mov	r3, r2
 801001a:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 801001c:	2300      	movs	r3, #0
 801001e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8010020:	887b      	ldrh	r3, [r7, #2]
 8010022:	0a1b      	lsrs	r3, r3, #8
 8010024:	b29b      	uxth	r3, r3
 8010026:	b2da      	uxtb	r2, r3
 8010028:	4b0c      	ldr	r3, [pc, #48]	; (801005c <VL53L1_WrByte+0x50>)
 801002a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 801002c:	887b      	ldrh	r3, [r7, #2]
 801002e:	b2da      	uxtb	r2, r3
 8010030:	4b0a      	ldr	r3, [pc, #40]	; (801005c <VL53L1_WrByte+0x50>)
 8010032:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8010034:	4a09      	ldr	r2, [pc, #36]	; (801005c <VL53L1_WrByte+0x50>)
 8010036:	787b      	ldrb	r3, [r7, #1]
 8010038:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 801003a:	2203      	movs	r2, #3
 801003c:	4907      	ldr	r1, [pc, #28]	; (801005c <VL53L1_WrByte+0x50>)
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f7ff ff36 	bl	800feb0 <_I2CWrite>
 8010044:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8010046:	68bb      	ldr	r3, [r7, #8]
 8010048:	2b00      	cmp	r3, #0
 801004a:	d001      	beq.n	8010050 <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 801004c:	23f3      	movs	r3, #243	; 0xf3
 801004e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8010050:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010054:	4618      	mov	r0, r3
 8010056:	3710      	adds	r7, #16
 8010058:	46bd      	mov	sp, r7
 801005a:	bd80      	pop	{r7, pc}
 801005c:	200006c4 	.word	0x200006c4

08010060 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8010060:	b580      	push	{r7, lr}
 8010062:	b086      	sub	sp, #24
 8010064:	af00      	add	r7, sp, #0
 8010066:	60f8      	str	r0, [r7, #12]
 8010068:	460b      	mov	r3, r1
 801006a:	607a      	str	r2, [r7, #4]
 801006c:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 801006e:	2300      	movs	r3, #0
 8010070:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8010072:	897b      	ldrh	r3, [r7, #10]
 8010074:	0a1b      	lsrs	r3, r3, #8
 8010076:	b29b      	uxth	r3, r3
 8010078:	b2da      	uxtb	r2, r3
 801007a:	4b12      	ldr	r3, [pc, #72]	; (80100c4 <VL53L1_RdByte+0x64>)
 801007c:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 801007e:	897b      	ldrh	r3, [r7, #10]
 8010080:	b2da      	uxtb	r2, r3
 8010082:	4b10      	ldr	r3, [pc, #64]	; (80100c4 <VL53L1_RdByte+0x64>)
 8010084:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8010086:	2202      	movs	r2, #2
 8010088:	490e      	ldr	r1, [pc, #56]	; (80100c4 <VL53L1_RdByte+0x64>)
 801008a:	68f8      	ldr	r0, [r7, #12]
 801008c:	f7ff ff10 	bl	800feb0 <_I2CWrite>
 8010090:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8010092:	693b      	ldr	r3, [r7, #16]
 8010094:	2b00      	cmp	r3, #0
 8010096:	d002      	beq.n	801009e <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8010098:	23f3      	movs	r3, #243	; 0xf3
 801009a:	75fb      	strb	r3, [r7, #23]
        goto done;
 801009c:	e00c      	b.n	80100b8 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 801009e:	2201      	movs	r2, #1
 80100a0:	6879      	ldr	r1, [r7, #4]
 80100a2:	68f8      	ldr	r0, [r7, #12]
 80100a4:	f7ff ff23 	bl	800feee <_I2CRead>
 80100a8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80100aa:	693b      	ldr	r3, [r7, #16]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d002      	beq.n	80100b6 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80100b0:	23f3      	movs	r3, #243	; 0xf3
 80100b2:	75fb      	strb	r3, [r7, #23]
 80100b4:	e000      	b.n	80100b8 <VL53L1_RdByte+0x58>
    }
done:
 80100b6:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 80100b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80100bc:	4618      	mov	r0, r3
 80100be:	3718      	adds	r7, #24
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}
 80100c4:	200006c4 	.word	0x200006c4

080100c8 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b086      	sub	sp, #24
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	60f8      	str	r0, [r7, #12]
 80100d0:	460b      	mov	r3, r1
 80100d2:	607a      	str	r2, [r7, #4]
 80100d4:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80100d6:	2300      	movs	r3, #0
 80100d8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80100da:	897b      	ldrh	r3, [r7, #10]
 80100dc:	0a1b      	lsrs	r3, r3, #8
 80100de:	b29b      	uxth	r3, r3
 80100e0:	b2da      	uxtb	r2, r3
 80100e2:	4b18      	ldr	r3, [pc, #96]	; (8010144 <VL53L1_RdWord+0x7c>)
 80100e4:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 80100e6:	897b      	ldrh	r3, [r7, #10]
 80100e8:	b2da      	uxtb	r2, r3
 80100ea:	4b16      	ldr	r3, [pc, #88]	; (8010144 <VL53L1_RdWord+0x7c>)
 80100ec:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80100ee:	2202      	movs	r2, #2
 80100f0:	4914      	ldr	r1, [pc, #80]	; (8010144 <VL53L1_RdWord+0x7c>)
 80100f2:	68f8      	ldr	r0, [r7, #12]
 80100f4:	f7ff fedc 	bl	800feb0 <_I2CWrite>
 80100f8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80100fa:	693b      	ldr	r3, [r7, #16]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d002      	beq.n	8010106 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8010100:	23f3      	movs	r3, #243	; 0xf3
 8010102:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010104:	e017      	b.n	8010136 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8010106:	2202      	movs	r2, #2
 8010108:	490e      	ldr	r1, [pc, #56]	; (8010144 <VL53L1_RdWord+0x7c>)
 801010a:	68f8      	ldr	r0, [r7, #12]
 801010c:	f7ff feef 	bl	800feee <_I2CRead>
 8010110:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010112:	693b      	ldr	r3, [r7, #16]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d002      	beq.n	801011e <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8010118:	23f3      	movs	r3, #243	; 0xf3
 801011a:	75fb      	strb	r3, [r7, #23]
        goto done;
 801011c:	e00b      	b.n	8010136 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801011e:	4b09      	ldr	r3, [pc, #36]	; (8010144 <VL53L1_RdWord+0x7c>)
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	b29b      	uxth	r3, r3
 8010124:	021b      	lsls	r3, r3, #8
 8010126:	b29a      	uxth	r2, r3
 8010128:	4b06      	ldr	r3, [pc, #24]	; (8010144 <VL53L1_RdWord+0x7c>)
 801012a:	785b      	ldrb	r3, [r3, #1]
 801012c:	b29b      	uxth	r3, r3
 801012e:	4413      	add	r3, r2
 8010130:	b29a      	uxth	r2, r3
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 8010136:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801013a:	4618      	mov	r0, r3
 801013c:	3718      	adds	r7, #24
 801013e:	46bd      	mov	sp, r7
 8010140:	bd80      	pop	{r7, pc}
 8010142:	bf00      	nop
 8010144:	200006c4 	.word	0x200006c4

08010148 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 8010148:	b480      	push	{r7}
 801014a:	b085      	sub	sp, #20
 801014c:	af00      	add	r7, sp, #0
 801014e:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 8010150:	2300      	movs	r3, #0
 8010152:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	2200      	movs	r2, #0
 8010158:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 801015a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801015e:	4618      	mov	r0, r3
 8010160:	3714      	adds	r7, #20
 8010162:	46bd      	mov	sp, r7
 8010164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010168:	4770      	bx	lr

0801016a <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 801016a:	b580      	push	{r7, lr}
 801016c:	b082      	sub	sp, #8
 801016e:	af00      	add	r7, sp, #0
 8010170:	6078      	str	r0, [r7, #4]
 8010172:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	4618      	mov	r0, r3
 8010178:	f7f3 fcda 	bl	8003b30 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 801017c:	2300      	movs	r3, #0
}
 801017e:	4618      	mov	r0, r3
 8010180:	3708      	adds	r7, #8
 8010182:	46bd      	mov	sp, r7
 8010184:	bd80      	pop	{r7, pc}
	...

08010188 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 8010188:	b580      	push	{r7, lr}
 801018a:	b082      	sub	sp, #8
 801018c:	af00      	add	r7, sp, #0
 801018e:	6078      	str	r0, [r7, #4]
 8010190:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 8010192:	683b      	ldr	r3, [r7, #0]
 8010194:	4a06      	ldr	r2, [pc, #24]	; (80101b0 <VL53L1_WaitUs+0x28>)
 8010196:	fb82 1203 	smull	r1, r2, r2, r3
 801019a:	1192      	asrs	r2, r2, #6
 801019c:	17db      	asrs	r3, r3, #31
 801019e:	1ad3      	subs	r3, r2, r3
 80101a0:	4618      	mov	r0, r3
 80101a2:	f7f3 fcc5 	bl	8003b30 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 80101a6:	2300      	movs	r3, #0
}
 80101a8:	4618      	mov	r0, r3
 80101aa:	3708      	adds	r7, #8
 80101ac:	46bd      	mov	sp, r7
 80101ae:	bd80      	pop	{r7, pc}
 80101b0:	10624dd3 	.word	0x10624dd3

080101b4 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 80101b4:	b590      	push	{r4, r7, lr}
 80101b6:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 80101ba:	af00      	add	r7, sp, #0
 80101bc:	f107 040c 	add.w	r4, r7, #12
 80101c0:	6020      	str	r0, [r4, #0]
 80101c2:	f107 0008 	add.w	r0, r7, #8
 80101c6:	6001      	str	r1, [r0, #0]
 80101c8:	4619      	mov	r1, r3
 80101ca:	1dbb      	adds	r3, r7, #6
 80101cc:	801a      	strh	r2, [r3, #0]
 80101ce:	1d7b      	adds	r3, r7, #5
 80101d0:	460a      	mov	r2, r1
 80101d2:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 80101d4:	2300      	movs	r3, #0
 80101d6:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 80101da:	2300      	movs	r3, #0
 80101dc:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 80101e0:	2300      	movs	r3, #0
 80101e2:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 80101e6:	2300      	movs	r3, #0
 80101e8:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 80101ec:	2300      	movs	r3, #0
 80101ee:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 80101f2:	2300      	movs	r3, #0
 80101f4:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 80101f8:	f107 0310 	add.w	r3, r7, #16
 80101fc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8010200:	4935      	ldr	r1, [pc, #212]	; (80102d8 <VL53L1_WaitValueMaskEx+0x124>)
 8010202:	4618      	mov	r0, r3
 8010204:	f000 fa62 	bl	80106cc <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 8010208:	f507 7306 	add.w	r3, r7, #536	; 0x218
 801020c:	4618      	mov	r0, r3
 801020e:	f7ff ff9b 	bl	8010148 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8010212:	e03f      	b.n	8010294 <VL53L1_WaitValueMaskEx+0xe0>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 8010214:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8010218:	2b00      	cmp	r3, #0
 801021a:	d10b      	bne.n	8010234 <VL53L1_WaitValueMaskEx+0x80>
			status = VL53L1_RdByte(
 801021c:	f207 2213 	addw	r2, r7, #531	; 0x213
 8010220:	1dbb      	adds	r3, r7, #6
 8010222:	8819      	ldrh	r1, [r3, #0]
 8010224:	f107 030c 	add.w	r3, r7, #12
 8010228:	6818      	ldr	r0, [r3, #0]
 801022a:	f7ff ff19 	bl	8010060 <VL53L1_RdByte>
 801022e:	4603      	mov	r3, r0
 8010230:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 8010234:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 8010238:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 801023c:	4013      	ands	r3, r2
 801023e:	b2db      	uxtb	r3, r3
 8010240:	1d7a      	adds	r2, r7, #5
 8010242:	7812      	ldrb	r2, [r2, #0]
 8010244:	429a      	cmp	r2, r3
 8010246:	d102      	bne.n	801024e <VL53L1_WaitValueMaskEx+0x9a>
			found = 1;
 8010248:	2301      	movs	r3, #1
 801024a:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 801024e:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8010252:	2b00      	cmp	r3, #0
 8010254:	d112      	bne.n	801027c <VL53L1_WaitValueMaskEx+0xc8>
 8010256:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 801025a:	2b00      	cmp	r3, #0
 801025c:	d10e      	bne.n	801027c <VL53L1_WaitValueMaskEx+0xc8>
			found == 0 &&
 801025e:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 8010262:	2b00      	cmp	r3, #0
 8010264:	d00a      	beq.n	801027c <VL53L1_WaitValueMaskEx+0xc8>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 8010266:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 801026a:	f107 030c 	add.w	r3, r7, #12
 801026e:	4611      	mov	r1, r2
 8010270:	6818      	ldr	r0, [r3, #0]
 8010272:	f7ff ff7a 	bl	801016a <VL53L1_WaitMs>
 8010276:	4603      	mov	r3, r0
 8010278:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 801027c:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8010280:	4618      	mov	r0, r3
 8010282:	f7ff ff61 	bl	8010148 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 8010286:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 801028a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 801028e:	1ad3      	subs	r3, r2, r3
 8010290:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 8010294:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 8010298:	2b00      	cmp	r3, #0
 801029a:	d10a      	bne.n	80102b2 <VL53L1_WaitValueMaskEx+0xfe>
 801029c:	f107 0308 	add.w	r3, r7, #8
 80102a0:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	429a      	cmp	r2, r3
 80102a8:	d203      	bcs.n	80102b2 <VL53L1_WaitValueMaskEx+0xfe>
		   (polling_time_ms < timeout_ms) &&
 80102aa:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d0b0      	beq.n	8010214 <VL53L1_WaitValueMaskEx+0x60>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 80102b2:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d106      	bne.n	80102c8 <VL53L1_WaitValueMaskEx+0x114>
 80102ba:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d102      	bne.n	80102c8 <VL53L1_WaitValueMaskEx+0x114>
		status = VL53L1_ERROR_TIME_OUT;
 80102c2:	23f9      	movs	r3, #249	; 0xf9
 80102c4:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 80102c8:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 80102cc:	4618      	mov	r0, r3
 80102ce:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 80102d2:	46bd      	mov	sp, r7
 80102d4:	bd90      	pop	{r4, r7, pc}
 80102d6:	bf00      	nop
 80102d8:	08010988 	.word	0x08010988

080102dc <DC_MOTOR_Init>:
#include "../DC_MOTOR/DC_MOTOR.h"
#include "../DC_MOTOR/DC_MOTOR_cfg.h"
#include "../Core/Inc/main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b0a4      	sub	sp, #144	; 0x90
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	4603      	mov	r3, r0
 80102e4:	71fb      	strb	r3, [r7, #7]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80102e6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80102ea:	2200      	movs	r2, #0
 80102ec:	601a      	str	r2, [r3, #0]
 80102ee:	605a      	str	r2, [r3, #4]
 80102f0:	609a      	str	r2, [r3, #8]
 80102f2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80102f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80102f8:	2200      	movs	r2, #0
 80102fa:	601a      	str	r2, [r3, #0]
 80102fc:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80102fe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8010302:	2200      	movs	r2, #0
 8010304:	601a      	str	r2, [r3, #0]
 8010306:	605a      	str	r2, [r3, #4]
 8010308:	609a      	str	r2, [r3, #8]
 801030a:	60da      	str	r2, [r3, #12]
 801030c:	611a      	str	r2, [r3, #16]
 801030e:	615a      	str	r2, [r3, #20]
 8010310:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 8010312:	2300      	movs	r3, #0
 8010314:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t ARR_Value = 0;
 8010318:	2300      	movs	r3, #0
 801031a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint8_t i = 0;
 801031e:	2300      	movs	r3, #0
 8010320:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b


	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8010324:	2301      	movs	r3, #1
 8010326:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 801032a:	2300      	movs	r3, #0
 801032c:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8010330:	e009      	b.n	8010346 <DC_MOTOR_Init+0x6a>
	{
		ARR_Value *= 2;
 8010332:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010336:	005b      	lsls	r3, r3, #1
 8010338:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 801033c:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8010340:	3301      	adds	r3, #1
 8010342:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
 8010346:	79fa      	ldrb	r2, [r7, #7]
 8010348:	494d      	ldr	r1, [pc, #308]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 801034a:	4613      	mov	r3, r2
 801034c:	009b      	lsls	r3, r3, #2
 801034e:	4413      	add	r3, r2
 8010350:	009b      	lsls	r3, r3, #2
 8010352:	440b      	add	r3, r1
 8010354:	3310      	adds	r3, #16
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	f897 208b 	ldrb.w	r2, [r7, #139]	; 0x8b
 801035c:	429a      	cmp	r2, r3
 801035e:	d3e8      	bcc.n	8010332 <DC_MOTOR_Init+0x56>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8010360:	79fa      	ldrb	r2, [r7, #7]
 8010362:	4947      	ldr	r1, [pc, #284]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 8010364:	4613      	mov	r3, r2
 8010366:	009b      	lsls	r3, r3, #2
 8010368:	4413      	add	r3, r2
 801036a:	009b      	lsls	r3, r3, #2
 801036c:	440b      	add	r3, r1
 801036e:	3308      	adds	r3, #8
 8010370:	881b      	ldrh	r3, [r3, #0]
 8010372:	461a      	mov	r2, r3
 8010374:	4b43      	ldr	r3, [pc, #268]	; (8010484 <DC_MOTOR_Init+0x1a8>)
 8010376:	fb03 f302 	mul.w	r3, r3, r2
 801037a:	4618      	mov	r0, r3
 801037c:	79fa      	ldrb	r2, [r7, #7]
 801037e:	4940      	ldr	r1, [pc, #256]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 8010380:	4613      	mov	r3, r2
 8010382:	009b      	lsls	r3, r3, #2
 8010384:	4413      	add	r3, r2
 8010386:	009b      	lsls	r3, r3, #2
 8010388:	440b      	add	r3, r1
 801038a:	330c      	adds	r3, #12
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8010392:	fb02 f303 	mul.w	r3, r2, r3
 8010396:	fbb0 f3f3 	udiv	r3, r0, r3
 801039a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PSC_Value--;
 801039e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80103a2:	3b01      	subs	r3, #1
 80103a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ARR_Value -= 2;
 80103a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80103ac:	3b02      	subs	r3, #2
 80103ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 80103b2:	79fa      	ldrb	r2, [r7, #7]
 80103b4:	4932      	ldr	r1, [pc, #200]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 80103b6:	4613      	mov	r3, r2
 80103b8:	009b      	lsls	r3, r3, #2
 80103ba:	4413      	add	r3, r2
 80103bc:	009b      	lsls	r3, r3, #2
 80103be:	440b      	add	r3, r1
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	60bb      	str	r3, [r7, #8]
	htim.Init.Prescaler = PSC_Value;
 80103c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80103c8:	60fb      	str	r3, [r7, #12]
	htim.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80103ca:	2360      	movs	r3, #96	; 0x60
 80103cc:	613b      	str	r3, [r7, #16]
	htim.Init.Period = ARR_Value;
 80103ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80103d2:	617b      	str	r3, [r7, #20]
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80103d4:	2300      	movs	r3, #0
 80103d6:	61bb      	str	r3, [r7, #24]
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80103d8:	2380      	movs	r3, #128	; 0x80
 80103da:	623b      	str	r3, [r7, #32]
	HAL_TIM_Base_Init(&htim);
 80103dc:	f107 0308 	add.w	r3, r7, #8
 80103e0:	4618      	mov	r0, r3
 80103e2:	f7f7 fb89 	bl	8007af8 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80103e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80103ea:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 80103ec:	f107 0274 	add.w	r2, r7, #116	; 0x74
 80103f0:	f107 0308 	add.w	r3, r7, #8
 80103f4:	4611      	mov	r1, r2
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7f8 fc34 	bl	8008c64 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 80103fc:	f107 0308 	add.w	r3, r7, #8
 8010400:	4618      	mov	r0, r3
 8010402:	f7f7 fd2f 	bl	8007e64 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010406:	2300      	movs	r3, #0
 8010408:	66fb      	str	r3, [r7, #108]	; 0x6c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801040a:	2300      	movs	r3, #0
 801040c:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 801040e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8010412:	f107 0308 	add.w	r3, r7, #8
 8010416:	4611      	mov	r1, r2
 8010418:	4618      	mov	r0, r3
 801041a:	f7f9 fbc3 	bl	8009ba4 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801041e:	2360      	movs	r3, #96	; 0x60
 8010420:	653b      	str	r3, [r7, #80]	; 0x50
	sConfigOC.Pulse = 0;
 8010422:	2300      	movs	r3, #0
 8010424:	657b      	str	r3, [r7, #84]	; 0x54
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8010426:	2300      	movs	r3, #0
 8010428:	65bb      	str	r3, [r7, #88]	; 0x58
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801042a:	2300      	movs	r3, #0
 801042c:	663b      	str	r3, [r7, #96]	; 0x60
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 801042e:	79fa      	ldrb	r2, [r7, #7]
 8010430:	4913      	ldr	r1, [pc, #76]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 8010432:	4613      	mov	r3, r2
 8010434:	009b      	lsls	r3, r3, #2
 8010436:	4413      	add	r3, r2
 8010438:	009b      	lsls	r3, r3, #2
 801043a:	440b      	add	r3, r1
 801043c:	3304      	adds	r3, #4
 801043e:	681a      	ldr	r2, [r3, #0]
 8010440:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010444:	f107 0308 	add.w	r3, r7, #8
 8010448:	4618      	mov	r0, r3
 801044a:	f7f8 fa33 	bl	80088b4 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 801044e:	f107 0308 	add.w	r3, r7, #8
 8010452:	4618      	mov	r0, r3
 8010454:	f7f3 f8e8 	bl	8003628 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 8010458:	79fa      	ldrb	r2, [r7, #7]
 801045a:	4909      	ldr	r1, [pc, #36]	; (8010480 <DC_MOTOR_Init+0x1a4>)
 801045c:	4613      	mov	r3, r2
 801045e:	009b      	lsls	r3, r3, #2
 8010460:	4413      	add	r3, r2
 8010462:	009b      	lsls	r3, r3, #2
 8010464:	440b      	add	r3, r1
 8010466:	3304      	adds	r3, #4
 8010468:	681a      	ldr	r2, [r3, #0]
 801046a:	f107 0308 	add.w	r3, r7, #8
 801046e:	4611      	mov	r1, r2
 8010470:	4618      	mov	r0, r3
 8010472:	f7f7 fde7 	bl	8008044 <HAL_TIM_PWM_Start>
}
 8010476:	bf00      	nop
 8010478:	3790      	adds	r7, #144	; 0x90
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	080109cc 	.word	0x080109cc
 8010484:	000f4240 	.word	0x000f4240

08010488 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8010488:	b480      	push	{r7}
 801048a:	b083      	sub	sp, #12
 801048c:	af00      	add	r7, sp, #0
 801048e:	4603      	mov	r3, r0
 8010490:	460a      	mov	r2, r1
 8010492:	71fb      	strb	r3, [r7, #7]
 8010494:	4613      	mov	r3, r2
 8010496:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8010498:	79fa      	ldrb	r2, [r7, #7]
 801049a:	4928      	ldr	r1, [pc, #160]	; (801053c <DC_MOTOR_Start+0xb4>)
 801049c:	4613      	mov	r3, r2
 801049e:	009b      	lsls	r3, r3, #2
 80104a0:	4413      	add	r3, r2
 80104a2:	009b      	lsls	r3, r3, #2
 80104a4:	440b      	add	r3, r1
 80104a6:	3304      	adds	r3, #4
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d10a      	bne.n	80104c4 <DC_MOTOR_Start+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 80104ae:	79fa      	ldrb	r2, [r7, #7]
 80104b0:	4922      	ldr	r1, [pc, #136]	; (801053c <DC_MOTOR_Start+0xb4>)
 80104b2:	4613      	mov	r3, r2
 80104b4:	009b      	lsls	r3, r3, #2
 80104b6:	4413      	add	r3, r2
 80104b8:	009b      	lsls	r3, r3, #2
 80104ba:	440b      	add	r3, r1
 80104bc:	681b      	ldr	r3, [r3, #0]
 80104be:	88ba      	ldrh	r2, [r7, #4]
 80104c0:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 80104c2:	e035      	b.n	8010530 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 80104c4:	79fa      	ldrb	r2, [r7, #7]
 80104c6:	491d      	ldr	r1, [pc, #116]	; (801053c <DC_MOTOR_Start+0xb4>)
 80104c8:	4613      	mov	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4413      	add	r3, r2
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	440b      	add	r3, r1
 80104d2:	3304      	adds	r3, #4
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	2b04      	cmp	r3, #4
 80104d8:	d10a      	bne.n	80104f0 <DC_MOTOR_Start+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80104da:	79fa      	ldrb	r2, [r7, #7]
 80104dc:	4917      	ldr	r1, [pc, #92]	; (801053c <DC_MOTOR_Start+0xb4>)
 80104de:	4613      	mov	r3, r2
 80104e0:	009b      	lsls	r3, r3, #2
 80104e2:	4413      	add	r3, r2
 80104e4:	009b      	lsls	r3, r3, #2
 80104e6:	440b      	add	r3, r1
 80104e8:	681b      	ldr	r3, [r3, #0]
 80104ea:	88ba      	ldrh	r2, [r7, #4]
 80104ec:	639a      	str	r2, [r3, #56]	; 0x38
}
 80104ee:	e01f      	b.n	8010530 <DC_MOTOR_Start+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80104f0:	79fa      	ldrb	r2, [r7, #7]
 80104f2:	4912      	ldr	r1, [pc, #72]	; (801053c <DC_MOTOR_Start+0xb4>)
 80104f4:	4613      	mov	r3, r2
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	4413      	add	r3, r2
 80104fa:	009b      	lsls	r3, r3, #2
 80104fc:	440b      	add	r3, r1
 80104fe:	3304      	adds	r3, #4
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	2b08      	cmp	r3, #8
 8010504:	d10a      	bne.n	801051c <DC_MOTOR_Start+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8010506:	79fa      	ldrb	r2, [r7, #7]
 8010508:	490c      	ldr	r1, [pc, #48]	; (801053c <DC_MOTOR_Start+0xb4>)
 801050a:	4613      	mov	r3, r2
 801050c:	009b      	lsls	r3, r3, #2
 801050e:	4413      	add	r3, r2
 8010510:	009b      	lsls	r3, r3, #2
 8010512:	440b      	add	r3, r1
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	88ba      	ldrh	r2, [r7, #4]
 8010518:	63da      	str	r2, [r3, #60]	; 0x3c
}
 801051a:	e009      	b.n	8010530 <DC_MOTOR_Start+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 801051c:	79fa      	ldrb	r2, [r7, #7]
 801051e:	4907      	ldr	r1, [pc, #28]	; (801053c <DC_MOTOR_Start+0xb4>)
 8010520:	4613      	mov	r3, r2
 8010522:	009b      	lsls	r3, r3, #2
 8010524:	4413      	add	r3, r2
 8010526:	009b      	lsls	r3, r3, #2
 8010528:	440b      	add	r3, r1
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	88ba      	ldrh	r2, [r7, #4]
 801052e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8010530:	bf00      	nop
 8010532:	370c      	adds	r7, #12
 8010534:	46bd      	mov	sp, r7
 8010536:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053a:	4770      	bx	lr
 801053c:	080109cc 	.word	0x080109cc

08010540 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8010540:	b480      	push	{r7}
 8010542:	b083      	sub	sp, #12
 8010544:	af00      	add	r7, sp, #0
 8010546:	4603      	mov	r3, r0
 8010548:	460a      	mov	r2, r1
 801054a:	71fb      	strb	r3, [r7, #7]
 801054c:	4613      	mov	r3, r2
 801054e:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	//1023 MAX
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8010550:	79fa      	ldrb	r2, [r7, #7]
 8010552:	4928      	ldr	r1, [pc, #160]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 8010554:	4613      	mov	r3, r2
 8010556:	009b      	lsls	r3, r3, #2
 8010558:	4413      	add	r3, r2
 801055a:	009b      	lsls	r3, r3, #2
 801055c:	440b      	add	r3, r1
 801055e:	3304      	adds	r3, #4
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	2b00      	cmp	r3, #0
 8010564:	d10a      	bne.n	801057c <DC_MOTOR_Set_Speed+0x3c>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8010566:	79fa      	ldrb	r2, [r7, #7]
 8010568:	4922      	ldr	r1, [pc, #136]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 801056a:	4613      	mov	r3, r2
 801056c:	009b      	lsls	r3, r3, #2
 801056e:	4413      	add	r3, r2
 8010570:	009b      	lsls	r3, r3, #2
 8010572:	440b      	add	r3, r1
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	88ba      	ldrh	r2, [r7, #4]
 8010578:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 801057a:	e035      	b.n	80105e8 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 801057c:	79fa      	ldrb	r2, [r7, #7]
 801057e:	491d      	ldr	r1, [pc, #116]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 8010580:	4613      	mov	r3, r2
 8010582:	009b      	lsls	r3, r3, #2
 8010584:	4413      	add	r3, r2
 8010586:	009b      	lsls	r3, r3, #2
 8010588:	440b      	add	r3, r1
 801058a:	3304      	adds	r3, #4
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	2b04      	cmp	r3, #4
 8010590:	d10a      	bne.n	80105a8 <DC_MOTOR_Set_Speed+0x68>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8010592:	79fa      	ldrb	r2, [r7, #7]
 8010594:	4917      	ldr	r1, [pc, #92]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 8010596:	4613      	mov	r3, r2
 8010598:	009b      	lsls	r3, r3, #2
 801059a:	4413      	add	r3, r2
 801059c:	009b      	lsls	r3, r3, #2
 801059e:	440b      	add	r3, r1
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	88ba      	ldrh	r2, [r7, #4]
 80105a4:	639a      	str	r2, [r3, #56]	; 0x38
}
 80105a6:	e01f      	b.n	80105e8 <DC_MOTOR_Set_Speed+0xa8>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80105a8:	79fa      	ldrb	r2, [r7, #7]
 80105aa:	4912      	ldr	r1, [pc, #72]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 80105ac:	4613      	mov	r3, r2
 80105ae:	009b      	lsls	r3, r3, #2
 80105b0:	4413      	add	r3, r2
 80105b2:	009b      	lsls	r3, r3, #2
 80105b4:	440b      	add	r3, r1
 80105b6:	3304      	adds	r3, #4
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	2b08      	cmp	r3, #8
 80105bc:	d10a      	bne.n	80105d4 <DC_MOTOR_Set_Speed+0x94>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 80105be:	79fa      	ldrb	r2, [r7, #7]
 80105c0:	490c      	ldr	r1, [pc, #48]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 80105c2:	4613      	mov	r3, r2
 80105c4:	009b      	lsls	r3, r3, #2
 80105c6:	4413      	add	r3, r2
 80105c8:	009b      	lsls	r3, r3, #2
 80105ca:	440b      	add	r3, r1
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	88ba      	ldrh	r2, [r7, #4]
 80105d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80105d2:	e009      	b.n	80105e8 <DC_MOTOR_Set_Speed+0xa8>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 80105d4:	79fa      	ldrb	r2, [r7, #7]
 80105d6:	4907      	ldr	r1, [pc, #28]	; (80105f4 <DC_MOTOR_Set_Speed+0xb4>)
 80105d8:	4613      	mov	r3, r2
 80105da:	009b      	lsls	r3, r3, #2
 80105dc:	4413      	add	r3, r2
 80105de:	009b      	lsls	r3, r3, #2
 80105e0:	440b      	add	r3, r1
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	88ba      	ldrh	r2, [r7, #4]
 80105e6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80105e8:	bf00      	nop
 80105ea:	370c      	adds	r7, #12
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr
 80105f4:	080109cc 	.word	0x080109cc

080105f8 <DWT_Delay_Init>:

#include "DWT_Delay.h"


uint32_t DWT_Delay_Init(void)
{
 80105f8:	b480      	push	{r7}
 80105fa:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80105fc:	4b14      	ldr	r3, [pc, #80]	; (8010650 <DWT_Delay_Init+0x58>)
 80105fe:	68db      	ldr	r3, [r3, #12]
 8010600:	4a13      	ldr	r2, [pc, #76]	; (8010650 <DWT_Delay_Init+0x58>)
 8010602:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8010606:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8010608:	4b11      	ldr	r3, [pc, #68]	; (8010650 <DWT_Delay_Init+0x58>)
 801060a:	68db      	ldr	r3, [r3, #12]
 801060c:	4a10      	ldr	r2, [pc, #64]	; (8010650 <DWT_Delay_Init+0x58>)
 801060e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010612:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8010614:	4b0f      	ldr	r3, [pc, #60]	; (8010654 <DWT_Delay_Init+0x5c>)
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	4a0e      	ldr	r2, [pc, #56]	; (8010654 <DWT_Delay_Init+0x5c>)
 801061a:	f023 0301 	bic.w	r3, r3, #1
 801061e:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8010620:	4b0c      	ldr	r3, [pc, #48]	; (8010654 <DWT_Delay_Init+0x5c>)
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	4a0b      	ldr	r2, [pc, #44]	; (8010654 <DWT_Delay_Init+0x5c>)
 8010626:	f043 0301 	orr.w	r3, r3, #1
 801062a:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 801062c:	4b09      	ldr	r3, [pc, #36]	; (8010654 <DWT_Delay_Init+0x5c>)
 801062e:	2200      	movs	r2, #0
 8010630:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8010632:	bf00      	nop
    __ASM volatile ("NOP");
 8010634:	bf00      	nop
    __ASM volatile ("NOP");
 8010636:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8010638:	4b06      	ldr	r3, [pc, #24]	; (8010654 <DWT_Delay_Init+0x5c>)
 801063a:	685b      	ldr	r3, [r3, #4]
 801063c:	2b00      	cmp	r3, #0
 801063e:	d001      	beq.n	8010644 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8010640:	2300      	movs	r3, #0
 8010642:	e000      	b.n	8010646 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8010644:	2301      	movs	r3, #1
    }
}
 8010646:	4618      	mov	r0, r3
 8010648:	46bd      	mov	sp, r7
 801064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064e:	4770      	bx	lr
 8010650:	e000edf0 	.word	0xe000edf0
 8010654:	e0001000 	.word	0xe0001000

08010658 <__libc_init_array>:
 8010658:	b570      	push	{r4, r5, r6, lr}
 801065a:	4d0d      	ldr	r5, [pc, #52]	; (8010690 <__libc_init_array+0x38>)
 801065c:	4c0d      	ldr	r4, [pc, #52]	; (8010694 <__libc_init_array+0x3c>)
 801065e:	1b64      	subs	r4, r4, r5
 8010660:	10a4      	asrs	r4, r4, #2
 8010662:	2600      	movs	r6, #0
 8010664:	42a6      	cmp	r6, r4
 8010666:	d109      	bne.n	801067c <__libc_init_array+0x24>
 8010668:	4d0b      	ldr	r5, [pc, #44]	; (8010698 <__libc_init_array+0x40>)
 801066a:	4c0c      	ldr	r4, [pc, #48]	; (801069c <__libc_init_array+0x44>)
 801066c:	f000 f842 	bl	80106f4 <_init>
 8010670:	1b64      	subs	r4, r4, r5
 8010672:	10a4      	asrs	r4, r4, #2
 8010674:	2600      	movs	r6, #0
 8010676:	42a6      	cmp	r6, r4
 8010678:	d105      	bne.n	8010686 <__libc_init_array+0x2e>
 801067a:	bd70      	pop	{r4, r5, r6, pc}
 801067c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010680:	4798      	blx	r3
 8010682:	3601      	adds	r6, #1
 8010684:	e7ee      	b.n	8010664 <__libc_init_array+0xc>
 8010686:	f855 3b04 	ldr.w	r3, [r5], #4
 801068a:	4798      	blx	r3
 801068c:	3601      	adds	r6, #1
 801068e:	e7f2      	b.n	8010676 <__libc_init_array+0x1e>
 8010690:	080109fc 	.word	0x080109fc
 8010694:	080109fc 	.word	0x080109fc
 8010698:	080109fc 	.word	0x080109fc
 801069c:	08010a00 	.word	0x08010a00

080106a0 <memcpy>:
 80106a0:	440a      	add	r2, r1
 80106a2:	4291      	cmp	r1, r2
 80106a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80106a8:	d100      	bne.n	80106ac <memcpy+0xc>
 80106aa:	4770      	bx	lr
 80106ac:	b510      	push	{r4, lr}
 80106ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80106b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80106b6:	4291      	cmp	r1, r2
 80106b8:	d1f9      	bne.n	80106ae <memcpy+0xe>
 80106ba:	bd10      	pop	{r4, pc}

080106bc <memset>:
 80106bc:	4402      	add	r2, r0
 80106be:	4603      	mov	r3, r0
 80106c0:	4293      	cmp	r3, r2
 80106c2:	d100      	bne.n	80106c6 <memset+0xa>
 80106c4:	4770      	bx	lr
 80106c6:	f803 1b01 	strb.w	r1, [r3], #1
 80106ca:	e7f9      	b.n	80106c0 <memset+0x4>

080106cc <strncpy>:
 80106cc:	b510      	push	{r4, lr}
 80106ce:	3901      	subs	r1, #1
 80106d0:	4603      	mov	r3, r0
 80106d2:	b132      	cbz	r2, 80106e2 <strncpy+0x16>
 80106d4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80106d8:	f803 4b01 	strb.w	r4, [r3], #1
 80106dc:	3a01      	subs	r2, #1
 80106de:	2c00      	cmp	r4, #0
 80106e0:	d1f7      	bne.n	80106d2 <strncpy+0x6>
 80106e2:	441a      	add	r2, r3
 80106e4:	2100      	movs	r1, #0
 80106e6:	4293      	cmp	r3, r2
 80106e8:	d100      	bne.n	80106ec <strncpy+0x20>
 80106ea:	bd10      	pop	{r4, pc}
 80106ec:	f803 1b01 	strb.w	r1, [r3], #1
 80106f0:	e7f9      	b.n	80106e6 <strncpy+0x1a>
	...

080106f4 <_init>:
 80106f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106f6:	bf00      	nop
 80106f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80106fa:	bc08      	pop	{r3}
 80106fc:	469e      	mov	lr, r3
 80106fe:	4770      	bx	lr

08010700 <_fini>:
 8010700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010702:	bf00      	nop
 8010704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010706:	bc08      	pop	{r3}
 8010708:	469e      	mov	lr, r3
 801070a:	4770      	bx	lr
