# 4位全加器

Vivado文件

## 设计文件 adder4.v

```
module adder4(
    output [3:0] sum,
    output cout,
    input [3:0] ina,
    input [3:0] inb,
    input cin
    );
    assign {cout,sum}=ina+inb+cin;
endmodule
```

## 仿真文件 adder4_tb.v

```
`timescale 1ns/1ps 
module adder_tp;                     //测试模块的名字 
    reg[3:0] a,b;                        //测试输入信号定义为 reg型 
    reg cin; 
    wire[3:0] sum;                       //测试输出信号定义为wire型 
    wire cout; 
    integer i,j; 
    adder4 adder(sum,cout,a,b,cin);  //调用测试对象 
    always #5 cin=~cin;                  //设定 cin的取值 
        initial 
        begin 
            a=0;b=0;cin=0; 
            for(i=1;i<16;i=i+1) 
            #10   a=i;                           //设定 a的取值 
        end
        initial 
        begin 
            for(j=1;j<16;j=j+1) 
            #10   b=j;                               //设定b 的取值 
        end 
        initial                                  //定义结果显示格式 
        begin 
            $monitor($time,,,"%d + %d + %b={%b,%d}",a,b,cin,cout,sum); 
            #160  $finish; 
        end 
 endmodule 
```

![image-20200630163931812](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630163931812.png)

## 管脚约束

输入管脚6号没使用，担心有问题

```
set_property IOSTANDARD LVCMOS33 [get_ports {ina[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ina[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ina[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ina[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {inb[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {inb[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {inb[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {inb[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sum[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sum[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sum[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sum[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports cin]
set_property IOSTANDARD LVCMOS33 [get_ports cout]
set_property PACKAGE_PIN B9 [get_ports {ina[0]}]
set_property PACKAGE_PIN D11 [get_ports {ina[1]}]
set_property PACKAGE_PIN B11 [get_ports {ina[2]}]
set_property PACKAGE_PIN B12 [get_ports {ina[3]}]
set_property PACKAGE_PIN A10 [get_ports {inb[0]}]
set_property PACKAGE_PIN B10 [get_ports {inb[1]}]
set_property PACKAGE_PIN K15 [get_ports {inb[2]}]
set_property PACKAGE_PIN K16 [get_ports {inb[3]}]
set_property PACKAGE_PIN M15 [get_ports {sum[3]}]
set_property PACKAGE_PIN L14 [get_ports {sum[0]}]
set_property PACKAGE_PIN M14 [get_ports {sum[1]}]
set_property PACKAGE_PIN L15 [get_ports {sum[2]}]
set_property PACKAGE_PIN P6 [get_ports cin]
set_property PACKAGE_PIN K13 [get_ports cout]
```

![image-20200630163756699](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630163756699.png)

![image-20200630163827605](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630163827605.png)

![image-20200630164426719](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630164426719.png)

## 远程平台连线

使用元件：自定义FPGA、多为输入、多为输出、单位输入、单位输出

远程平台中名称使用程序中名称将名称用ina，inb，cin，sum，cout

根据分配的管脚进行连接

+ 多位输入、多位输出默认为8位，调成4位

+ ina，inb，sum这种使用4位bit，调整连接管脚的值（值为二代管脚对应关系的值）

+ cin，cout使用一位输入

![image-20200630164457647](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630164457647.png)

![image-20200630164512090](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630164512090.png)

![image-20200630164556186](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630164556186.png)

![image-20200630170140988](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630170140988.png)

![image-20200630170158226](4%E4%BD%8D%E5%85%A8%E5%8A%A0%E5%99%A8.assets/image-20200630170158226.png)

## bin文件放在markdown文件夹中，可以直接使用

## 总结

在仿真文件中，可以查找相关的错误文件