 
****************************************
Report : area
Design : uart_tx
Version: K-2015.06
Date   : Mon Oct 14 14:10:24 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Ass_DFT_1.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                           84
Number of nets:                           228
Number of cells:                          146
Number of combinational cells:            115
Number of sequential cells:                25
Number of macros/black boxes:               0
Number of buf/inv:                         65
Number of references:                       9

Combinational area:                995.488204
Buf/Inv area:                      462.443101
Noncombinational area:             738.967609
Macro/Black Box area:                0.000000
Net Interconnect area:           48300.243591

Total cell area:                  1734.455814
Total area:                      50034.699405

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ------------------
uart_tx                           1734.4558    100.0   77.6622     0.0000  0.0000  uart_tx
U0                                 216.5128     12.5   98.8428   117.6700  0.0000  fsm_test_1
U0_clk_mux                          15.2971      0.9   15.2971     0.0000  0.0000  mux2X1_1
U0_rst_mux                          15.2971      0.9   15.2971     0.0000  0.0000  mux2X1_0
U1                                  47.0680      2.7   47.0680     0.0000  0.0000  mux
U2                                 597.7636     34.5  334.1828   263.5808  0.0000  parity_calc_test_1
U3                                 764.8550     44.1  407.1382   357.7168  0.0000  ser_test_1
--------------------------------  ---------  -------  --------  ---------  ------  ------------------
Total                                                 995.4882   738.9676  0.0000

1
