// Seed: 2566736652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, id_8;
  tri1 id_9;
  id_10(
      id_4
  );
  wire id_11;
  wire id_12, id_13, id_14;
  assign id_9 = 1;
  wire id_15;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  wire  id_2,
    output wire  id_3,
    output tri0  id_4
    , id_9,
    input  wand  id_5,
    input  tri1  id_6,
    input  uwire id_7
    , id_10, id_11
);
  assign id_0 = {id_6 - 1{id_10}};
  final begin
    if (id_6 ? 1 : 1'b0) begin
      id_1 <= 1;
    end else assign id_0 = 1;
  end
  wire id_12;
  assign id_11 = id_11;
  assign id_10 = 1;
  assign id_1.id_10.id_9 = id_9;
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12
  );
  wire id_13;
  logic id_14 = id_10, id_15, id_16;
  id_17(
      id_12
  );
endmodule
