cd ..
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sensor_to_monitor_node.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 25 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.3 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA_CONTROLLER)
# ov5642_if_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/hwrite_file.vhd $dsn/src/matlab_compare.vhd $dsn/src/dist_mem_gen_v7_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/read_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test_tb.vhd $dsn/src/FIFO_DUALCLOCK_MACRO.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  -relax $dsn/src/i2c_master.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/Network_Controller.vhd $dsn/src/bayer_demosaic.vhd $dsn/src/FIFO_NETWORK.bde $dsn/src/color_test.bde $dsn/src/BRAM_SDP_MACRO.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sim_clk_generator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/monitor_animate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd $dsn/src/arducam_if.bde $dsn/src/vga_sim.vhd $dsn/src/vga_clk.vhd $dsn/src/vga_test.bde $dsn/src/sensor_to_monitor_node.bde $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 25 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Error: ELAB1_0011: compile/vga_test.vhd : (137, 0): Port "i_valid" is on entity "vga_sync" but not on the component declaration.
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Error: ELAB1_0011: compile/vga_test.vhd : (137, 0): Port "i_valid" is on entity "vga_sync" but not on the component declaration.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA_CONTROLLER)
# ov5642_if_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA)
# vga_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA_CONTROLLER)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/vga_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/hwrite_file.vhd $dsn/src/matlab_compare.vhd $dsn/src/dist_mem_gen_v7_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/read_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test_tb.vhd $dsn/src/FIFO_DUALCLOCK_MACRO.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  -relax $dsn/src/i2c_master.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/Network_Controller.vhd $dsn/src/bayer_demosaic.vhd $dsn/src/FIFO_NETWORK.bde $dsn/src/color_test.bde $dsn/src/BRAM_SDP_MACRO.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sim_clk_generator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/monitor_animate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd $dsn/src/arducam_if.bde $dsn/src/vga_sim.vhd $dsn/src/vga_clk.vhd $dsn/src/vga_test.bde $dsn/src/sensor_to_monitor_node.bde $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 25 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 13 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0143: src/vga_sync.vhd : (88, 4): Object "o_read_en" cannot be written
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Error: COMP96_0143: src/vga_sync.vhd : (88, 4): Object "o_read_en" cannot be written
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# sensor_to_monitor_node.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA_CONTROLLER)
# ov5642_if_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA)
# vga_test.bde: Updating instances of symbol 'vga_sync' from library 'ov5642_if_lib' (VGA_CONTROLLER)
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/hwrite_file.vhd $dsn/src/matlab_compare.vhd $dsn/src/dist_mem_gen_v7_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/read_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test_tb.vhd $dsn/src/FIFO_DUALCLOCK_MACRO.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  -relax $dsn/src/i2c_master.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/Network_Controller.vhd $dsn/src/bayer_demosaic.vhd $dsn/src/FIFO_NETWORK.bde $dsn/src/color_test.bde $dsn/src/BRAM_SDP_MACRO.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sim_clk_generator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/monitor_animate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd $dsn/src/arducam_if.bde $dsn/src/vga_sim.vhd $dsn/src/vga_clk.vhd $dsn/src/vga_test.bde $dsn/src/sensor_to_monitor_node.bde $dsn/src/ov5642_if_test.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde'.
# DRC: Warning: arducam_if.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\arducam_if.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\arducam_if.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde'.
# DRC: Warning: vga_test.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\vga_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_test.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde'.
# DRC: Warning: sensor_to_monitor_node.bde - 0 error(s), 26 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\sensor_to_monitor_node.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sensor_to_monitor_node.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/hwrite_file.vhd $dsn/src/matlab_compare.vhd $dsn/src/dist_mem_gen_v7_2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/read_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/clk_wiz_v3_6.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/image_capture_control.vhd $dsn/src/ov5462_sccb_cntrl.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/ov5642_if_test_tb.vhd $dsn/src/FIFO_DUALCLOCK_MACRO.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  -relax $dsn/src/i2c_master.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/Network_Controller.vhd $dsn/src/bayer_demosaic.vhd $dsn/src/FIFO_NETWORK.bde $dsn/src/color_test.bde $dsn/src/BRAM_SDP_MACRO.vhd
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/system_reset_manager.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/sim_clk_generator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/vga_sync.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/monitor_animate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2008  $dsn/src/camera_configurator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work ov5642_if_lib -2002  $dsn/src/fifo_generator_v9_3.vhd $dsn/src/arducam_if.bde $dsn/src/vga_sim.vhd $dsn/src/vga_clk.vhd $dsn/src/vga_test.bde $dsn/src/sensor_to_monitor_node.bde $dsn/src/ov5642_if_test.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.4 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\hwrite_file.vhd
# Compile Entity "hwrite_file"
# Compile Architecture "arch" of Entity "hwrite_file"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\matlab_compare.vhd
# Compile Entity "matlab_compare"
# Compile Architecture "arch" of Entity "matlab_compare"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\dist_mem_gen_v7_2.vhd
# Compile Entity "dist_mem_gen_v7_2"
# Compile Architecture "dist_mem_gen_v7_2_a" of Entity "dist_mem_gen_v7_2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\read_file.vhd
# Compile Entity "read_file"
# Compile Architecture "arch" of Entity "read_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\clk_wiz_v3_6.vhd
# Compile Entity "clk_wiz_v3_6"
# Compile Architecture "xilinx" of Entity "clk_wiz_v3_6"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\image_capture_control.vhd
# Compile Entity "image_capture_control"
# Compile Architecture "Behavioral" of Entity "image_capture_control"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5462_sccb_cntrl.vhd
# Compile Entity "OV5462_SCCB_CNTRL"
# Compile Architecture "Behavioral" of Entity "OV5462_SCCB_CNTRL"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test_tb.vhd
# Compile Entity "OV5642_IF_TOP_tb"
# Compile Architecture "testbench" of Entity "OV5642_IF_TOP_tb"
# Warning: ELAB1_0026: src/ov5642_if_test_tb.vhd : (62, 0): There is no default binding for component "OV5642_IF_TEST". (Port "i_EN" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_DUALCLOCK_MACRO.vhd
# Compile Entity "FIFO_DUALCLOCK_MACRO"
# Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\i2c_master.vhd
# Compile Entity "i2c_master"
# Compile Architecture "logic" of Entity "i2c_master"
# Warning: COMP96_0546: src/i2c_master.vhd : (86, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (89, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Warning: COMP96_0546: src/i2c_master.vhd : (92, 14): Choice in a case statement is not locally static. Duplicate choices will not be detected.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\FIFO_NETWORK.bde'.
# DRC: Error: FIFO_NETWORK.bde - 6 error(s), 3 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\Network_Controller.vhd
# Compile Entity "Network_Controller"
# Compile Architecture "arch" of Entity "Network_Controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\bayer_demosaic.vhd
# Compile Entity "bayer_demosaic"
# Compile Architecture "behavioral" of Entity "bayer_demosaic"
# File: .\compile\color_test.vhd
# Compile Entity "Deep_Learning_Implementation"
# Compile Architecture "behavioral" of Entity "Deep_Learning_Implementation"
# Warning: ELAB1_0026: compile/color_test.vhd : (179, 0): There is no default binding for component "sensor_to_monitor_node". (Port "i_btn_reset_n" is not on the entity).
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\BRAM_SDP_MACRO.vhd
# Compile Entity "BRAM_SDP_MACRO"
# Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\system_reset_manager.vhd
# Compile Entity "system_reset_manager"
# Compile Architecture "arch" of Entity "system_reset_manager"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\sim_clk_generator.vhd
# Compile Entity "sim_clk_generator"
# Compile Architecture "arch" of Entity "sim_clk_generator"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sync.vhd
# Compile Entity "vga_sync"
# Compile Architecture "arch" of Entity "vga_sync"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\monitor_animate.vhd
# Compile Entity "monitor_animate"
# Compile Architecture "arch" of Entity "monitor_animate"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\camera_configurator.vhd
# Compile Entity "camera_configurator"
# Compile Architecture "arch" of Entity "camera_configurator"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde'.
# DRC: Warning: ov5642_if_test.bde - 0 error(s), 14 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\compile\ov5642_if_test.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\ov5642_if_test.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\fifo_generator_v9_3.vhd
# Compile Entity "fifo_generator_v9_3"
# Compile Architecture "fifo_generator_v9_3_a" of Entity "fifo_generator_v9_3"
# File: .\compile\arducam_if.vhd
# Compile Entity "arducam_if"
# Compile Architecture "arducam_if" of Entity "arducam_if"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_sim.vhd
# Compile Entity "vga_sim"
# Compile Architecture "arch" of Entity "vga_sim"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\OV5642_IF_LIB\ov5642_if_lib\src\vga_clk.vhd
# Compile Entity "vga_clk"
# Compile Architecture "xilinx" of Entity "vga_clk"
# File: .\compile\vga_test.vhd
# Compile Entity "vga_test"
# Compile Architecture "arch" of Entity "vga_test"
# File: .\compile\sensor_to_monitor_node.vhd
# Compile Entity "sensor_to_monitor_node"
# Compile Architecture "sensor_to_monitor_node" of Entity "sensor_to_monitor_node"
# File: .\compile\ov5642_if_test.vhd
# Compile Entity "OV5642_IF_TEST"
# Compile Architecture "behavioral" of Entity "OV5642_IF_TEST"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
