$date
	Mon Nov 14 12:30:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_ $end
$var wire 1 ! f $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module a1 $end
$var wire 1 ! f $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ i2 $end
$var wire 1 % i3 $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
0%
1$
0#
1"
x!
$end
#10
1!
0'
0&
#20
0!
1'
#30
1!
0'
1&
#40
0!
1'
#50
