0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/ShiftRegister.v,1619982355,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/SlowerClock.v,,ShiftRegister,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/Tx.v,1619707394,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/TxController.v,,Tx,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sim_1/new/TxTestBench.v,1619706616,verilog,,,,TxTestBench,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/EdgeDetector.v,1619705573,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/ModNCounter.v,,EdgeDetector,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/ModNCounter.v,1619636369,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/ShiftRegister.v,,ModNCounter,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/SlowerClock.v,1619703989,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/Tx.v,,SlowerClock,,,,,,,,
C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sources_1/new/TxController.v,1619704614,verilog,,C:/Users/zbrei/Documents/UMD-Schoolwork/ENEE459V/UART/UART.srcs/sim_1/new/TxTestBench.v,,TxController,,,,,,,,
