{
    "name": "hybridsim",
    "aliases": [],
    "versions": [
        {
            "name": "2.0.1",
            "sha256": "57b82ac929acd36de84525e4d61358f1ab6532f5b635ca3f560e563479921937"
        }
    ],
    "latest_version": "2.0.1",
    "build_system": "MakefilePackage",
    "conflicts": [
        {
            "name": "platform=windows",
            "spec": "",
            "description": "None"
        }
    ],
    "variants": [],
    "homepage": "https://github.com/jimstevens2001/HybridSim",
    "maintainers": [
        "jjwilke"
    ],
    "patches": [
        {
            "owner": "builtin.hybridsim",
            "sha256": "e266e00e3777feb1d9b3691f6a5a88d1d99c5aa0e0811fcf5461d55e0ac4a7bd",
            "level": 1,
            "working_dir": ".",
            "relative_path": "makefile.patch",
            "version": "@2.0.1"
        }
    ],
    "resources": [],
    "description": " HybridSim provides cycle-accurate simulation of a non-volatile memory\nsystem augmented with a DRAM based cache. It uses DRAMSim2 for the DRAM\nmodel and NVDIMMSim for the non-volatile memory model\n",
    "dependencies": [
        {
            "name": "dramsim2",
            "description": "DRAMsim is a hardware-validated, cycle-accurate C based simulator for\nDRAM devices such as DDR3"
        },
        {
            "name": "nvdimmsim",
            "description": "NVDIMMSim is a cycle-accurate non-volatile memory simulator for devices\nsuch as NAND flash"
        }
    ],
    "dependent_to": [
        {
            "name": "sst-elements",
            "description": "SST Elements implements a range of components for performing\narchitecture simulation from node-level to system-level using the SST\ndiscrete event core."
        }
    ]
}