Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Projekte\Altera\riscv\neorv32\de0cv-neorv32-sdram-qsys\hw\qsys_core.qsys --synthesis=VERILOG --output-directory=D:\Projekte\Altera\riscv\neorv32\de0cv-neorv32-sdram-qsys\hw\qsys_core\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading hw/qsys_core.qsys
Progress: Reading input file
Progress: Adding clk_sys [clock_source 15.0]
Progress: Parameterizing module clk_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding wb_avm_bridge [wb_avm_bridge 1.0]
Progress: Parameterizing module wb_avm_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_core: Generating qsys_core "qsys_core" for QUARTUS_SYNTH
Info: Interconnect is inserted between master wb_avm_bridge.m0 and slave sdram.s1 because the master has address signal 32 bit wide, but the slave is 25 bit wide.
Info: Interconnect is inserted between master wb_avm_bridge.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master wb_avm_bridge.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master wb_avm_bridge.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.
Info: sdram: Starting RTL generation for module 'qsys_core_sdram'
Info: sdram:   Generation command is [exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_core_sdram --dir=C:/Users/mfischer/AppData/Local/Temp/alt8944_575124036291245830.dir/0001_sdram_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/mfischer/AppData/Local/Temp/alt8944_575124036291245830.dir/0001_sdram_gen//qsys_core_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_core_sdram'
Info: sdram: "qsys_core" instantiated altera_avalon_new_sdram_controller "sdram"
Info: wb_avm_bridge: "qsys_core" instantiated wb_avm_bridge "wb_avm_bridge"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qsys_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: wb_avm_bridge_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "wb_avm_bridge_m0_translator"
Info: sdram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_s1_translator"
Info: wb_avm_bridge_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "wb_avm_bridge_m0_agent"
Info: sdram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_s1_agent"
Info: sdram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Projekte/Altera/riscv/neorv32/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/Projekte/Altera/riscv/neorv32/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Projekte/Altera/riscv/neorv32/de0cv-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qsys_core: Done "qsys_core" with 18 modules, 29 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
