module dff(q,qbar,d,clk,reset);
output reg q;
output qbar;
unput d,clk,reset;
assign qbar=~q;
always@(posedge clk)
begin
if(reset==1'b1)
q=1'b0;
else
q=d;
end
endmodule