Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Aug 26 15:56:37 2017
| Host             : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z007sclg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.457 |
| Dynamic (W)              | 1.324 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.2  |
| Junction Temperature (C) | 41.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |       10 |       --- |             --- |
| Slice Logic              |     0.003 |    20792 |       --- |             --- |
|   LUT as Logic           |     0.002 |     6023 |     14400 |           41.83 |
|   Register               |    <0.001 |    10868 |     28800 |           37.74 |
|   CARRY4                 |    <0.001 |      271 |      4400 |            6.16 |
|   LUT as Shift Register  |    <0.001 |      620 |      6000 |           10.33 |
|   LUT as Distributed RAM |    <0.001 |       50 |      6000 |            0.83 |
|   F7/F8 Muxes            |    <0.001 |      144 |     17600 |            0.82 |
|   Others                 |     0.000 |     1342 |       --- |             --- |
| Signals                  |     0.005 |    15195 |       --- |             --- |
| Block RAM                |     0.006 |     33.5 |        50 |           67.00 |
| MMCM                     |     0.090 |        1 |         2 |           50.00 |
| I/O                      |     0.020 |       30 |        54 |           55.56 |
| PS7                      |     1.180 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.457 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.035 |      0.007 |
| Vccaux    |       1.800 |     0.062 |       0.050 |      0.012 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.695 |       0.667 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                                                           | Constraint (ns) |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                 | design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/CLKFBIN    |            30.0 |
| clk_fpga_0                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                      |            20.0 |
| clk_fpga_1                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                      |            20.0 |
| clk_fpga_2                                                              | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                                      |            30.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                |            33.0 |
| mmcmout_x1                                                              | design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/mmcmout_x1 |            30.0 |
| mmcmout_x7                                                              | design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/mmcmout_x7 |             4.3 |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                         |     1.324 |
|   dbg_hub                                                                                |     0.002 |
|     inst                                                                                 |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                               |     0.001 |
|         U_ICON_INTERFACE                                                                 |     0.001 |
|           U_CMD1                                                                         |    <0.001 |
|           U_CMD2                                                                         |    <0.001 |
|           U_CMD3                                                                         |    <0.001 |
|           U_CMD4                                                                         |    <0.001 |
|           U_CMD5                                                                         |    <0.001 |
|           U_CMD6_RD                                                                      |    <0.001 |
|             U_RD_FIFO                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                      |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gr1.gr1_int.rfwft                                                |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           U_CMD6_WR                                                                      |    <0.001 |
|             U_WR_FIFO                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                      |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           U_CMD7_CTL                                                                     |    <0.001 |
|           U_CMD7_STAT                                                                    |    <0.001 |
|           U_STATIC_STATUS                                                                |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                        |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                   |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                                                |    <0.001 |
|           U_RD_REQ_FLAG                                                                  |    <0.001 |
|           U_TIMER                                                                        |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                    |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                               |    <0.001 |
|       CORE_XSDB.U_ICON                                                                   |    <0.001 |
|         U_CMD                                                                            |    <0.001 |
|         U_STAT                                                                           |    <0.001 |
|         U_SYNC                                                                           |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                      |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                    |    <0.001 |
|   design_1_i                                                                             |     1.312 |
|     axi_quad_spi_0                                                                       |     0.002 |
|       U0                                                                                 |     0.002 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                    |     0.002 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                             |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|               I_DECODER                                                                  |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I           |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I            |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                       |     0.002 |
|             CONTROL_REG_I                                                                |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                      |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                 |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                 |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                              |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                       |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                             |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gr1.gr1_int.rfwft                                                |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                             |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                       |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                             |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gr1.gr1_int.rfwft                                                |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|             INTERRUPT_CONTROL_I                                                          |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                              |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                  |    <0.001 |
|             SOFT_RESET_I                                                                 |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                 |    <0.001 |
|     axi_vdma_0                                                                           |     0.005 |
|       U0                                                                                 |     0.005 |
|         AXI_LITE_REG_INTERFACE_I                                                         |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                  |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                         |    <0.001 |
|           I_CMDSTS                                                                       |    <0.001 |
|           I_SM                                                                           |    <0.001 |
|           I_STS_MNGR                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                |    <0.001 |
|           VIDEO_REG_I                                                                    |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                              |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                     |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                    |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                            |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                         |    <0.001 |
|               inst_fifo_gen                                                              |    <0.001 |
|                 gconvfifo.rf                                                             |    <0.001 |
|                   gbi.bi                                                                 |    <0.001 |
|                     g7ser_birst.rstbt                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                      |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                         |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                |    <0.001 |
|           I_DMA_REGISTER                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                    |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                 |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                              |     0.003 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                  |     0.002 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|               I_DATA_FIFO                                                                |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                      |     0.002 |
|                     inst_fifo_gen                                                        |     0.002 |
|                       gconvfifo.rf                                                       |     0.002 |
|                         grf.rf                                                           |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                             gr1.gr1_int.rfwft                                            |    <0.001 |
|                             grss.gdc.dc                                                  |    <0.001 |
|                               gsym_dc.dc                                                 |    <0.001 |
|                             grss.rsts                                                    |    <0.001 |
|                             rpntr                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                             gwss.wsts                                                    |    <0.001 |
|                             wpntr                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                          |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                     |     0.001 |
|                               inst_blk_mem_gen                                           |     0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                     |     0.001 |
|                                   valid.cstr                                             |     0.001 |
|                                     ramloop[0].ram.r                                     |    <0.001 |
|                                       prim_noinit.ram                                    |    <0.001 |
|                                     ramloop[1].ram.r                                     |    <0.001 |
|                                       prim_noinit.ram                                    |    <0.001 |
|             I_ADDR_CNTL                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_CMD_STATUS                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|               I_CMD_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_MSTR_PCC                                                                   |    <0.001 |
|             I_RD_DATA_CNTL                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                            |    <0.001 |
|             I_RESET                                                                      |    <0.001 |
|         I_RST_MODULE                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                         |    <0.001 |
|     axis_subset_converter_0                                                              |     0.000 |
|     ila_0                                                                                |     0.005 |
|       U0                                                                                 |     0.005 |
|         ila_core_inst                                                                    |     0.005 |
|           ila_trace_memory_inst                                                          |     0.002 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |     0.002 |
|               inst_blk_mem_gen                                                           |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                     |     0.002 |
|                   valid.cstr                                                             |     0.002 |
|                     has_mux_b.B                                                          |    <0.001 |
|                     ramloop[0].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[10].ram.r                                                    |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[1].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[2].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[3].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[4].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[5].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[6].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[7].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[8].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[9].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|           u_ila_cap_ctrl                                                                 |    <0.001 |
|             U_CDONE                                                                      |    <0.001 |
|             U_NS0                                                                        |    <0.001 |
|             U_NS1                                                                        |    <0.001 |
|             u_cap_addrgen                                                                |    <0.001 |
|               U_CMPRESET                                                                 |    <0.001 |
|               u_cap_sample_counter                                                       |    <0.001 |
|                 U_SCE                                                                    |    <0.001 |
|                 U_SCMPCE                                                                 |    <0.001 |
|                 U_SCRST                                                                  |    <0.001 |
|                 u_scnt_cmp                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|               u_cap_window_counter                                                       |    <0.001 |
|                 U_WCE                                                                    |    <0.001 |
|                 U_WHCMPCE                                                                |    <0.001 |
|                 U_WLCMPCE                                                                |    <0.001 |
|                 u_wcnt_hcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                 u_wcnt_lcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|           u_ila_regs                                                                     |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                         |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|             U_XSDB_SLAVE                                                                 |    <0.001 |
|             reg_15                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_16                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_17                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_18                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_19                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_1a                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_6                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_7                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_8                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_80                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_81                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_82                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_83                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_84                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_85                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_887                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_88d                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_890                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_9                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_srl_fff                                                                  |    <0.001 |
|             reg_stream_ffd                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_stream_ffe                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           u_ila_reset_ctrl                                                               |    <0.001 |
|             arm_detection_inst                                                           |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|             halt_detection_inst                                                          |    <0.001 |
|           u_trig                                                                         |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             U_TM                                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|           xsdb_memory_read_inst                                                          |    <0.001 |
|     ila_1                                                                                |     0.003 |
|       U0                                                                                 |     0.003 |
|         ila_core_inst                                                                    |     0.003 |
|           ila_trace_memory_inst                                                          |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |    <0.001 |
|               inst_blk_mem_gen                                                           |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                   valid.cstr                                                             |    <0.001 |
|                     ramloop[0].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[1].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|           u_ila_cap_ctrl                                                                 |    <0.001 |
|             U_CDONE                                                                      |    <0.001 |
|             U_NS0                                                                        |    <0.001 |
|             U_NS1                                                                        |    <0.001 |
|             u_cap_addrgen                                                                |    <0.001 |
|               U_CMPRESET                                                                 |    <0.001 |
|               u_cap_sample_counter                                                       |    <0.001 |
|                 U_SCE                                                                    |    <0.001 |
|                 U_SCMPCE                                                                 |    <0.001 |
|                 U_SCRST                                                                  |    <0.001 |
|                 u_scnt_cmp                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|               u_cap_window_counter                                                       |    <0.001 |
|                 U_WCE                                                                    |    <0.001 |
|                 U_WHCMPCE                                                                |    <0.001 |
|                 U_WLCMPCE                                                                |    <0.001 |
|                 u_wcnt_hcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                 u_wcnt_lcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|           u_ila_regs                                                                     |     0.001 |
|             MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|             U_XSDB_SLAVE                                                                 |    <0.001 |
|             reg_15                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_16                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_17                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_18                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_19                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_1a                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_6                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_7                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_8                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_80                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_81                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_82                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_83                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_84                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_85                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_887                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_88d                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_890                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_9                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_srl_fff                                                                  |    <0.001 |
|             reg_stream_ffd                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_stream_ffe                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           u_ila_reset_ctrl                                                               |    <0.001 |
|             arm_detection_inst                                                           |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|             halt_detection_inst                                                          |    <0.001 |
|           u_trig                                                                         |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             U_TM                                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|           xsdb_memory_read_inst                                                          |    <0.001 |
|     ila_2                                                                                |     0.002 |
|       U0                                                                                 |     0.002 |
|         ila_core_inst                                                                    |     0.002 |
|           ila_trace_memory_inst                                                          |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |    <0.001 |
|               inst_blk_mem_gen                                                           |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                   valid.cstr                                                             |    <0.001 |
|                     ramloop[0].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|           u_ila_cap_ctrl                                                                 |    <0.001 |
|             U_CDONE                                                                      |    <0.001 |
|             U_NS0                                                                        |    <0.001 |
|             U_NS1                                                                        |    <0.001 |
|             u_cap_addrgen                                                                |    <0.001 |
|               U_CMPRESET                                                                 |    <0.001 |
|               u_cap_sample_counter                                                       |    <0.001 |
|                 U_SCE                                                                    |    <0.001 |
|                 U_SCMPCE                                                                 |    <0.001 |
|                 U_SCRST                                                                  |    <0.001 |
|                 u_scnt_cmp                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|               u_cap_window_counter                                                       |    <0.001 |
|                 U_WCE                                                                    |    <0.001 |
|                 U_WHCMPCE                                                                |    <0.001 |
|                 U_WLCMPCE                                                                |    <0.001 |
|                 u_wcnt_hcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                 u_wcnt_lcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|           u_ila_regs                                                                     |     0.001 |
|             MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|             U_XSDB_SLAVE                                                                 |    <0.001 |
|             reg_15                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_16                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_17                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_18                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_19                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_1a                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_6                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_7                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_8                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_80                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_81                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_82                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_83                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_84                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_85                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_887                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_88d                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_890                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_9                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_srl_fff                                                                  |    <0.001 |
|             reg_stream_ffd                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_stream_ffe                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           u_ila_reset_ctrl                                                               |    <0.001 |
|             arm_detection_inst                                                           |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|             halt_detection_inst                                                          |    <0.001 |
|           u_trig                                                                         |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             U_TM                                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|           xsdb_memory_read_inst                                                          |    <0.001 |
|     ila_3                                                                                |     0.004 |
|       U0                                                                                 |     0.004 |
|         ila_core_inst                                                                    |     0.004 |
|           ila_trace_memory_inst                                                          |     0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |     0.001 |
|               inst_blk_mem_gen                                                           |     0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                     |     0.001 |
|                   valid.cstr                                                             |     0.001 |
|                     has_mux_b.B                                                          |    <0.001 |
|                     ramloop[0].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[1].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[2].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[3].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[4].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[5].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[6].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[7].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|                     ramloop[8].ram.r                                                     |    <0.001 |
|                       prim_noinit.ram                                                    |    <0.001 |
|           u_ila_cap_ctrl                                                                 |    <0.001 |
|             U_CDONE                                                                      |    <0.001 |
|             U_NS0                                                                        |    <0.001 |
|             U_NS1                                                                        |    <0.001 |
|             u_cap_addrgen                                                                |    <0.001 |
|               U_CMPRESET                                                                 |    <0.001 |
|               u_cap_sample_counter                                                       |    <0.001 |
|                 U_SCE                                                                    |    <0.001 |
|                 U_SCMPCE                                                                 |    <0.001 |
|                 U_SCRST                                                                  |    <0.001 |
|                 u_scnt_cmp                                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|               u_cap_window_counter                                                       |    <0.001 |
|                 U_WCE                                                                    |    <0.001 |
|                 U_WHCMPCE                                                                |    <0.001 |
|                 U_WLCMPCE                                                                |    <0.001 |
|                 u_wcnt_hcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                 u_wcnt_lcmp                                                              |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                     DUT                                                                  |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                         u_srlA                                                           |    <0.001 |
|                         u_srlB                                                           |    <0.001 |
|                         u_srlC                                                           |    <0.001 |
|                         u_srlD                                                           |    <0.001 |
|           u_ila_regs                                                                     |     0.002 |
|             MU_SRL[0].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                         |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                         |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                         |    <0.001 |
|             U_XSDB_SLAVE                                                                 |    <0.001 |
|             reg_15                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_16                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_17                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_18                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_19                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_1a                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_6                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_7                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_8                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_80                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_81                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_82                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_83                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_84                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_85                                                                       |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_887                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_88d                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_890                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_9                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|             reg_srl_fff                                                                  |    <0.001 |
|             reg_stream_ffd                                                               |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                         |    <0.001 |
|             reg_stream_ffe                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                       |    <0.001 |
|           u_ila_reset_ctrl                                                               |    <0.001 |
|             arm_detection_inst                                                           |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                   |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                  |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                 |    <0.001 |
|             halt_detection_inst                                                          |    <0.001 |
|           u_trig                                                                         |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             U_TM                                                                         |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|           xsdb_memory_read_inst                                                          |    <0.001 |
|     processing_system7_0                                                                 |     1.181 |
|       inst                                                                               |     1.181 |
|     ps7_0_axi_periph                                                                     |     0.003 |
|       s00_couplers                                                                       |     0.002 |
|         auto_pc                                                                          |     0.002 |
|           inst                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                         |     0.002 |
|               RD.ar_channel_0                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               RD.r_channel_0                                                             |    <0.001 |
|                 rd_data_fifo_0                                                           |    <0.001 |
|                 transaction_fifo_0                                                       |    <0.001 |
|               SI_REG                                                                     |    <0.001 |
|                 ar_pipe                                                                  |    <0.001 |
|                 aw_pipe                                                                  |    <0.001 |
|                 b_pipe                                                                   |    <0.001 |
|                 r_pipe                                                                   |    <0.001 |
|               WR.aw_channel_0                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               WR.b_channel_0                                                             |    <0.001 |
|                 bid_fifo_0                                                               |    <0.001 |
|                 bresp_fifo_0                                                             |    <0.001 |
|       xbar                                                                               |    <0.001 |
|         inst                                                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                       |    <0.001 |
|             addr_arbiter_inst                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                 |    <0.001 |
|             reg_slice_r                                                                  |    <0.001 |
|             splitter_ar                                                                  |    <0.001 |
|             splitter_aw                                                                  |    <0.001 |
|     ps7_0_axi_periph1                                                                    |    <0.001 |
|       s00_couplers                                                                       |    <0.001 |
|         auto_pc                                                                          |    <0.001 |
|           inst                                                                           |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                 |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                        |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                  |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                          |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                        |    <0.001 |
|                               gdm.dm_gen.dm                                              |    <0.001 |
|                                 RAM_reg_0_31_0_0                                         |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                        |    <0.001 |
|     rst_ps7_0_50M                                                                        |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     rst_ps7_0_50M1                                                                       |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     v_axi4s_vid_out_0                                                                    |     0.003 |
|       inst                                                                               |     0.003 |
|         COUPLER_INST                                                                     |     0.002 |
|           FIFO_INST                                                                      |     0.002 |
|             inst_fifo_gen                                                                |     0.002 |
|               gconvfifo.rf                                                               |     0.002 |
|                 grf.rf                                                                   |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                             |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                     gr1.gr1_int.rfwft                                                    |    <0.001 |
|                     gr1.grdc2.rdc                                                        |    <0.001 |
|                     gras.rsts                                                            |    <0.001 |
|                       c0                                                                 |    <0.001 |
|                       c1                                                                 |    <0.001 |
|                     grhf.rhf                                                             |    <0.001 |
|                     rpntr                                                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                     gwas.wsts                                                            |    <0.001 |
|                       c1                                                                 |    <0.001 |
|                       c2                                                                 |    <0.001 |
|                     gwhf.whf                                                             |    <0.001 |
|                     wpntr                                                                |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                  |     0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                             |     0.001 |
|                       inst_blk_mem_gen                                                   |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                             |     0.001 |
|                           valid.cstr                                                     |     0.001 |
|                             has_mux_b.B                                                  |    <0.001 |
|                             ramloop[0].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                             ramloop[1].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                             ramloop[2].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                             ramloop[3].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                             ramloop[4].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                             ramloop[5].ram.r                                             |    <0.001 |
|                               prim_noinit.ram                                            |    <0.001 |
|                   rstblk                                                                 |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |    <0.001 |
|         FORMATTER_INST                                                                   |    <0.001 |
|         SYNC_INST                                                                        |    <0.001 |
|     v_tc_0                                                                               |     0.004 |
|       U0                                                                                 |     0.004 |
|         U_TC_TOP                                                                         |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                         |    <0.001 |
|         U_VIDEO_CTRL                                                                     |     0.004 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|               I_DECODER                                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                             |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                              |    <0.001 |
|     wireless_mgr_0                                                                       |     0.009 |
|       U0                                                                                 |     0.009 |
|         sdio_cmd_iobuf                                                                   |     0.002 |
|         sdio_dat0_iobuf                                                                  |     0.002 |
|         sdio_dat1_iobuf                                                                  |     0.002 |
|         sdio_dat2_iobuf                                                                  |     0.002 |
|         sdio_dat3_iobuf                                                                  |     0.002 |
|     xlconstant_0                                                                         |     0.000 |
|     xlconstant_1                                                                         |     0.000 |
|     xlconstant_2                                                                         |     0.000 |
|     zed_ali3_controller_0                                                                |     0.092 |
|       U0                                                                                 |     0.092 |
|         zed_ali3_controller_core_l                                                       |     0.092 |
|           clock_generator_serdes                                                         |     0.090 |
|           synchro_reset                                                                  |    <0.001 |
|           videoout                                                                       |     0.002 |
|   iic_0_scl_iobuf                                                                        |     0.002 |
|   iic_0_sda_iobuf                                                                        |     0.002 |
+------------------------------------------------------------------------------------------+-----------+


