# This file is auto generated
set DIE_WIDTH 2920
set DIE_HEIGHT 3520
set DESIGN_NAME fpga_top
set TASK_NAME FPGA1212_SOFA_PLUS_HD_task
set PROJ_NAME FPGA1212_SOFA_PLUS_HD
set VERILOG_PROJ_DIR FPGA1212_SOFA_PLUS_HD_Verilog
set FPGA_ROW 12
set FPGA_COL 12
set INIT_DESIGN_INPUT ASCII
set TECHNOLOGY skywater
set DP_BLOCK_REFS [list  sb_0__0_ sb_0__1_ sb_0__3_ sb_0__4_ sb_1__0_ sb_1__1_ sb_1__2_ sb_1__3_ sb_1__4_ sb_2__2_ sb_2__3_ sb_4__0_ sb_4__1_ sb_4__2_ sb_4__3_ sb_4__4_ cbx_1__0_ cbx_1__1_ cbx_1__3_ cbx_1__4_ cbx_2__3_ cby_0__1_ cby_1__1_ cby_2__3_ cby_4__1_ cby_4__3_ grid_clb grid_mult_18];
set DP_FLOW "hier";
set DESIGN_STYLE "hier";
set STANDARD_CELLS sc_hd;
