<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Compilation Hierarchy Node</TH>
<TH>ALMs needed [=A-B+C]</TH>
<TH>[A] ALMs used in final placement</TH>
<TH>[B] Estimate of ALMs recoverable by dense packing</TH>
<TH>[C] Estimate of ALMs unavailable</TH>
<TH>ALMs used for memory</TH>
<TH>Combinational ALUTs</TH>
<TH>Dedicated Logic Registers</TH>
<TH>I/O Registers</TH>
<TH>Block Memory Bits</TH>
<TH>M10Ks</TH>
<TH>DSP Blocks</TH>
<TH>Pins</TH>
<TH>Virtual Pins</TH>
<TH>Full Hierarchy Name</TH>
<TH>Entity Name</TH>
<TH>Library Name</TH>
</TR>
<TR >
<TD >|risc16b_top</TD>
<TD >539.0 (39.8)</TD>
<TD >720.0 (79.5)</TD>
<TD >183.0 (39.7)</TD>
<TD >2.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >803 (65)</TD>
<TD >1208 (134)</TD>
<TD >0 (0)</TD>
<TD >3056</TD>
<TD >2</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >|risc16b_top</TD>
<TD >risc16b_top</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|decode_7seg:decode_7seg_0|</TD>
<TD >2.4 (2.4)</TD>
<TD >2.5 (2.5)</TD>
<TD >0.1 (0.1)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|decode_7seg:decode_7seg_0</TD>
<TD >decode_7seg</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|decode_7seg:decode_7seg_1|</TD>
<TD >2.4 (2.4)</TD>
<TD >2.7 (2.7)</TD>
<TD >0.2 (0.2)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|decode_7seg:decode_7seg_1</TD>
<TD >decode_7seg</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|decode_7seg:decode_7seg_2|</TD>
<TD >2.3 (2.3)</TD>
<TD >3.0 (3.0)</TD>
<TD >0.7 (0.7)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|decode_7seg:decode_7seg_2</TD>
<TD >decode_7seg</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|decode_7seg:decode_7seg_3|</TD>
<TD >2.4 (2.4)</TD>
<TD >2.7 (2.7)</TD>
<TD >0.2 (0.2)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >7 (7)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|decode_7seg:decode_7seg_3</TD>
<TD >decode_7seg</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|double_ff:double_ff_key|</TD>
<TD >1.0 (1.0)</TD>
<TD >1.1 (1.1)</TD>
<TD >0.1 (0.1)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >4 (4)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|double_ff:double_ff_key</TD>
<TD >double_ff</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|double_ff:double_ff_n_rst_sys|</TD>
<TD >0.2 (0.2)</TD>
<TD >1.0 (1.0)</TD>
<TD >0.8 (0.8)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >2 (2)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|double_ff:double_ff_n_rst_sys</TD>
<TD >double_ff</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|double_ff:double_ff_uart_rx|</TD>
<TD >1.2 (1.2)</TD>
<TD >1.2 (1.2)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >2 (2)</TD>
<TD >2 (2)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|double_ff:double_ff_uart_rx</TD>
<TD >double_ff</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|risc16b:risc16b_inst|</TD>
<TD >352.5 (224.8)</TD>
<TD >426.7 (248.0)</TD>
<TD >76.2 (25.2)</TD>
<TD >2.0 (2.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >559 (408)</TD>
<TD >703 (373)</TD>
<TD >0 (0)</TD>
<TD >3056</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst</TD>
<TD >risc16b</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|delay:delay_inst0|</TD>
<TD >37.8 (13.2)</TD>
<TD >47.3 (15.2)</TD>
<TD >9.4 (2.1)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >61 (25)</TD>
<TD >76 (14)</TD>
<TD >0 (0)</TD>
<TD >1104</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|delay:delay_inst0</TD>
<TD >delay</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|dpram:dpram_inst|</TD>
<TD >24.7 (24.7)</TD>
<TD >32.0 (32.0)</TD>
<TD >7.3 (7.3)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >36 (36)</TD>
<TD >62 (62)</TD>
<TD >0 (0)</TD>
<TD >1104</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|delay:delay_inst0|dpram:dpram_inst</TD>
<TD >dpram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:mem_rtl_0|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1104</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|delay:delay_inst0|dpram:dpram_inst|altsyncram:mem_rtl_0</TD>
<TD >altsyncram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_jqr1:auto_generated|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >1104</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|delay:delay_inst0|dpram:dpram_inst|altsyncram:mem_rtl_0|altsyncram_jqr1:auto_generated</TD>
<TD >altsyncram_jqr1</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|stencil_patch:stancil_inst|</TD>
<TD >89.8 (37.7)</TD>
<TD >131.4 (52.7)</TD>
<TD >41.6 (15.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >90 (0)</TD>
<TD >254 (120)</TD>
<TD >0 (0)</TD>
<TD >1952</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst</TD>
<TD >stencil_patch</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|delay:delay_inst1|</TD>
<TD >29.4 (10.2)</TD>
<TD >44.8 (11.3)</TD>
<TD >15.4 (1.2)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >54 (18)</TD>
<TD >73 (12)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst1</TD>
<TD >delay</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|dpram:dpram_inst|</TD>
<TD >19.2 (19.2)</TD>
<TD >33.5 (33.5)</TD>
<TD >14.3 (14.3)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >36 (36)</TD>
<TD >61 (61)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst1|dpram:dpram_inst</TD>
<TD >dpram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:mem_rtl_0|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst1|dpram:dpram_inst|altsyncram:mem_rtl_0</TD>
<TD >altsyncram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_ctr1:auto_generated|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst1|dpram:dpram_inst|altsyncram:mem_rtl_0|altsyncram_ctr1:auto_generated</TD>
<TD >altsyncram_ctr1</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|delay:delay_inst2|</TD>
<TD >22.8 (0.0)</TD>
<TD >33.9 (0.0)</TD>
<TD >11.2 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >36 (0)</TD>
<TD >61 (0)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst2</TD>
<TD >delay</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|dpram:dpram_inst|</TD>
<TD >22.8 (22.8)</TD>
<TD >33.9 (33.9)</TD>
<TD >11.2 (11.2)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >36 (36)</TD>
<TD >61 (61)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst2|dpram:dpram_inst</TD>
<TD >dpram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram:mem_rtl_0|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst2|dpram:dpram_inst|altsyncram:mem_rtl_0</TD>
<TD >altsyncram</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|altsyncram_ctr1:auto_generated|</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >0 (0)</TD>
<TD >976</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|risc16b:risc16b_inst|stencil_patch:stancil_inst|delay:delay_inst2|dpram:dpram_inst|altsyncram:mem_rtl_0|altsyncram_ctr1:auto_generated</TD>
<TD >altsyncram_ctr1</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;|uart_reg_file:uart_reg_file_0|</TD>
<TD >134.7 (61.8)</TD>
<TD >199.8 (99.7)</TD>
<TD >65.1 (37.9)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >149 (43)</TD>
<TD >363 (208)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|uart_reg_file:uart_reg_file_0</TD>
<TD >uart_reg_file</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|rs232c_endpoint:rs232c_endpoint_0|</TD>
<TD >72.9 (33.7)</TD>
<TD >100.1 (50.7)</TD>
<TD >27.2 (17.1)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >106 (44)</TD>
<TD >155 (81)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0</TD>
<TD >rs232c_endpoint</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|rs232c_rx:rs232c_rx_0|</TD>
<TD >17.3 (17.3)</TD>
<TD >25.8 (25.8)</TD>
<TD >8.6 (8.6)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >30 (30)</TD>
<TD >39 (39)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_rx:rs232c_rx_0</TD>
<TD >rs232c_rx</TD>
<TD >work</TD>
</TR>
<TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;|rs232c_tx:rs232c_tx_0|</TD>
<TD >22.0 (22.0)</TD>
<TD >23.5 (23.5)</TD>
<TD >1.5 (1.5)</TD>
<TD >0.0 (0.0)</TD>
<TD >0.0 (0.0)</TD>
<TD >32 (32)</TD>
<TD >35 (35)</TD>
<TD >0 (0)</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >|risc16b_top|uart_reg_file:uart_reg_file_0|rs232c_endpoint:rs232c_endpoint_0|rs232c_tx:rs232c_tx_0</TD>
<TD >rs232c_tx</TD>
<TD >work</TD>
</TR>
</TABLE>
