
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002670    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000144    0.000076   18.070076 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008670    0.057087    0.100236   18.170313 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.057104    0.001005   18.171318 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004800    0.031396    0.054733   18.226051 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.031396    0.000139   18.226189 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.226189   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.012363   29.965019 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.133952   30.098970 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001297   30.100267 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.000269   clock uncertainty
                                  0.000000   30.000269   clock reconvergence pessimism
                                  0.231506   30.231775   library recovery time
                                             30.231775   data required time
---------------------------------------------------------------------------------------------
                                             30.231775   data required time
                                            -18.226189   data arrival time
---------------------------------------------------------------------------------------------
                                             12.005587   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003447    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840161    0.000084   10.180084 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002438    0.049664    0.676039   10.856123 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.049664    0.000121   10.856244 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005334    0.075005    0.584594   11.440838 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.075005    0.000413   11.441251 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016816    0.057473    0.139639   11.580890 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.057562    0.002059   11.582949 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.778913    1.106576   12.689525 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.779868    0.023728   12.713252 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             12.713252   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.792133   29.290728   library setup time
                                             29.290728   data required time
---------------------------------------------------------------------------------------------
                                             29.290728   data required time
                                            -12.713252   data arrival time
---------------------------------------------------------------------------------------------
                                             16.577475   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003662    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840173    0.000091   10.180091 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002557    0.050644    0.677208   10.857299 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.050644    0.000170   10.857468 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002609    0.051274    0.561601   11.419068 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.051274    0.000125   11.419194 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021254    0.068846    0.138920   11.558114 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.069041    0.003046   11.561159 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    0.737800    1.074827   12.635987 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.739027    0.026088   12.662075 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             12.662075   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.782511   29.300350   library setup time
                                             29.300350   data required time
---------------------------------------------------------------------------------------------
                                             29.300350   data required time
                                            -12.662075   data arrival time
---------------------------------------------------------------------------------------------
                                             16.638275   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004209    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840210    0.000110   10.180110 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002514    0.050290    0.676793   10.856903 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050290    0.000169   10.857072 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002901    0.053749    0.564341   11.421413 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.053749    0.000220   11.421634 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017338    0.058544    0.132793   11.554427 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.058608    0.001787   11.556214 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    0.708752    1.058268   12.614482 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.709688    0.019308   12.633790 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             12.633790   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.775599   29.307261   library setup time
                                             29.307261   data required time
---------------------------------------------------------------------------------------------
                                             29.307261   data required time
                                            -12.633790   data arrival time
---------------------------------------------------------------------------------------------
                                             16.673471   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003798    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840166    0.000087   10.180087 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.057990    0.685547   10.865634 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.057990    0.000209   10.865843 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002939    0.054082    0.567177   11.433021 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.054082    0.000203   11.433224 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020529    0.074458    0.166326   11.599549 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.074653    0.002750   11.602299 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.609359    0.990093   12.592392 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.610256    0.017759   12.610151 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             12.610151   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.752172   29.330688   library setup time
                                             29.330688   data required time
---------------------------------------------------------------------------------------------
                                             29.330688   data required time
                                            -12.610151   data arrival time
---------------------------------------------------------------------------------------------
                                             16.720537   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003730    0.840000    0.000000   10.180000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840175    0.000092   10.180093 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003036    0.054749    0.681925   10.862018 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.054749    0.000211   10.862228 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004356    0.066599    0.578454   11.440682 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.066599    0.000282   11.440964 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032159    0.097262    0.164583   11.605547 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.097920    0.006730   11.612277 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.572524    0.971292   12.583570 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.572913    0.014301   12.597870 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             12.597870   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.743374   29.339487   library setup time
                                             29.339487   data required time
---------------------------------------------------------------------------------------------
                                             29.339487   data required time
                                            -12.597870   data arrival time
---------------------------------------------------------------------------------------------
                                             16.741617   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003215    0.840000    0.000000   10.180000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840183    0.000096   10.180097 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003665    0.060004    0.687640   10.867737 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.060004    0.000226   10.867962 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004048    0.064021    0.577555   11.445517 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.064021    0.000262   11.445779 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039241    0.126855    0.207434   11.653213 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.127756    0.009048   11.662261 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.510762    0.935918   12.598179 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.511016    0.011051   12.609230 ^ SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             12.609230   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.728791   29.354069   library setup time
                                             29.354069   data required time
---------------------------------------------------------------------------------------------
                                             29.354069   data required time
                                            -12.609230   data arrival time
---------------------------------------------------------------------------------------------
                                             16.744839   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003412    0.840000    0.000000   10.180000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840161    0.000084   10.180084 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001940    0.046064    0.671125   10.851210 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.046064    0.000146   10.851356 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002714    0.052143    0.561047   11.412403 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.052143    0.000210   11.412614 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018489    0.068849    0.161230   11.573844 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.069020    0.002447   11.576290 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.603887    0.985668   12.561959 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.604647    0.015986   12.577946 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             12.577946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.750851   29.332008   library setup time
                                             29.332008   data required time
---------------------------------------------------------------------------------------------
                                             29.332008   data required time
                                            -12.577946   data arrival time
---------------------------------------------------------------------------------------------
                                             16.754063   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003030    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840171    0.000090   10.180090 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003499    0.057438    0.884099   11.064189 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.057438    0.000209   11.064398 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003879    0.058445    0.589893   11.654290 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.058445    0.000243   11.654533 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040451    0.092534    0.203277   11.857810 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.093651    0.008613   11.866423 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.255671    0.803658   12.670080 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.256117    0.009858   12.679938 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             12.679938   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.642278   29.440582   library setup time
                                             29.440582   data required time
---------------------------------------------------------------------------------------------
                                             29.440582   data required time
                                            -12.679938   data arrival time
---------------------------------------------------------------------------------------------
                                             16.760645   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003569    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840214    0.000112   10.180112 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001953    0.046150    0.671253   10.851365 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.046150    0.000147   10.851513 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002763    0.052557    0.561567   11.413079 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.052557    0.000196   11.413276 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018092    0.067758    0.160591   11.573867 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.067934    0.002464   11.576330 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.589907    0.976072   12.552402 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.590684    0.015826   12.568228 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             12.568228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.747561   29.335299   library setup time
                                             29.335299   data required time
---------------------------------------------------------------------------------------------
                                             29.335299   data required time
                                            -12.568228   data arrival time
---------------------------------------------------------------------------------------------
                                             16.767071   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002884    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840150    0.000079   10.180079 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003987    0.059144    0.887397   11.067476 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.059144    0.000241   11.067717 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003554    0.057345    0.588458   11.656175 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.057345    0.000280   11.656455 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045630    0.102301    0.209933   11.866387 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.103797    0.010468   11.876856 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.238165    0.795326   12.672181 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.238463    0.007858   12.680038 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             12.680038   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.635673   29.447187   library setup time
                                             29.447187   data required time
---------------------------------------------------------------------------------------------
                                             29.447187   data required time
                                            -12.680038   data arrival time
---------------------------------------------------------------------------------------------
                                             16.767149   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003942    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840177    0.000093   10.180094 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003019    0.054547    0.879846   11.059940 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.054547    0.000181   11.060122 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005798    0.067567    0.601641   11.661761 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.067567    0.000322   11.662084 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031994    0.076517    0.195449   11.857533 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.077256    0.006342   11.863875 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.253956    0.794377   12.658253 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.254451    0.010350   12.668603 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             12.668603   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.641654   29.441206   library setup time
                                             29.441206   data required time
---------------------------------------------------------------------------------------------
                                             29.441206   data required time
                                            -12.668603   data arrival time
---------------------------------------------------------------------------------------------
                                             16.772604   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002629    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840138    0.000073   10.180073 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002413    0.050914    0.874094   11.054167 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050914    0.000158   11.054325 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002445    0.050844    0.574574   11.628899 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050844    0.000176   11.629075 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038519    0.088898    0.197031   11.826106 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.089826    0.007704   11.833810 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.271799    0.814672   12.648481 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.272354    0.011296   12.659778 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             12.659778   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.648353   29.434507   library setup time
                                             29.434507   data required time
---------------------------------------------------------------------------------------------
                                             29.434507   data required time
                                            -12.659778   data arrival time
---------------------------------------------------------------------------------------------
                                             16.774729   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003382    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840150    0.000078   10.180079 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003062    0.054829    0.880241   11.060319 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.054829    0.000204   11.060523 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002223    0.049888    0.574193   11.634717 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049888    0.000107   11.634824 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039289    0.090334    0.197783   11.832607 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.091303    0.007933   11.840541 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.262476    0.809000   12.649541 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.262909    0.009878   12.659419 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             12.659419   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.644819   29.438040   library setup time
                                             29.438040   data required time
---------------------------------------------------------------------------------------------
                                             29.438040   data required time
                                            -12.659419   data arrival time
---------------------------------------------------------------------------------------------
                                             16.778622   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003884    0.840000    0.000000   10.180000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840194    0.000102   10.180102 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001850    0.045450    0.670251   10.850354 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.045450    0.000091   10.850445 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002421    0.049694    0.557964   11.408409 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.049694    0.000119   11.408527 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019191    0.070784    0.161953   11.570481 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.070879    0.002371   11.572852 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.581373    0.971625   12.544477 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.581994    0.013663   12.558140 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             12.558140   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.745514   29.337345   library setup time
                                             29.337345   data required time
---------------------------------------------------------------------------------------------
                                             29.337345   data required time
                                            -12.558140   data arrival time
---------------------------------------------------------------------------------------------
                                             16.779205   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.004064    0.840000    0.000000   10.180000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840197    0.000103   10.180103 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002380    0.049174    0.675459   10.855562 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049174    0.000180   10.855742 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002640    0.051518    0.561386   11.417128 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.051518    0.000196   11.417324 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016005    0.062179    0.155630   11.572954 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.062259    0.002033   11.574987 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.568615    0.957387   12.532374 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.569453    0.016532   12.548906 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             12.548906   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.742559   29.340300   library setup time
                                             29.340300   data required time
---------------------------------------------------------------------------------------------
                                             29.340300   data required time
                                            -12.548906   data arrival time
---------------------------------------------------------------------------------------------
                                             16.791393   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003006    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840161    0.000084   10.180084 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001646    0.047482    0.866836   11.046921 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.047482    0.000080   11.047001 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002759    0.052714    0.576168   11.623169 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052714    0.000191   11.623360 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039276    0.090166    0.199320   11.822680 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.091055    0.007601   11.830280 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.260735    0.806337   12.636618 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.261217    0.010338   12.646955 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             12.646955   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.644186   29.438675   library setup time
                                             29.438675   data required time
---------------------------------------------------------------------------------------------
                                             29.438675   data required time
                                            -12.646955   data arrival time
---------------------------------------------------------------------------------------------
                                             16.791721   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003136    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840170    0.000090   10.180090 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002595    0.051945    0.875824   11.055914 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.051945    0.000176   11.056089 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.049556    0.571980   11.628070 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.049556    0.000103   11.628173 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041719    0.094903    0.201028   11.829200 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.096030    0.008773   11.837973 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.251222    0.801363   12.639336 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.251634    0.009419   12.648754 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             12.648754   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640601   29.442259   library setup time
                                             29.442259   data required time
---------------------------------------------------------------------------------------------
                                             29.442259   data required time
                                            -12.648754   data arrival time
---------------------------------------------------------------------------------------------
                                             16.793505   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003102    0.840000    0.000000   10.180000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840174    0.000091   10.180092 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002197    0.047848    0.673663   10.853755 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.047848    0.000157   10.853911 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003542    0.059217    0.569582   11.423493 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.059217    0.000238   11.423732 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014766    0.059636    0.155473   11.579205 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.059709    0.001944   11.581149 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.560479    0.951885   12.533033 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.560835    0.013554   12.546587 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             12.546587   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.740529   29.342331   library setup time
                                             29.342331   data required time
---------------------------------------------------------------------------------------------
                                             29.342331   data required time
                                            -12.546587   data arrival time
---------------------------------------------------------------------------------------------
                                             16.795742   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004421    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840212    0.000111   10.180111 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002909    0.053840    0.878792   11.058904 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053840    0.000222   11.059126 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002226    0.049896    0.573745   11.632871 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.049896    0.000109   11.632980 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035478    0.082776    0.192887   11.825867 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.083478    0.006460   11.832327 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.251718    0.796683   12.629009 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.252101    0.009132   12.638142 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             12.638142   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640775   29.442085   library setup time
                                             29.442085   data required time
---------------------------------------------------------------------------------------------
                                             29.442085   data required time
                                            -12.638142   data arrival time
---------------------------------------------------------------------------------------------
                                             16.803944   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003591    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840168    0.000088   10.180088 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.049953    0.871731   11.051820 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049953    0.000158   11.051977 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002503    0.051196    0.574746   11.626724 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.051196    0.000123   11.626847 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036469    0.063588    0.177291   11.804138 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.065122    0.008193   11.812331 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.272217    0.802380   12.614712 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.272899    0.012496   12.627207 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             12.627207   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.648557   29.434303   library setup time
                                             29.434303   data required time
---------------------------------------------------------------------------------------------
                                             29.434303   data required time
                                            -12.627207   data arrival time
---------------------------------------------------------------------------------------------
                                             16.807096   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003353    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840181    0.000095   10.180096 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002154    0.049919    0.871641   11.051737 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049919    0.000158   11.051895 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.050422    0.573378   11.625273 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050422    0.000172   11.625445 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040724    0.092983    0.200113   11.825558 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.094087    0.008585   11.834143 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.241854    0.792957   12.627100 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.242221    0.008746   12.635845 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             12.635845   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637079   29.445782   library setup time
                                             29.445782   data required time
---------------------------------------------------------------------------------------------
                                             29.445782   data required time
                                            -12.635845   data arrival time
---------------------------------------------------------------------------------------------
                                             16.809935   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003767    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840170    0.000090   10.180090 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.050210    0.872433   11.052523 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.050210    0.000165   11.052688 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002932    0.053767    0.578925   11.631614 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053767    0.000211   11.631824 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038464    0.065750    0.181154   11.812979 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.067006    0.007597   11.820576 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.262043    0.796204   12.616780 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.262593    0.011076   12.627855 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             12.627855   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.644701   29.438160   library setup time
                                             29.438160   data required time
---------------------------------------------------------------------------------------------
                                             29.438160   data required time
                                            -12.627855   data arrival time
---------------------------------------------------------------------------------------------
                                             16.810305   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002465    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840131    0.000069   10.180070 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002189    0.050038    0.871959   11.052029 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.050038    0.000162   11.052191 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003047    0.054505    0.579948   11.632138 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.054505    0.000214   11.632352 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040148    0.068190    0.182321   11.814673 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.069809    0.008760   11.823433 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.257322    0.795075   12.618508 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.257761    0.009825   12.628333 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             12.628333   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.642893   29.439968   library setup time
                                             29.439968   data required time
---------------------------------------------------------------------------------------------
                                             29.439968   data required time
                                            -12.628333   data arrival time
---------------------------------------------------------------------------------------------
                                             16.811634   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002908    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840153    0.000080   10.180080 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.049889    0.871493   11.051574 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049889    0.000092   11.051665 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003253    0.055889    0.581840   11.633505 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.055889    0.000241   11.633746 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044410    0.073734    0.186494   11.820240 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.075911    0.010536   11.830776 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.242117    0.784286   12.615062 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.242640    0.010421   12.625483 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             12.625483   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637235   29.445623   library setup time
                                             29.445623   data required time
---------------------------------------------------------------------------------------------
                                             29.445623   data required time
                                            -12.625483   data arrival time
---------------------------------------------------------------------------------------------
                                             16.820143   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003679    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840174    0.000091   10.180092 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002103    0.049729    0.871151   11.051243 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049729    0.000154   11.051396 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.050402    0.573229   11.624626 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.050402    0.000114   11.624740 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036731    0.063835    0.177392   11.802132 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.065172    0.007690   11.809822 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.262671    0.795012   12.604834 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.263261    0.011444   12.616278 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             12.616278   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.644951   29.437908   library setup time
                                             29.437908   data required time
---------------------------------------------------------------------------------------------
                                             29.437908   data required time
                                            -12.616278   data arrival time
---------------------------------------------------------------------------------------------
                                             16.821630   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003313    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840151    0.000079   10.180079 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.048234    0.868262   11.048341 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048234    0.000134   11.048475 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.051481    0.574495   11.622971 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051481    0.000197   11.623168 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015285    0.047747    0.162994   11.786161 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.047815    0.001687   11.787848 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.273644    0.796509   12.584357 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.274253    0.011838   12.596194 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             12.596194   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.649063   29.433796   library setup time
                                             29.433796   data required time
---------------------------------------------------------------------------------------------
                                             29.433796   data required time
                                            -12.596194   data arrival time
---------------------------------------------------------------------------------------------
                                             16.837603   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004350    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840206    0.000108   10.180109 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047672    0.867213   11.047321 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047672    0.000082   11.047403 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002931    0.053778    0.577876   11.625278 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053778    0.000210   11.625488 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013223    0.044085    0.159957   11.785446 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.044111    0.001029   11.786475 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.260287    0.785269   12.571744 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.260729    0.009908   12.581652 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             12.581652   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.644003   29.438856   library setup time
                                             29.438856   data required time
---------------------------------------------------------------------------------------------
                                             29.438856   data required time
                                            -12.581652   data arrival time
---------------------------------------------------------------------------------------------
                                             16.857204   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002967    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840155    0.000082   10.180082 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003818    0.058530    0.886246   11.066328 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.058530    0.000244   11.066572 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004149    0.059411    0.592228   11.658799 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.059411    0.000310   11.659109 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011751    0.043429    0.151142   11.810252 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043445    0.000829   11.811080 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.233769    0.766149   12.577229 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.233983    0.006669   12.583899 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             12.583899   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.633996   29.448864   library setup time
                                             29.448864   data required time
---------------------------------------------------------------------------------------------
                                             29.448864   data required time
                                            -12.583899   data arrival time
---------------------------------------------------------------------------------------------
                                             16.864965   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003151    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840185    0.000097   10.180097 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002017    0.049305    0.870343   11.050440 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049305    0.000141   11.050581 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002093    0.049452    0.570583   11.621164 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.049452    0.000102   11.621266 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012109    0.043566    0.147335   11.768600 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043587    0.000931   11.769531 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.255315    0.780393   12.549924 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.255822    0.010471   12.560395 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             12.560395   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.642167   29.440693   library setup time
                                             29.440693   data required time
---------------------------------------------------------------------------------------------
                                             29.440693   data required time
                                            -12.560395   data arrival time
---------------------------------------------------------------------------------------------
                                             16.880297   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002865    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840150    0.000079   10.180079 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002579    0.051854    0.875666   11.055745 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.051854    0.000171   11.055916 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001776    0.047862    0.568608   11.624524 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.047862    0.000085   11.624609 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015876    0.050773    0.154051   11.778660 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.050850    0.001816   11.780477 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.225216    0.757655   12.538132 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.225687    0.009484   12.547616 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             12.547616   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.630893   29.451967   library setup time
                                             29.451967   data required time
---------------------------------------------------------------------------------------------
                                             29.451967   data required time
                                            -12.547616   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904352   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003261    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840176    0.000092   10.180093 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002313    0.050483    0.873156   11.053248 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050483    0.000152   11.053400 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003025    0.054356    0.579924   11.633324 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.054356    0.000212   11.633536 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009739    0.038979    0.143403   11.776938 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.038994    0.000771   11.777710 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.222447    0.753644   12.531354 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.222703    0.007072   12.538425 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             12.538425   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.629776   29.453083   library setup time
                                             29.453083   data required time
---------------------------------------------------------------------------------------------
                                             29.453083   data required time
                                            -12.538425   data arrival time
---------------------------------------------------------------------------------------------
                                             16.914658   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003705    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840174    0.000091   10.180092 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002074    0.049586    0.870879   11.050971 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049586    0.000148   11.051120 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001753    0.047762    0.567457   11.618577 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.047762    0.000085   11.618662 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011204    0.042529    0.144236   11.762897 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.042546    0.000833   11.763731 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.177561    0.717424   12.481155 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.177655    0.003983   12.485139 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             12.485139   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.612922   29.469936   library setup time
                                             29.469936   data required time
---------------------------------------------------------------------------------------------
                                             29.469936   data required time
                                            -12.485139   data arrival time
---------------------------------------------------------------------------------------------
                                             16.984798   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.086020    0.057056    2.473142    8.632092 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.081684    0.031869    8.663961 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.220920    0.250720    8.914681 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.221470    0.009527    8.924210 ^ wbs_dat_o[30] (out)
                                              8.924210   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.924210   data arrival time
---------------------------------------------------------------------------------------------
                                             17.005789   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081244    0.056150    2.473033    8.631985 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.076041    0.029605    8.661589 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.220497    0.248746    8.910335 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.221026    0.009335    8.919670 ^ wbs_dat_o[31] (out)
                                              8.919670   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.919670   data arrival time
---------------------------------------------------------------------------------------------
                                             17.010330   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076398    0.059857    2.473096    8.632048 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070506    0.026445    8.658492 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.220797    0.246625    8.905117 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.221369    0.009709    8.914825 ^ wbs_dat_o[28] (out)
                                              8.914825   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.914825   data arrival time
---------------------------------------------------------------------------------------------
                                             17.015171   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076449    0.059928    2.473105    8.632056 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.070822    0.026069    8.658125 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.219852    0.247116    8.905241 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.220282    0.008414    8.913655 ^ wbs_dat_o[23] (out)
                                              8.913655   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.913655   data arrival time
---------------------------------------------------------------------------------------------
                                             17.016344   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070758    0.058880    2.472214    8.631166 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.066125    0.022771    8.653936 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.221754    0.245326    8.899262 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.222375    0.010129    8.909390 ^ wbs_dat_o[24] (out)
                                              8.909390   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.909390   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020607   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070130    0.057389    2.472156    8.631106 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.063893    0.024166    8.655273 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.220654    0.244348    8.899621 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.221184    0.009352    8.908973 ^ wbs_dat_o[29] (out)
                                              8.908973   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.908973   data arrival time
---------------------------------------------------------------------------------------------
                                             17.021027   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069882    0.058731    2.472387    8.631338 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.065203    0.021632    8.652969 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.220173    0.244941    8.897910 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.220644    0.008801    8.906712 ^ wbs_dat_o[19] (out)
                                              8.906712   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.906712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023287   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069346    0.058786    2.472986    8.631936 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.065432    0.020441    8.652378 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.220543    0.245081    8.897459 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.221041    0.009061    8.906520 ^ wbs_dat_o[4] (out)
                                              8.906520   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.906520   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023478   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069241    0.058657    2.472708    8.631660 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.065711    0.021116    8.652776 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.219819    0.245186    8.897962 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.220249    0.008415    8.906377 ^ wbs_dat_o[5] (out)
                                              8.906377   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.906377   data arrival time
---------------------------------------------------------------------------------------------
                                             17.023621   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070837    0.058940    2.472700    8.631651 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.066228    0.019843    8.651494 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.220434    0.245295    8.896790 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.220932    0.009056    8.905846 ^ wbs_dat_o[18] (out)
                                              8.905846   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.905846   data arrival time
---------------------------------------------------------------------------------------------
                                             17.024153   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070885    0.059050    2.472905    8.631856 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.065655    0.018969    8.650826 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.220468    0.245109    8.895934 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.220966    0.009059    8.904992 ^ wbs_dat_o[16] (out)
                                              8.904992   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.904992   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025005   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.087956    0.064006    2.482386    8.641336 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.068461    0.008551    8.649888 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.219735    0.246215    8.896103 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.220156    0.008319    8.904422 ^ wbs_dat_o[1] (out)
                                              8.904422   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.904422   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025578   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.082757    0.060716    2.480320    8.639271 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.066733    0.010708    8.649979 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.220206    0.245319    8.895298 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.220703    0.009046    8.904345 ^ wbs_dat_o[2] (out)
                                              8.904345   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.904345   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025654   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067491    0.057603    2.471436    8.630386 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.064133    0.020269    8.650656 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.220419    0.244516    8.895172 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.220917    0.009057    8.904229 ^ wbs_dat_o[22] (out)
                                              8.904229   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.904229   data arrival time
---------------------------------------------------------------------------------------------
                                             17.025770   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081361    0.060051    2.479799    8.638749 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.066159    0.010800    8.649549 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.220528    0.245344    8.894894 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.221026    0.009057    8.903951 ^ wbs_dat_o[3] (out)
                                              8.903951   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.903951   data arrival time
---------------------------------------------------------------------------------------------
                                             17.026047   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066614    0.057544    2.471778    8.630730 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.063581    0.019250    8.649980 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.220676    0.244229    8.894208 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.221211    0.009390    8.903598 ^ wbs_dat_o[17] (out)
                                              8.903598   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.903598   data arrival time
---------------------------------------------------------------------------------------------
                                             17.026400   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062270    0.055864    2.470358    8.629309 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.061190    0.018790    8.648099 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.220378    0.243408    8.891507 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.220876    0.009056    8.900563 ^ wbs_dat_o[20] (out)
                                              8.900563   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900563   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029436   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062584    0.056419    2.471934    8.630885 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.059296    0.014526    8.645411 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.224244    0.246754    8.892164 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.224661    0.008324    8.900489 ^ wbs_dat_o[7] (out)
                                              8.900489   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900489   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029510   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061922    0.056052    2.470882    8.629833 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.059796    0.017931    8.647763 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.220832    0.242975    8.890738 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.221363    0.009360    8.900098 ^ wbs_dat_o[25] (out)
                                              8.900098   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.900098   data arrival time
---------------------------------------------------------------------------------------------
                                             17.029902   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076474    0.058545    2.478492    8.637443 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.063242    0.008137    8.645579 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.220394    0.244061    8.889641 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.220906    0.009182    8.898823 ^ wbs_dat_o[27] (out)
                                              8.898823   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898823   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031178   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077989    0.059941    2.479216    8.638166 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059941    0.007875    8.646043 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.220864    0.242826    8.888868 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.221426    0.009628    8.898497 ^ wbs_dat_o[0] (out)
                                              8.898497   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.898497   data arrival time
---------------------------------------------------------------------------------------------
                                             17.031502   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061932    0.056168    2.471757    8.630708 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.058900    0.014295    8.645003 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.220648    0.242516    8.887520 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.221179    0.009351    8.896871 ^ wbs_dat_o[6] (out)
                                              8.896871   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.896871   data arrival time
---------------------------------------------------------------------------------------------
                                             17.033127   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062040    0.056300    2.471999    8.630950 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.058672    0.014139    8.645088 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.219991    0.242563    8.887651 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.220442    0.008614    8.896266 ^ wbs_dat_o[8] (out)
                                              8.896266   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.896266   data arrival time
---------------------------------------------------------------------------------------------
                                             17.033731   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071620    0.057147    2.477172    8.636123 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057147    0.007058    8.643182 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.221284    0.241915    8.885097 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.221873    0.009861    8.894957 ^ wbs_dat_o[26] (out)
                                              8.894957   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.894957   data arrival time
---------------------------------------------------------------------------------------------
                                             17.035042   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073380    0.057900    2.477568    8.636519 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.057900    0.007210    8.643729 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.219912    0.242233    8.885962 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.220362    0.008606    8.894568 ^ wbs_dat_o[21] (out)
                                              8.894568   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.894568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.035429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055731    0.054006    2.470555    8.629506 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.054897    0.011616    8.641123 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.220804    0.241234    8.882357 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.221325    0.009267    8.891623 ^ wbs_dat_o[11] (out)
                                              8.891623   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.891623   data arrival time
---------------------------------------------------------------------------------------------
                                             17.038374   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053937    0.053110    2.470067    8.629018 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.053888    0.010788    8.639806 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.220514    0.240813    8.880618 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.221013    0.009070    8.889688 ^ wbs_dat_o[10] (out)
                                              8.889688   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.889688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.040312   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051394    0.052109    2.469242    8.628193 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.052896    0.010801    8.638994 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.221424    0.240199    8.879192 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.222051    0.010174    8.889367 ^ wbs_dat_o[9] (out)
                                              8.889367   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.889367   data arrival time
---------------------------------------------------------------------------------------------
                                             17.040630   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.048822    0.043317    2.468541    8.627492 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.051796    0.009892    8.637383 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.219745    0.239981    8.877365 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.220175    0.008413    8.885777 ^ wbs_dat_o[12] (out)
                                              8.885777   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.885777   data arrival time
---------------------------------------------------------------------------------------------
                                             17.044220   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.042543    0.042680    2.466720    8.625671 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.043596    0.008041    8.633712 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.220727    0.236930    8.870642 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.221262    0.009392    8.880033 ^ wbs_dat_o[13] (out)
                                              8.880033   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.880033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.049965   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040871    0.042779    2.466203    8.625154 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.043503    0.007460    8.632614 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.220295    0.236817    8.869431 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.220793    0.009056    8.878487 ^ wbs_dat_o[14] (out)
                                              8.878487   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878487   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051512   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.031868    0.044273    2.463498    8.622449 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.044273    0.004845    8.627294 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.220436    0.237097    8.864390 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.220948    0.009186    8.873576 ^ wbs_dat_o[15] (out)
                                              8.873576   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.873576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.056423   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004624    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920233    0.000122    9.460122 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006071    0.081354    0.711894   10.172015 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.081354    0.000426   10.172441 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004546    0.068198    0.587964   10.760406 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.068198    0.000355   10.760761 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.019150    0.063392    0.141401   10.902163 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.063615    0.002768   10.904930 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    0.826025    1.134864   12.039794 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.827331    0.028510   12.068303 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             12.068303   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.539966   29.542894   library setup time
                                             29.542894   data required time
---------------------------------------------------------------------------------------------
                                             29.542894   data required time
                                            -12.068303   data arrival time
---------------------------------------------------------------------------------------------
                                             17.474590   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.003060    0.920000    0.000000    9.460000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920168    0.000089    9.460089 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001937    0.046040    0.676008   10.136097 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.046040    0.000147   10.136243 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003764    0.061668    0.570727   10.706971 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.061668    0.000286   10.707256 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.020060    0.065744    0.140857   10.848114 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.065921    0.002494   10.850608 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    0.767093    1.099711   11.950318 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.768097    0.024137   11.974456 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.974456   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.537899   29.544962   library setup time
                                             29.544962   data required time
---------------------------------------------------------------------------------------------
                                             29.544962   data required time
                                            -11.974456   data arrival time
---------------------------------------------------------------------------------------------
                                             17.570505   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003366    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920157    0.000083    9.460083 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053835    0.899968   10.360051 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053835    0.000179   10.360229 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003026    0.054344    0.581354   10.941583 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054344    0.000216   10.941799 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067573    0.094872    0.207960   11.149758 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.098572    0.015421   11.165179 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.256300    0.807187   11.972366 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.256754    0.009965   11.982332 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.982332   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.454441   29.628420   library setup time
                                             29.628420   data required time
---------------------------------------------------------------------------------------------
                                             29.628420   data required time
                                            -11.982332   data arrival time
---------------------------------------------------------------------------------------------
                                             17.646088   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004333    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920215    0.000113    9.460113 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.051572    0.896379   10.356492 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051572    0.000191   10.356683 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003448    0.057015    0.584238   10.940922 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.057015    0.000250   10.941172 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067389    0.094428    0.210092   11.151263 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.097424    0.013891   11.165154 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.252229    0.804421   11.969576 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.252527    0.008102   11.977678 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.977678   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.452725   29.630135   library setup time
                                             29.630135   data required time
---------------------------------------------------------------------------------------------
                                             29.630135   data required time
                                            -11.977678   data arrival time
---------------------------------------------------------------------------------------------
                                             17.652456   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004658    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920199    0.000105    9.460105 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003555    0.057664    0.905735   10.365840 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057664    0.000225   10.366065 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.053986    0.582642   10.948708 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053986    0.000212   10.948919 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059377    0.085560    0.200711   11.149630 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.089850    0.015671   11.165301 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.251977    0.800051   11.965352 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.252348    0.008971   11.974322 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.974322   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.452652   29.630207   library setup time
                                             29.630207   data required time
---------------------------------------------------------------------------------------------
                                             29.630207   data required time
                                            -11.974322   data arrival time
---------------------------------------------------------------------------------------------
                                             17.655884   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003730    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920167    0.000087    9.460087 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001785    0.048211    0.889395   10.349483 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048211    0.000134   10.349617 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.056906    0.582569   10.932185 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056906    0.000251   10.932437 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054165    0.079561    0.198928   11.131365 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.081745    0.010845   11.142209 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.257216    0.800016   11.942225 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.257622    0.009456   11.951682 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.951682   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.454793   29.628067   library setup time
                                             29.628067   data required time
---------------------------------------------------------------------------------------------
                                             29.628067   data required time
                                            -11.951682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.676386   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002981    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920155    0.000082    9.460082 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002832    0.053414    0.899322   10.359405 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.053414    0.000180   10.359585 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002877    0.053390    0.579723   10.939307 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.053390    0.000209   10.939516 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.044911    0.074109    0.186347   11.125863 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.076599    0.011267   11.137131 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.248139    0.790167   11.927298 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.248515    0.008940   11.936238 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.936238   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.451096   29.631763   library setup time
                                             29.631763   data required time
---------------------------------------------------------------------------------------------
                                             29.631763   data required time
                                            -11.936238   data arrival time
---------------------------------------------------------------------------------------------
                                             17.695524   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003571    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920164    0.000086    9.460086 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001862    0.048593    0.890131   10.350217 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048593    0.000137   10.350354 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003243    0.055838    0.581225   10.931579 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055838    0.000226   10.931805 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047743    0.077334    0.190949   11.122755 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.079318    0.010351   11.133105 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.247193    0.793206   11.926311 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.247463    0.007640   11.933952 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.933952   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.450670   29.632191   library setup time
                                             29.632191   data required time
---------------------------------------------------------------------------------------------
                                             29.632191   data required time
                                            -11.933952   data arrival time
---------------------------------------------------------------------------------------------
                                             17.698238   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003144    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920180    0.000094    9.460094 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001960    0.049071    0.891057   10.351151 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.049071    0.000144   10.351295 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002692    0.052294    0.576166   10.927461 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052294    0.000200   10.927661 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056114    0.081868    0.197478   11.125139 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.085000    0.013105   11.138245 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.238611    0.788348   11.926593 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.238876    0.007438   11.934031 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.934031   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.447185   29.635675   library setup time
                                             29.635675   data required time
---------------------------------------------------------------------------------------------
                                             29.635675   data required time
                                            -11.934031   data arrival time
---------------------------------------------------------------------------------------------
                                             17.701645   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003650    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920177    0.000093    9.460093 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001838    0.048475    0.889910   10.350003 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048475    0.000134   10.350137 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.052224    0.575802   10.925939 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.052224    0.000203   10.926141 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046345    0.076099    0.186847   11.112988 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.078703    0.011676   11.124664 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.235438    0.782639   11.907303 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.235699    0.007340   11.914643 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.914643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.445895   29.636965   library setup time
                                             29.636965   data required time
---------------------------------------------------------------------------------------------
                                             29.636965   data required time
                                            -11.914643   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722322   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.254000    0.054819   10.435908 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             10.435908   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640869   29.441992   library setup time
                                             29.441992   data required time
---------------------------------------------------------------------------------------------
                                             29.441992   data required time
                                            -10.435908   data arrival time
---------------------------------------------------------------------------------------------
                                             19.006083   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.253827    0.054586   10.435675 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             10.435675   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640803   29.442057   library setup time
                                             29.442057   data required time
---------------------------------------------------------------------------------------------
                                             29.442057   data required time
                                            -10.435675   data arrival time
---------------------------------------------------------------------------------------------
                                             19.006382   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.253508    0.054153   10.435243 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             10.435243   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640681   29.442179   library setup time
                                             29.442179   data required time
---------------------------------------------------------------------------------------------
                                             29.442179   data required time
                                            -10.435243   data arrival time
---------------------------------------------------------------------------------------------
                                             19.006937   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.253004    0.053467   10.434556 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             10.434556   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640489   29.442371   library setup time
                                             29.442371   data required time
---------------------------------------------------------------------------------------------
                                             29.442371   data required time
                                            -10.434556   data arrival time
---------------------------------------------------------------------------------------------
                                             19.007814   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.252261    0.052447   10.433537 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             10.433537   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.640206   29.442654   library setup time
                                             29.442654   data required time
---------------------------------------------------------------------------------------------
                                             29.442654   data required time
                                            -10.433537   data arrival time
---------------------------------------------------------------------------------------------
                                             19.009119   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.251498    0.051388   10.432477 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             10.432477   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.639915   29.442945   library setup time
                                             29.442945   data required time
---------------------------------------------------------------------------------------------
                                             29.442945   data required time
                                            -10.432477   data arrival time
---------------------------------------------------------------------------------------------
                                             19.010468   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.244817    0.046330   10.433722 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             10.433722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637369   29.445490   library setup time
                                             29.445490   data required time
---------------------------------------------------------------------------------------------
                                             29.445490   data required time
                                            -10.433722   data arrival time
---------------------------------------------------------------------------------------------
                                             19.011768   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.244666    0.046093   10.433485 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             10.433485   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637312   29.445547   library setup time
                                             29.445547   data required time
---------------------------------------------------------------------------------------------
                                             29.445547   data required time
                                            -10.433485   data arrival time
---------------------------------------------------------------------------------------------
                                             19.012064   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.250555    0.050058   10.431147 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             10.431147   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.639556   29.443304   library setup time
                                             29.443304   data required time
---------------------------------------------------------------------------------------------
                                             29.443304   data required time
                                            -10.431147   data arrival time
---------------------------------------------------------------------------------------------
                                             19.012156   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.244372    0.045628   10.433020 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             10.433020   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637200   29.445660   library setup time
                                             29.445660   data required time
---------------------------------------------------------------------------------------------
                                             29.445660   data required time
                                            -10.433020   data arrival time
---------------------------------------------------------------------------------------------
                                             19.012640   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.243982    0.045003   10.432395 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             10.432395   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637051   29.445808   library setup time
                                             29.445808   data required time
---------------------------------------------------------------------------------------------
                                             29.445808   data required time
                                            -10.432395   data arrival time
---------------------------------------------------------------------------------------------
                                             19.013414   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.243391    0.044040   10.431432 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             10.431432   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636826   29.446033   library setup time
                                             29.446033   data required time
---------------------------------------------------------------------------------------------
                                             29.446033   data required time
                                            -10.431432   data arrival time
---------------------------------------------------------------------------------------------
                                             19.014603   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.317546    0.100565   10.402388 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             10.402388   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.664344   29.418514   library setup time
                                             29.418514   data required time
---------------------------------------------------------------------------------------------
                                             29.418514   data required time
                                            -10.402388   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016129   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.242609    0.042734   10.430125 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             10.430125   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636528   29.446333   library setup time
                                             29.446333   data required time
---------------------------------------------------------------------------------------------
                                             29.446333   data required time
                                            -10.430125   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016207   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.317276    0.100292   10.402115 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             10.402115   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.664252   29.418608   library setup time
                                             29.418608   data required time
---------------------------------------------------------------------------------------------
                                             29.418608   data required time
                                            -10.402115   data arrival time
---------------------------------------------------------------------------------------------
                                             19.016493   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003444    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180161    0.000084    8.740085 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.046091    0.589595    9.329679 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.046091    0.000146    9.329825 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011716    0.131699    0.632043    9.961868 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.131703    0.001011    9.962879 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074836    0.095940    0.163877   10.126756 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.104827    0.023557   10.150312 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.234126    0.230776   10.381089 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.247856    0.046052   10.427141 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             10.427141   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.638527   29.444332   library setup time
                                             29.444332   data required time
---------------------------------------------------------------------------------------------
                                             29.444332   data required time
                                            -10.427141   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017191   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.241817    0.041370   10.428762 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             10.428762   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636226   29.446632   library setup time
                                             29.446632   data required time
---------------------------------------------------------------------------------------------
                                             29.446632   data required time
                                            -10.428762   data arrival time
---------------------------------------------------------------------------------------------
                                             19.017870   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.315221    0.098204   10.400027 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             10.400027   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.663556   29.419304   library setup time
                                             29.419304   data required time
---------------------------------------------------------------------------------------------
                                             29.419304   data required time
                                            -10.400027   data arrival time
---------------------------------------------------------------------------------------------
                                             19.019276   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003362    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180158    0.000083    8.740083 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002336    0.048963    0.593570    9.333652 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048963    0.000164    9.333817 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.012008    0.134419    0.635088    9.968904 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.134424    0.001066    9.969970 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069950    0.090684    0.161447   10.131417 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.098805    0.021890   10.153307 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.230797    0.234085   10.387392 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.239574    0.037234   10.424626 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             10.424626   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.635372   29.447489   library setup time
                                             29.447489   data required time
---------------------------------------------------------------------------------------------
                                             29.447489   data required time
                                            -10.424626   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022863   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.312387    0.095321   10.397144 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             10.397144   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.662595   29.420265   library setup time
                                             29.420265   data required time
---------------------------------------------------------------------------------------------
                                             29.420265   data required time
                                            -10.397144   data arrival time
---------------------------------------------------------------------------------------------
                                             19.023119   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.309814    0.092665   10.394488 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             10.394488   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.661723   29.421137   library setup time
                                             29.421137   data required time
---------------------------------------------------------------------------------------------
                                             29.421137   data required time
                                            -10.394488   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026648   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.308587    0.091385   10.393208 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             10.393208   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.661307   29.421553   library setup time
                                             29.421553   data required time
---------------------------------------------------------------------------------------------
                                             29.421553   data required time
                                            -10.393208   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028345   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.306968    0.089682   10.391505 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             10.391505   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.660758   29.422102   library setup time
                                             29.422102   data required time
---------------------------------------------------------------------------------------------
                                             29.422102   data required time
                                            -10.391505   data arrival time
---------------------------------------------------------------------------------------------
                                             19.030596   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004936    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180252    0.000132    8.740132 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002934    0.053992    0.599430    9.339562 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.053992    0.000231    9.339793 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010689    0.122282    0.627387    9.967180 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.122285    0.000851    9.968031 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.025271    0.044308    0.129454   10.097485 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.044848    0.003900   10.101385 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.259161    0.200438   10.301823 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.303194    0.085645   10.387468 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             10.387468   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.659479   29.423382   library setup time
                                             29.423382   data required time
---------------------------------------------------------------------------------------------
                                             29.423382   data required time
                                            -10.387468   data arrival time
---------------------------------------------------------------------------------------------
                                             19.035913   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.245023    0.046248   10.366606 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             10.366606   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637448   29.445412   library setup time
                                             29.445412   data required time
---------------------------------------------------------------------------------------------
                                             29.445412   data required time
                                            -10.366606   data arrival time
---------------------------------------------------------------------------------------------
                                             19.078806   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.244853    0.045980   10.366338 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             10.366338   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637383   29.445477   library setup time
                                             29.445477   data required time
---------------------------------------------------------------------------------------------
                                             29.445477   data required time
                                            -10.366338   data arrival time
---------------------------------------------------------------------------------------------
                                             19.079140   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.244565    0.045521   10.365878 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             10.365878   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637274   29.445587   library setup time
                                             29.445587   data required time
---------------------------------------------------------------------------------------------
                                             29.445587   data required time
                                            -10.365878   data arrival time
---------------------------------------------------------------------------------------------
                                             19.079708   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.244104    0.044777   10.365134 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             10.365134   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.637098   29.445763   library setup time
                                             29.445763   data required time
---------------------------------------------------------------------------------------------
                                             29.445763   data required time
                                            -10.365134   data arrival time
---------------------------------------------------------------------------------------------
                                             19.080627   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.243432    0.043671   10.364028 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             10.364028   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636842   29.446018   library setup time
                                             29.446018   data required time
---------------------------------------------------------------------------------------------
                                             29.446018   data required time
                                            -10.364028   data arrival time
---------------------------------------------------------------------------------------------
                                             19.081989   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.242774    0.042561   10.362918 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             10.362918   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636591   29.446268   library setup time
                                             29.446268   data required time
---------------------------------------------------------------------------------------------
                                             29.446268   data required time
                                            -10.362918   data arrival time
---------------------------------------------------------------------------------------------
                                             19.083351   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.241828    0.040913   10.361270 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             10.361270   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.636230   29.446629   library setup time
                                             29.446629   data required time
---------------------------------------------------------------------------------------------
                                             29.446629   data required time
                                            -10.361270   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085360   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004551    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180233    0.000123    8.740123 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002432    0.049718    0.594524    9.334647 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.049718    0.000166    9.334813 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010744    0.122769    0.626336    9.961149 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.122772    0.000886    9.962036 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.030814    0.050040    0.134169   10.096205 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.050768    0.004922   10.101128 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.231081    0.219230   10.320357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.238870    0.035261   10.355618 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             10.355618   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.635103   29.447758   library setup time
                                             29.447758   data required time
---------------------------------------------------------------------------------------------
                                             29.447758   data required time
                                            -10.355618   data arrival time
---------------------------------------------------------------------------------------------
                                             19.092138   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003785    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140164    0.000086    9.310086 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.056466    0.625238    9.935324 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.056466    0.000212    9.935536 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019482    0.107480    0.211523   10.147059 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.107550    0.002642   10.149702 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.153603    0.168251   10.317953 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.154242    0.008459   10.326412 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             10.326412   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   29.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   30.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   30.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.082859   clock uncertainty
                                  0.000000   30.082859   clock reconvergence pessimism
                                 -0.481579   29.601280   library setup time
                                             29.601280   data required time
---------------------------------------------------------------------------------------------
                                             29.601280   data required time
                                            -10.326412   data arrival time
---------------------------------------------------------------------------------------------
                                             19.274868   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.013662    5.918179 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.148055    6.066234 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001431    6.067665 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142222    0.410135    6.477800 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142223    0.000755    6.478555 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003564    0.040661    0.205642    6.684196 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.040661    0.000276    6.684472 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.684472   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.073255    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013625   29.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289033   29.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.012363   29.965019 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.133952   30.098970 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001297   30.100267 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.000269   clock uncertainty
                                  0.967261   30.967531   clock reconvergence pessimism
                                 -0.114135   30.853397   library setup time
                                             30.853397   data required time
---------------------------------------------------------------------------------------------
                                             30.853397   data required time
                                             -6.684472   data arrival time
---------------------------------------------------------------------------------------------
                                             24.168926   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.013662    5.918179 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.148055    6.066234 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001431    6.067665 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142222    0.410135    6.477800 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142230    0.001261    6.479061 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.220628    0.266994    6.746055 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.221088    0.008714    6.754769 ^ wbs_ack_o (out)
                                              6.754769   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.754769   data arrival time
---------------------------------------------------------------------------------------------
                                             39.385227   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003623    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170176    0.000092   10.310093 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002773    0.052621    0.595630   10.905723 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.052621    0.000200   10.905923 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011569    0.142831    0.160266   11.066188 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.142846    0.001245   11.067433 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.301808    0.373441   11.440874 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.302516    0.012580   11.453455 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.453455   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.073255    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013621   54.663620 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289035   54.952656 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697   54.955353 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207134   55.162487 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020371   55.182858 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.082859   clock uncertainty
                                  0.000000   55.082859   clock reconvergence pessimism
                                 -1.260207   53.822651   library setup time
                                             53.822651   data required time
---------------------------------------------------------------------------------------------
                                             53.822651   data required time
                                            -11.453455   data arrival time
---------------------------------------------------------------------------------------------
                                             42.369194   slack (MET)



