// Seed: 3309852301
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri id_2,
    id_12,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    input supply0 id_6,
    input wire id_7,
    output tri id_8,
    output supply1 id_9,
    input uwire id_10
);
  id_13(
      id_7.id_3 == id_5, -1, ""
  );
  assign id_9 = id_0;
  assign id_5 = ((1'b0));
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    output tri  id_3
);
  wire id_5;
  xnor primCall (id_2, id_5, id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1
  );
endmodule
