<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">
<head>
<meta charset="UTF-8" />
<title>PDK/PDK TDA PM User Guide - Texas Instruments Wiki</title>
<meta name="generator" content="MediaWiki 1.25.1" />
<link rel="shortcut icon" href="favicon.ico" />
<link rel="search" type="application/opensearchdescription+xml" href="http://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)" />
<link rel="EditURI" type="application/rsd+xml" href="http://processors.wiki.ti.com/api.php?action=rsd" />
<link rel="alternate" hreflang="x-default" href="PDK_TDA_PM_User_Guide.html" />
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/" />
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="http://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom" />
<link rel="stylesheet" href="load.php@debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%252Cshared%257Cmediawiki.sectionAnchor%257Cmediawiki.skinning.interface%257Cmediawiki.ui.button%257Cskins.vector.styles&amp;only=styles&amp;skin=vector&amp;%252A.css" />
<meta name="ResourceLoaderDynamicStyles" content="" />
<link rel="stylesheet" href="load.php@debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector&amp;%252A.css" />
<style>a:lang(ar),a:lang(kk-arab),a:lang(mzn),a:lang(ps),a:lang(ur){text-decoration:none}
/* cache key: davincid_wikidb:resourceloader:filter:minify-css:7:70500b672b667d946e900b286b62c126 */</style>
<script src="load.php@debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector&amp;%252A"></script>
<script>if(window.mw){
mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"PDK/PDK_TDA_PM_User_Guide","wgTitle":"PDK/PDK TDA PM User Guide","wgCurRevisionId":233538,"wgRevisionId":233538,"wgArticleId":45175,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["ADAS Processors","Applications"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"PDK/PDK_TDA_PM_User_Guide","wgRelevantArticleId":45175,"wgIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"hidesig":true,"preview":true,"publish":false},"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":false,\"namespaces\":false}"});
}</script><script>if(window.mw){
mw.loader.implement("user.options",function($,jQuery){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens",function($,jQuery){mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\"});});
/* cache key: davincid_wikidb:resourceloader:filter:minify-js:7:a5c52c063dc436c1ca7c9f456936a5e9 */
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.page.startup","mediawiki.legacy.wikibits","mediawiki.legacy.ajax","skins.vector.js"]);
}</script>
<!--[if lt IE 7]><style type="text/css">body{behavior:url("/skins/Vector/csshover.min.htc")}</style><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-PDK_PDK_TDA_PM_User_Guide skin-vector action-view vector-animateLayout">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><div id="localNotice" lang="en" dir="ltr"><p><br />
<span style="color:#ff0000"><b>Please note as of Wednesday, August 15th, 2018 this wiki has been set to read only. If you are a TI Employee and require Edit ability please contact x0211426 from the company directory.</b></span>
</p></div></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en"><span dir="auto">PDK/PDK TDA PM User Guide</span></h1>
						<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Texas Instruments Wiki</div>
								<div id="contentSub"></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="PDK_TDA_PM_User_Guide.html#mw-head">navigation</a>, 					<a href="PDK_TDA_PM_User_Guide.html#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="hf-nsheader"><script language = "Javascript">
var tiContentGroup;
var tiwikicat = (typeof(mw.config.values.wgCategories[0]) === "undefined"? "":mw.config.values.wgCategories[0]);
tiContentGroup = "/DSP/wiki/Ext/" +tiwikicat;
var tiPageName;
tiPageName = 'wiki/PDK/PDK_TDA_PM_User_Guide';
</script></div><div class="hf-header"></div><div style="clear:both; margin:0; padding:0;"></div>
<div class="floatright"><a href="PDK_TDA_Software_Developer_Guide.html" title="PDK/PDK TDA Software Developer Guide"><img alt="Pdk tda home page.png" src="Pdk_tda_home_page.png" width="319" height="42" /></a></div>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="PDK_TDA_PM_User_Guide.html#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="PDK_TDA_PM_User_Guide.html#Examples"><span class="tocnumber">2</span> <span class="toctext">Examples</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="PDK_TDA_PM_User_Guide.html#MPU_Retention.2C_DSP.2C_IPU.2C_EVE_CPU_Idle_and_Wakeup_Test"><span class="tocnumber">2.1</span> <span class="toctext">MPU Retention, DSP, IPU, EVE CPU Idle and Wakeup Test</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="PDK_TDA_PM_User_Guide.html#Running_the_example"><span class="tocnumber">2.1.1</span> <span class="toctext">Running the example</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-5"><a href="PDK_TDA_PM_User_Guide.html#Clock_Rate_Configuration_Test"><span class="tocnumber">2.2</span> <span class="toctext">Clock Rate Configuration Test</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="PDK_TDA_PM_User_Guide.html#Running_the_example_2"><span class="tocnumber">2.2.1</span> <span class="toctext">Running the example</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-7"><a href="PDK_TDA_PM_User_Guide.html#PM_System_Configuration_Test"><span class="tocnumber">2.3</span> <span class="toctext">PM System Configuration Test</span></a>
<ul>
<li class="toclevel-3 tocsection-8"><a href="PDK_TDA_PM_User_Guide.html#Running_the_example_3"><span class="tocnumber">2.3.1</span> <span class="toctext">Running the example</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-9"><a href="PDK_TDA_PM_User_Guide.html#INA_based_power_measurement"><span class="tocnumber">2.4</span> <span class="toctext">INA based power measurement</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="PDK_TDA_PM_User_Guide.html#Running_the_example_4"><span class="tocnumber">2.4.1</span> <span class="toctext">Running the example</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-11"><a href="PDK_TDA_PM_User_Guide.html#CPU_Core_Loading"><span class="tocnumber">2.5</span> <span class="toctext">CPU Core Loading</span></a></li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span></h1>
<p>Power Management (PM) in Advanced Driver Assist Systems (ADAS) requires setting the right power and clock configurations which allow any IP to consume optimal power. This helps not only reduce the total power consumed by the device but also manage thermal dissipation of the silicon. This document looks at the aspects of power management framework developed for the TDAx family of devices. 
The following diagram gives the top level view of the power management software stack. Essentially the software stack is divided into two layers PMHAL and PMLIB. 
</p>
<div class="center"><div class="floatnone"><a href="http://processors.wiki.ti.com/index.php/File:PM_Software_components.png" class="image"><img alt="PM Software components.png" src="PM_Software_components.png" width="530" height="387" /></a></div></div><br />
<p>The power management (PM) software enables optimal power consumption and thermal management scalable across TDA devices. It is divided into three layers namely:
</p>
<ul><li>PRCM Database (DB): abstracts the SoC specific PRCM details regarding the registers, the partitioning of the device and the clock tree details.</li>
<li>Power Manager Hardware Abstraction Layer (PMHAL): abstracts the programming sequence of atomic power management actions like configuring a PD,  CD,  PLL, bandgap thermal sensors etc.</li>
<li>Application Interface Layer (PM Library - PMLIB): abstracts all PRCM architecture details to the application where the developer provides top-level requests of switching on or off a module or configuring a certain module clock to a certain desired frequency and putting CPUs to low power.</li></ul>
<p>The PM Framework’s interaction with other software in the system is as shown in the figure below:
</p>
<div class="center"><div class="floatnone"><a href="http://processors.wiki.ti.com/index.php/File:PM_Framework.png" class="image"><img alt="PM Framework.png" src="PM_Framework.png" width="433" height="293" /></a></div></div><br />
<p>The PM Framework is available on the all the different cores of the system. 
</p>
<ul><li>A possible configuration and distribution of PM responsibility across cores by a software developer is as given in the figure below. This is not a restrictive division but an example based on the nature of responsibilities of different cores in the Vision SDK Framework.</li></ul>
<div class="center"><div class="floatnone"><a href="http://processors.wiki.ti.com/index.php/File:PM_software_division.png" class="image"><img alt="PM software division.png" src="PM_software_division.png" width="544" height="293" /></a></div></div>
<h1><span class="mw-headline" id="Examples">Examples</span></h1>
<h2><span class="mw-headline" id="MPU_Retention.2C_DSP.2C_IPU.2C_EVE_CPU_Idle_and_Wakeup_Test">MPU Retention, DSP, IPU, EVE CPU Idle and Wakeup Test</span></h2>
<p>This example is available at "&lt;install_path&gt;/packages/ti/drv/pm/examples/cpuidle" for MPU, IPU, DSP and "&lt;install_path&gt;/packages/ti/drv/pm/examples/arp32_cpuidle" for EVE core.<br />
The MPU Retention and wakeup test is an example running on A15 core for tda2xx/tda2ex/tda2px. The DSP, IPU and EVE CPU Idle tests run on their respective cores. This example demonstrates the ability to take the MPU/IPU/DSP/EVE to low power retention mode and then wakeup using a timer interrupt. The example loops through the low power state and wakeup cycle 10 times before declaring success. The example illustrates the use of Power Management HAL and Library APIs which allow the MPU to go to retention and IPU/DSP/EVE to clock gated state.
</p>
<h3><span class="mw-headline" id="Running_the_example">Running the example</span></h3>
<p>To run the MPU Retention and Wakeup test, please follow the steps below.
</p>
<ol><li>Open CCS &amp; launch the target configuration.</li>
<li>Change the SYSBOOT Switch to debug mode or SD mode if booting from SD card.</li>
<li>Load the “pm_cpuidle_app_a15_0_release.xa15fg” on A15 or “pm_cpuidle_app_c66x_release.xe66” on DSP, “pm_cpuidle_app_ipu1_0_release.xem4” on M4 core present in “&lt;install_path&gt;\packages\ti\binary\pm_cpuidle_app\bin\&lt;PLATFORM&gt;” and execute it from CCS.</li></ol>
<pre><b>Note:</b>
1. For pm_arp32_cpuidle_test_app on Tda2xx/tda2px/Tda3xx, Before connecting the EVM to CCS through JTag, modify the gel files and then 
   reload these gel files as stated below.
   a. For Tda2xx, Enable the macro EVE_SW_CONFIG in TDA2xx_multicore_reset.gel
   b. For Tda3xx, do EVE MMU config for DRM registers after OCMC MMU config in TDA3xx_multicore_reset.gel as defined below.
   c. SetupEveMmuEntry(cpu_num, mmu_num, 14, 0x54160000, 0x54160000, EVE_MMU_PAGESIZE_16M);
2. For Tda2xx/tda2px, before running the test on EVE, run A15 in order to avoid 32 counter in halt state .
</pre>
<p>On successful execution the following output can be seen on the UART Console.<br />
</p>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>MPU:</strong>
</td></tr>
<tr>
<td> CPUIdle Test App<br />
<p>XBar is sucessfully connected to inst:35<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Enter Idle<br />
Enter Targeted Power State successfully<br />
Exit Idle<br />
Test Completed!!
</p>
</td></tr></table>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>DSP:</strong>
</td></tr>
<tr>
<td>PM CPUIdle Test App<br />
<p>XBar is successfully connected to inst:35<br />
Enter Idle<br />
Time Taken to Wakeup:996<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:977<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:979<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:981<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:980<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:982<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:984<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:983<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:979<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Time Taken to Wakeup:981<br />
Enter Targeted Power State successfully<br />
Test Completed!!
</p>
</td></tr></table>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>IPU:</strong>
</td></tr>
<tr>
<td>PM CPUIdle Test App<br />
<p>XBar is sucessfully connected to inst: 35<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Enter Idle<br />
Exit Idle<br />
Enter Targeted Power State successfully<br />
Test Completed!!
</p>
</td></tr></table>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>EVE:</strong>
</td></tr>
<tr>
<td>PM CPUIdle Test Application<br />
<p>Interrupt enable done<br />
Time Taken to Wakeup:126<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:77<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:79<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:78<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:77<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:79<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:78<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:77<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:79<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Time Taken to Wakeup:78<br />
ISR done<br />
Enter Targeted Power State successfully<br />
Interrupt disable done<br />
Test Completed!!<br />
PM CPUIdle Test Pass<br />
</p>
</td></tr></table>
<h2><span class="mw-headline" id="Clock_Rate_Configuration_Test">Clock Rate Configuration Test</span></h2>
<p>This example is available at "&lt;install_path&gt;/packages/ti/drv/pm/examples/clkrate_manager"
The Clock Rate Configuration test is an example running on A15 core and  IPU (M4) Core for tda2xx/tda2ex/tda2px and IPU (M4) core for tda3xx. This example demonstrates the ability to read the clock rate for different clocks for a given CPU (MPU/IPU/DSP/GPU/IVA/EVE). The example first reads the current clock configuration and then checks for OPP_NOM, OPP_OD and OPP_HIGH frequencies along with voltage changes by using the PMLIB clock rate APIs before declaring pass or fail. The example illustrates the use of Power Management LIB which allows changing the CPU OPP.
</p>
<h3><span class="mw-headline" id="Running_the_example_2">Running the example</span></h3>
<p>To run the example, please follow the steps below.
</p>
<ol><li>Open CCS &amp; launch the target configuration.</li>
<li>Change the SYSBOOT Switch to debug mode or SD mode if booting from SD card.</li>
<li>Load the “pm_clkrate_app_a15_0_release.xa15fg” on A15 core for TDA2xx or “pm_clkrate_app_ipu1_0_release.xem4” on M4 core for TDA3xx/TDA2xx present in “&lt;install_path&gt;\packages\ti\binary\pm_clkrate_app\bin\tda2xx” or “&lt;install_path&gt;\packages\ti\binary\ pm_clkrate_app\bin\tda3xx” and execute it from CCS.</li></ol>
<p>On successful execution the following output can be seen on the UART Console for TDA2xx or CCS Console for TDA3xx
</p>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>PM ClockRate App Logs:</strong>
</td></tr>
<tr>
<td>PM ClockRate Test App<br />
<p>Clkrate Manager Cpu Set and Get Frequency test:<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GPU_HYD_GCLK is 425600000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GPU_HYD_GCLK Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GPU_HYD_GCLK is 500000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GENERIC is 425600000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GENERIC Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_GPU ClkId PMHAL_PRCM_CLK_GENERIC is 532000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_DSP1 ClkId PMHAL_PRCM_CLK_GENERIC is 600000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_DSP1 ClkId PMHAL_PRCM_CLK_GENERIC Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_DSP1 ClkId PMHAL_PRCM_CLK_GENERIC is 600000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_EVE1 ClkId PMHAL_PRCM_CLK_GENERIC is 535000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_EVE1 ClkId PMHAL_PRCM_CLK_GENERIC Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_EVE1 ClkId PMHAL_PRCM_CLK_GENERIC is 650000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC is 750000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC is 1500000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC is 1500000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC Passed<br />
After Clock Rate Set, the Clock Rate for ModID PMHAL_PRCM_MOD_MPU ClkId PMHAL_PRCM_CLK_GENERIC is 1176000000 Hz<br /><br />
Clkrate Manager Cpu Set and Get Frequency test Completed!!<br /><br />
Clkrate Manager Bypass Freq Test:<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_DSP1 ClkId PMHAL_PRCM_CLK_GENERIC is 532000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_EVE1 ClkId PMHAL_PRCM_CLK_GENERIC is 650000000 Hz<br /><br />
Clkrate Manager Bypass Freq Test Completed!!<br /><br />
Clkrate Manager Module Set Frequency test:<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_DSS ClkId PMHAL_PRCM_CLK_DSS_GFCLK with clkrate 192000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_DSS ClkId PMHAL_PRCM_CLK_DSS_GFCLK Passed for clkRate 192000000 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_DSS ClkId PMHAL_PRCM_CLK_DSS_GFCLK is 192000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_CPGMAC ClkId PMHAL_PRCM_CLK_GMAC_RFT_CLK with clkrate 266000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_CPGMAC ClkId PMHAL_PRCM_CLK_GMAC_RFT_CLK Passed for clkRate 451584000 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_CPGMAC ClkId PMHAL_PRCM_CLK_GMAC_RFT_CLK is 451584000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_I2C5 ClkId PMHAL_PRCM_CLK_IPU_96M_GFCLK with clkrate 96000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_I2C5 ClkId PMHAL_PRCM_CLK_IPU_96M_GFCLK Passed for clkRate 96000000 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_I2C5 ClkId PMHAL_PRCM_CLK_IPU_96M_GFCLK is 96000000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_MCASP1 ClkId PMHAL_PRCM_CLK_MCASP1_AHCLKR with clkrate 112896000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_MCASP1 ClkId PMHAL_PRCM_CLK_MCASP1_AHCLKR Passed for clkRate 56448000 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_MCASP1 ClkId PMHAL_PRCM_CLK_MCASP1_AHCLKR is 56448000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_TIMER5 ClkId PMHAL_PRCM_CLK_TIMER5_GFCLK with clkrate 20000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_TIMER5 ClkId PMHAL_PRCM_CLK_TIMER5_GFCLK Passed for clkRate 451584000 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_TIMER5 ClkId PMHAL_PRCM_CLK_TIMER5_GFCLK is 451584000 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_DCAN1 ClkId PMHAL_PRCM_CLK_DCAN1_SYS_CLK with clkrate 20000000 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_DCAN1 ClkId PMHAL_PRCM_CLK_DCAN1_SYS_CLK Passed for clkRate 22579200 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_DCAN1 ClkId PMHAL_PRCM_CLK_DCAN1_SYS_CLK is 22579200 Hz<br /><br />
the Clock Rate passed for ModID PMHAL_PRCM_MOD_GPIO1 ClkId PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK with clkrate 32786 Hz<br />
ClockSET for ModID PMHAL_PRCM_MOD_GPIO1 ClkId PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK Passed for clkRate 32786 Hz<br />
After Clock Rate Set,Clock Rate for ModID PMHAL_PRCM_MOD_GPIO1 ClkId PMHAL_PRCM_CLK_WKUPAON_SYS_GFCLK is 32786 Hz<br /><br />
Clkrate Manager module Set Frequency test Completed!!
</p>
</td></tr></table>
<h2><span class="mw-headline" id="PM_System_Configuration_Test">PM System Configuration Test</span></h2>
<p>This example is available at "&lt;install_path&gt;/packages/ti/drv/pm/examples/systemconfig"
The PM System Configuration test is an example running on tda2xx A15 core, tda2xx M4 core and tda3xx IPU (M4) core. This example demonstrates the ability to configure the desired power state for a given module based on the entries in the power spread sheet. The example loops through the different modules and power states and tries to program the same for each module using PM LIB sysconfig APIs before declaring pass or fail. The example illustrates the use of Power Management LIB which allows system configuration.
</p>
<h3><span class="mw-headline" id="Running_the_example_3">Running the example</span></h3>
<p>To run the PM System Configuration test, please follow the steps below
</p>
<ol><li>Open CCS &amp; launch the target configuration.</li>
<li>Change the SYSBOOT Switch to debug mode or SD mode if booting from SD card.</li>
<li>Load the “pm_systemconfig_app_a15_0_release.xa15fg” on A15 core for TDA2xx/tda2ex/tda2px or “pm_systemconfig_app_ipu1_0_release.xem4” on M4 core for TDA3xx present in “&lt;install_path&gt;\packages\ti\binary\pm_systemconfig_app\bin\&lt;board&gt;” and execute it from CCS.</li></ol>
<p>On successful execution the following output can be seen on the UART Console for TDA2xx or CCS Console for TDA3xx.
</p>
<table role="presentation" class="wikitable mw-collapsible mw-collapsed">
<tr>
<td> <strong>PM System Configuration App Logs:</strong>
</td></tr>
<tr>
<td>PM System Config Test App<br />
<p>PMHAL_PRCM_MOD_OCP2SCP1: PASS<br />
PMHAL_PRCM_MOD_OCP2SCP3: PASS<br />
PMHAL_PRCM_MOD_ATL: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_DUMMY_MODULE4: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_DUMMY_MODULE1: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_DUMMY_MODULE2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_DUMMY_MODULE3: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_IO_SRCOMP_CORE: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SMARTREFLEX_CORE: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SMARTREFLEX_DSPEVE: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SMARTREFLEX_GPU: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SMARTREFLEX_IVAHD: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SMARTREFLEX_MPU: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_USB_PHY1_ALWAYS_ON: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_USB_PHY2_ALWAYS_ON: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_USB_PHY3_ALWAYS_ON: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_EFUSE_CTRL_CUST: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DMA_SYSTEM: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DSP1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DSP2: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_BB2D: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_DSS: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SDVENC: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_DLL: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_DMM: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EMIF1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EMIF2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EMIF_OCP_FW: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EVE1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EVE2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_EVE3: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_EVE4: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_CPGMAC: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPU: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_I2C5: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MCASP1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER5: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER6: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER7: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER8: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_UART6: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_IPU1: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_IPU2: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_IVA: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_SL2: PMLIB_SYS_CONFIG_AUTO_CG PASS<br />
PMHAL_PRCM_MOD_IEEE1500_2_OCP: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MMC1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MMC2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MLB_SS: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_SATA: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_OCP2SCP1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_OCP2SCP3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_USB_OTG_SS1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_USB_OTG_SS2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_USB_OTG_SS3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_USB_OTG_SS4: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_CTRL_MODULE_BANDGAP: Module has dependencies<br />
PMHAL_PRCM_MOD_DLL_AGING: Module has dependencies<br />
PMHAL_PRCM_MOD_L3_INSTR: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_L3_MAIN_2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCP_WP_NOC: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPMC: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_L3_MAIN_1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MMU_EDMA: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MMU_PCIESS: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCMC_RAM1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCMC_RAM2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCMC_RAM3: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCMC_ROM: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SPARE_IVA2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_VCP1: Module has dependencies<br />
PMHAL_PRCM_MOD_VCP2: Module has dependencies<br />
PMHAL_PRCM_MOD_SPARE_CME: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_HDMI: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_ICM: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_SATA2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_UNKNOWN4: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_UNKNOWN5: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_UNKNOWN6: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_VIDEOPLL1: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_VIDEOPLL2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_VIDEOPLL3: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_TPCC: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TPTC1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TPTC2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_L4_CFG: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_OCP2SCP2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SAR_ROM: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_RTC: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_SDRAM: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_SPARE_SMARTREFLEX_WKUP: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_SPINLOCK: Module has dependencies<br />
PMHAL_PRCM_MOD_IO_DELAY_BLOCK: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_MAILBOX1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MAILBOX10: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MAILBOX11: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MAILBOX12: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MAILBOX13: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MAILBOX2: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX3: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX4: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX5: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX6: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX7: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX8: Module has dependencies<br />
PMHAL_PRCM_MOD_MAILBOX9: Module has dependencies<br />
PMHAL_PRCM_MOD_I2C1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_I2C2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_I2C3: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_I2C4: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_L4_PER1: Module has dependencies<br />
PMHAL_PRCM_MOD_TIMER10: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER11: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER3: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER4: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER9: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_ELM: Module has dependencies<br />
PMHAL_PRCM_MOD_HDQ1W: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCSPI1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCSPI2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCSPI3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCSPI4: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_UART2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART4: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART5: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPIO2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_GPIO3: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_GPIO4: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_GPIO5: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_GPIO6: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPIO7: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPIO8: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MMC3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MMC4: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_DCAN2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_L4_PER2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_UART7: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART8: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_UART9: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_PRUSS1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_PRUSS2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP4: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP5: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP6: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP7: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MCASP8: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_PWMSS1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_PWMSS2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_PWMSS3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_QSPI: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_L4_PER3: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER13: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER14: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER15: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_TIMER16: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_AES1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_AES2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DES3DES: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DMA_CRYPTO: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_FPKA: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_RNG: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_SHA2MD51: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_SHA2MD52: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_MPU: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_MPU_MPU_DBG: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_PCIESS1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_CSI1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_CSI2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_LVDSRX: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_VIP1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_VIP2: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_VIP3: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_VPE: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_DEBUG_LOGIC: No Valid Module Mode, Cannot be enabled from software<br />
Optional Clocks if any have been enabled<br />
PMHAL_PRCM_MOD_MPU_EMU_DBG: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_ADC: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_COUNTER_32K: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_CTRL_MODULE_WKUP: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_DCAN1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_GPIO1: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_IO_SRCOMP_WKUP: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_KBD: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_L4_WKUP: Module has dependencies<br />
PMHAL_PRCM_MOD_SAR_RAM: Module has dependencies<br />
PMHAL_PRCM_MOD_SPARE_SAFETY1: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_SAFETY2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_SAFETY3: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_SAFETY4: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_UNKNOWN2: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_SPARE_UNKNOWN3: No Valid Module Mode, Cannot be disabled from software<br />
Optional Clocks if any have been disabled<br />
PMHAL_PRCM_MOD_TIMER1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_TIMER12: Module has dependencies<br />
PMHAL_PRCM_MOD_UART10: PMLIB_SYS_CONFIG_DISABLED PASS<br />
PMHAL_PRCM_MOD_WD_TIMER1: PMLIB_SYS_CONFIG_ALWAYS_ENABLED PASS<br />
PMHAL_PRCM_MOD_WD_TIMER2: PMLIB_SYS_CONFIG_DISABLED PASS<br />
</p>
<hr /><br />
<p>Sysconfig Test case has passed
</p>
</td></tr></table>
<h2><span class="mw-headline" id="INA_based_power_measurement">INA based power measurement</span></h2>
<p>This example is available at "&lt;install_path&gt;/packages/ti/drv/pm/examples/ina226_power_measure"
The Junction Temperature Sensor test is an example running on tda2xx A15 core. This example demonstrates the ability to read the power from on board INA226 power monitors. The example loops over the different voltage rails supported by the device and reports the current and power consumed by the device voltage rails.
On the TDA2xx board, make the following changes to the TI EVM for the test to pass
</p>
<ul><li>STEP 1: Change the select for RU113 multiplexer on the board by making R264 = 10k &amp; R265 = NO-POP. This allows DCAN2 Signaling.</li>
<li>STEP 2: Then perform a blue wiring for the following connections:
<ul><li>DCAN2_TX (JP3 pin 1) to PM_I2C_SDA (J8 pin 2)</li>
<li>DCAN2_RX (JP3 pin 2) to PM_I2C_SCL (J8 pin 1)</li></ul></li>
<li>From Software Configure the PAD configuration registers such that the gpio6_14 and gpio6_15 pads operate as I2C3_SDA and I2C3_SCL respectively. Note that this is taken care from software. Additionally ensure SEL_I2C3_CAN2 is high.</li></ul>
<div class="center"><div class="floatnone"><a href="http://processors.wiki.ti.com/index.php/File:Ina266_pm.png" class="image"><img alt="Ina266 pm.png" src="Ina266_pm.png" width="1008" height="355" /></a></div></div>
<h3><span class="mw-headline" id="Running_the_example_4">Running the example</span></h3>
<p>To run the INA 226 power measurement test, please follow the steps below
</p>
<ol><li>Open CCS &amp; launch the target configuration.</li>
<li>Change the SYSBOOT Switch to debug mode or SD mode if booting from SD card.</li>
<li>Load the “pm_ina226_app_a15_0_release.xa15fg” on A15 core for TDA2xx present in “&lt;install_path&gt;\packages\ti\binary\pm_ina226_app\bin\tda2xx” and execute it from CCS.</li></ol>
<p>Please see the example log from the console for the INA 226 power measurement test on TDA2xx. The power as measured on your sample can show some varying results depending on the type of sample what is running on the device.
<a href="http://processors.wiki.ti.com/index.php/File:Ina266_logs.png" class="image"><img alt="Ina266 logs.png" src="Ina266_logs.png" width="769" height="509" /></a>
</p>
<h2><span class="mw-headline" id="CPU_Core_Loading">CPU Core Loading</span></h2>
<p>This example showcases the CORE Loading Software.
</p><p>The Cores supported are:
</p>
<pre>A15_0 			- Dhrystone 80% Load, 20% A15 subsystem in retention, A15_1 is force off mode
IPU1_0 (Cortex M4)	- Dhrystone 80% Load, 20% M4 in WFI.
IPU1_1 (Cortex M4)	- Dhrystone 80% Load, 20% M4 in WFI.
IPU2_0 (Cortex M4)	- Dhrystone 80% Load, 20% M4 in WFI.
IPU2_1 (Cortex M4)	- Dhrystone 80% Load, 20% M4 in WFI.
DSP1   (C66x DSP )	- Maximum Power 80% Load, 20% DSP in AutoClock gate. DSP EDMA programmed to perform L2RAM to L2RAM transfers while Max power test is running on DSP.
DSP2   (C66x DSP )	- Maximum Power 80% Load, 20% DSP in AutoClock gate. DSP EDMA programmed to perform L2RAM to L2RAM transfers while Max power test is running on DSP.
EVE1   (EVE      )	- FFT Power 80% Load, 20% EVE in AutoClock gate. EVE EDMA programmed to perform DDR to DDR transfers while FFT processing is running.
</pre>
<p>Code for all cores runs from DDR.
</p><p>GEL Configuration required is:(TDAxxx_multicore_reset.gel)
</p>
<pre>#define VISION_SDK_CONFIG      1 /* Applicable for Vision SDK users only */
#define VISION_SDK_CONFIG_OLD  0 /* For VSDK 2.8, set this to 1.
                                 * VISION_SDK_CONFIG should also be set to 1
                                 */
#define EVE_SW_CONFIG          0 /* Applicable for EVE_SW users only
                                 * Effective only when
                                 * VISION_SDK_CONFIG == 0
                                 */
</pre>
<p>How to run (A15):
</p>
<ol><li>. Switch on the board.</li>
<li>. Connect to A15_0.</li>
<li>. Perform CPU reset for A15_0.</li>
<li>. Load the A15 code pm_core_loading_app_a15_0_release.xa15fg</li>
<li>. Code will reach main. If the code runs automatically after loading, make sure you perform A15 CPU reset.</li>
<li>. Run the code on A15_0.</li>
<li>. Logs will start getting printed on UART (every ~3 seconds the code will print on UART console the load)</li></ol>
<pre>[A15-0  ]Load Kernel Time Taken = 208
</pre>
<pre>782531: LOAD: CPU: 81%, HWI: 0%, SWI:0%
782535: LOAD: TSK: CORE LOADING: 80%
</pre>
<pre>[A15-0  ]Load Kernel Time Taken = 208
</pre>
<pre>786326: LOAD: CPU: 81%, HWI: 0%, SWI:0%
786330: LOAD: TSK: CORE LOADING: 79%
</pre>
<p>UART Configuration is:
</p>
<pre>Baud Rate: 115200
Data	&#160;: 8 bit
Parity	&#160;: none
Stop	&#160;: 1 bit
Flow Control&#160;: none
</pre>
<p>How to run other cores:
</p>
<ol><li>. Connect to A15_0.</li>
<li>. Run the GEL script to enable the respective core in TDA2Px_multicore_reset.gel</li>
<li>. Connect to the desired CPU core.</li>
<li>. Perform CPU Reset.</li>
<li>. Load code for the respective core.</li>
<li>. Code would reach main.</li>
<li>. Make sure A15 is running even if no code is loaded on A15 CPU Core.</li>
<li>. Run the code on the individual cores.</li></ol>
<p>Again each core would send its own message on the UART console.
</p>
<!-- 
NewPP limit report
CPU time usage: 0.172 seconds
Real time usage: 0.256 seconds
Preprocessor visited node count: 49/1000000
Preprocessor generated node count: 68/1000000
Post‐expand include size: 243/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
-->

<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%   45.979      1 - -total
100.00%   45.979      1 - Template:Return_to_PDK_TDA_Home_Page
 12.90%    5.932      1 - Template:Clr
-->

<!-- Saved in parser cache with key davincid_wikidb:pcache:idhash:45175-0!*!*!!en!5!* and timestamp 20190103020758 and revision id 233538
 -->
<div class="hf-footer"></div><div class="hf-nsfooter"><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="http://processors.wiki.ti.com/index.php/File:E2e.jpg" class="image"><img alt="E2e.jpg" src="E2e.jpg" width="305" height="63" /></a>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external free" href="http://e2e.ti.com">http://e2e.ti.com</a>. Please post only comments about the article <b>PDK/PDK TDA PM User Guide</b> here.</i>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"> <a href="http://processors.wiki.ti.com/index.php/File:Hyperlink_blue.png" class="image"><img alt="Hyperlink blue.png" src="Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li> <a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li> <a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li> <a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li> <a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br />
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br />
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<p><!-- HitBox Sub accounts Code START -->
<script language="JavaScript" src="http://focus.ti.com/js/shared/metrics/metrics-min.js?version=1" type="text/javascript"></script>
<!-- HitBox Sub accounts Code END -->
</p>
<div id="tiPrivacy"></div>
</div></div>									<div class="printfooter">
						Retrieved from "<a dir="ltr" href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;oldid=233538">http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;oldid=233538</a>"					</div>
													<div id='catlinks' class='catlinks'><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="http://processors.wiki.ti.com/index.php/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="http://processors.wiki.ti.com/index.php/Category:ADAS_Processors" title="Category:ADAS Processors">ADAS Processors</a></li><li><a href="http://processors.wiki.ti.com/index.php/Category:Applications" title="Category:Applications">Applications</a></li></ul></div></div>												<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="http://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=PDK%2FPDK+TDA+PM+User+Guide" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="http://processors.wiki.ti.com/index.php/Special:RequestAccount" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="PDK_TDA_PM_User_Guide.html"  title="View the content page [c]" accesskey="c">Page</a></span></li>
															<li  id="ca-talk" class="new"><span><a href="http://processors.wiki.ti.com/index.php?title=Talk:PDK/PDK_TDA_PM_User_Guide&amp;action=edit&amp;redlink=1"  title="Discussion about the content page [t]" accesskey="t">Discussion</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label"><span>Variants</span><a href="PDK_TDA_PM_User_Guide.html#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="PDK_TDA_PM_User_Guide.html" >Read</a></span></li>
															<li id="ca-viewsource"><span><a href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;action=edit"  title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="PDK_TDA_PM_User_Guide.html#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="http://processors.wiki.ti.com/index.php" id="searchform">
														<div id="simpleSearch">
															<input type="search" name="search" placeholder="Search" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput" /><input type="hidden" value="Special:Search" name="title" /><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton" /><input type="submit" name="go" value="Go" title="Go to a page with this exact name if exists" id="searchButton" class="searchButton" />								</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="http://processors.wiki.ti.com/index.php/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
													<li id="n-mainpage"><a href="http://processors.wiki.ti.com/index.php/Main_Page" title="Visit the main page [z]" accesskey="z">Main Page</a></li>
													<li id="n-All-pages"><a href="http://processors.wiki.ti.com/index.php/Special:AllPages">All pages</a></li>
													<li id="n-All-categories"><a href="http://processors.wiki.ti.com/index.php/Special:Categories">All categories</a></li>
													<li id="n-recentchanges"><a href="http://processors.wiki.ti.com/index.php/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li>
													<li id="n-randompage"><a href="http://processors.wiki.ti.com/index.php/Special:Random" title="Load a random page [x]" accesskey="x">Random page</a></li>
													<li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>
											</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
													<li id="coll-create_a_book"><a href="http://processors.wiki.ti.com/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=PDK%2FPDK+TDA+PM+User+Guide">Create a book</a></li>
													<li id="coll-download-as-rl"><a href="http://processors.wiki.ti.com/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=PDK%2FPDK+TDA+PM+User+Guide&amp;oldid=233538&amp;writer=rl">Download as PDF</a></li>
													<li id="t-print"><a href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>
											</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Toolbox</h3>

			<div class="body">
									<ul>
													<li id="t-whatlinkshere"><a href="http://processors.wiki.ti.com/index.php/Special:WhatLinksHere/PDK/PDK_TDA_PM_User_Guide" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li>
													<li id="t-recentchangeslinked"><a href="http://processors.wiki.ti.com/index.php/Special:RecentChangesLinked/PDK/PDK_TDA_PM_User_Guide" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li>
													<li id="t-specialpages"><a href="http://processors.wiki.ti.com/index.php/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li>
													<li id="t-permalink"><a href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;oldid=233538" title="Permanent link to this revision of the page">Permanent link</a></li>
													<li id="t-info"><a href="http://processors.wiki.ti.com/index.php?title=PDK/PDK_TDA_PM_User_Guide&amp;action=info" title="More information about this page">Page information</a></li>
											</ul>
							</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 9 March 2018, at 01:31.</li>
											<li id="footer-info-viewcount">This page has been accessed 2,854 times.</li>
											<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="http://processors.wiki.ti.com/index.php/Project:Privacy_policy" title="Project:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="http://processors.wiki.ti.com/index.php/Project:About" title="Project:About">About Texas Instruments Wiki</a></li>
											<li id="footer-places-disclaimer"><a href="http://processors.wiki.ti.com/index.php/Project:General_disclaimer" title="Project:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-termsofservice"><a href="http://processors.wiki.ti.com/index.php/Project:Terms_of_Service" title="Project:Terms of Service">Terms of Use</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
															<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31" /></a>
													</li>
											<li id="footer-poweredbyico">
															<a href="http://www.mediawiki.org/"><img src="poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31" /></a>
													</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>if(window.jQuery)jQuery.ready();</script><script>if(window.mw){
mw.loader.state({"site":"loading","user":"ready","user.groups":"ready"});
}</script>
<script>if(window.mw){
mw.loader.load(["mediawiki.toc","mediawiki.action.view.postEdit","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest"],null,true);
}</script>
<script>if(window.mw){
document.write("\u003Cscript src=\"http://processors.wiki.ti.com/load.php?debug=false\u0026amp;lang=en\u0026amp;modules=site\u0026amp;only=scripts\u0026amp;skin=vector\u0026amp;*\"\u003E\u003C/script\u003E");
}</script>
<script>if(window.mw){
mw.config.set({"wgBackendResponseTime":811});
}</script>
	</body>
</html>
