

================================================================
== Vitis HLS Report for 'store_tile_mm_Pipeline_Out_writex'
================================================================
* Date:           Tue Oct 21 15:32:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey_Out_writex  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     394|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      99|    -|
|Register         |        -|     -|     216|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|     525|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln344_1_fu_429_p2             |         +|   0|  0|  29|          22|          22|
    |add_ln344_2_fu_439_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln344_3_fu_294_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln344_fu_303_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln347_fu_470_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln350_1_fu_459_p2             |         +|   0|  0|  16|          15|          15|
    |add_ln350_fu_341_p2               |         +|   0|  0|  16|           9|           9|
    |empty_fu_252_p2                   |         +|   0|  0|  17|          10|          10|
    |p_mid1_fu_381_p2                  |         +|   0|  0|  17|          10|          10|
    |empty_95_fu_282_p2                |         -|   0|  0|  28|          21|          21|
    |p_mid17_fu_411_p2                 |         -|   0|  0|  28|          21|          21|
    |sub_ln350_fu_371_p2               |         -|   0|  0|  16|          15|          15|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |       and|   0|  0|   2|           1|           1|
    |ap_condition_472                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln344_fu_288_p2              |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln347_1_fu_476_p2            |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln347_fu_309_p2              |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln344_fu_315_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln344_1_fu_329_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln344_2_fu_417_p3          |    select|   0|  0|  20|           1|          21|
    |select_ln344_fu_321_p3            |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 394|         261|         260|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_x_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_y_1                  |   9|          2|    8|         16|
    |gmem_out_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_out_blk_n_B                      |   9|          2|    1|          2|
    |gmem_out_blk_n_W                      |   9|          2|    1|          2|
    |indvar_flatten_fu_118                 |   9|          2|   16|         32|
    |x_fu_110                              |   9|          2|    8|         16|
    |y_fu_114                              |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  99|         22|   69|        138|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |icmp_ln344_reg_543                |   1|   0|    1|          0|
    |icmp_ln347_1_reg_561              |   1|   0|    1|          0|
    |indvar_flatten_fu_118             |  16|   0|   16|          0|
    |or_ln344_reg_547                  |   1|   0|    1|          0|
    |outbuf_load_reg_565               |  32|   0|   32|          0|
    |sext_ln347_mid2_v_reg_551         |  62|   0|   62|          0|
    |x_fu_110                          |   8|   0|    8|          0|
    |y_fu_114                          |   8|   0|    8|          0|
    |zext_ln344_2_cast_reg_538         |   8|   0|   32|         24|
    |icmp_ln347_1_reg_561              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 216|  32|  177|         24|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  store_tile_mm_Pipeline_Out_writex|  return value|
|m_axi_gmem_out_AWVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_AWUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WVALID    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WREADY    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WDATA     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WSTRB     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WLAST     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WID       |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_WUSER     |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARVALID   |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREADY   |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARADDR    |  out|   64|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARID      |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLEN     |  out|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARBURST   |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK    |  out|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE   |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARPROT    |  out|    3|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARQOS     |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARREGION  |  out|    4|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_ARUSER    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RDATA     |   in|   32|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RLAST     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM  |   in|    9|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_RRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BVALID    |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BREADY    |  out|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BRESP     |   in|    2|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BID       |   in|    1|       m_axi|                           gmem_out|       pointer|
|m_axi_gmem_out_BUSER     |   in|    1|       m_axi|                           gmem_out|       pointer|
|zext_ln344               |   in|    9|     ap_none|                         zext_ln344|        scalar|
|bound                    |   in|   16|     ap_none|                              bound|        scalar|
|tw_eff                   |   in|    8|     ap_none|                             tw_eff|        scalar|
|zext_ln344_2             |   in|    8|     ap_none|                       zext_ln344_2|        scalar|
|select_ln350             |   in|    6|     ap_none|                       select_ln350|        scalar|
|zext_ln344_1             |   in|   11|     ap_none|                       zext_ln344_1|        scalar|
|out_r                    |   in|   64|     ap_none|                              out_r|        scalar|
|outbuf_address0          |  out|   15|   ap_memory|                             outbuf|         array|
|outbuf_ce0               |  out|    1|   ap_memory|                             outbuf|         array|
|outbuf_q0                |   in|   32|   ap_memory|                             outbuf|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 14 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln344_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln344_1"   --->   Operation 15 'read' 'zext_ln344_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln350_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln350"   --->   Operation 16 'read' 'select_ln350_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln344_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln344_2"   --->   Operation 17 'read' 'zext_ln344_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tw_eff_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tw_eff"   --->   Operation 18 'read' 'tw_eff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bound"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln344_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln344"   --->   Operation 20 'read' 'zext_ln344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln344_1_cast = zext i11 %zext_ln344_1_read"   --->   Operation 21 'zext' 'zext_ln344_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln344_2_cast = zext i8 %zext_ln344_2_read"   --->   Operation 22 'zext' 'zext_ln344_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln344_cast = zext i9 %zext_ln344_read"   --->   Operation 23 'zext' 'zext_ln344_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln350_cast = sext i6 %select_ln350_read"   --->   Operation 24 'sext' 'select_ln350_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln350_cast_cast = zext i7 %select_ln350_cast"   --->   Operation 25 'zext' 'select_ln350_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_35, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.split.i.i"   --->   Operation 32 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 33 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln344_3 = zext i8 %y_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 35 'zext' 'zext_ln344_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln344_cast, i10 %zext_ln344_3" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 36 'add' 'empty' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 37 'bitconcatenate' 'p_shl_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i = zext i20 %p_shl_i_i" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 38 'zext' 'p_shl_cast14_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl2_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 39 'bitconcatenate' 'p_shl2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i = zext i12 %p_shl2_i_i" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 40 'zext' 'p_shl2_cast15_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.89ns)   --->   "%empty_95 = sub i21 %p_shl_cast14_i_i, i21 %p_shl2_cast15_i_i" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 41 'sub' 'empty_95' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln344 = icmp_eq  i16 %indvar_flatten_load, i16 %bound_read" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 42 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln344_3 = add i16 %indvar_flatten_load, i16 1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 43 'add' 'add_ln344_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %for.inc13.loopexit.i.i, void %store_tile_mm.exit.exitStub" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 44 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 45 'load' 'x_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.76ns)   --->   "%add_ln344 = add i8 %y_1, i8 1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 46 'add' 'add_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%icmp_ln347 = icmp_eq  i8 %x_load, i8 %tw_eff_read" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 47 'icmp' 'icmp_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln344 = or i1 %icmp_ln347, i1 %first_iter_0" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 48 'or' 'or_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln344 = select i1 %icmp_ln347, i8 0, i8 %x_load" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 49 'select' 'select_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.39ns)   --->   "%select_ln344_1 = select i1 %icmp_ln347, i8 %add_ln344, i8 %y_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 50 'select' 'select_ln344_1' <Predicate = (!icmp_ln344)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i8 %select_ln344_1" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 51 'zext' 'zext_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.76ns)   --->   "%add_ln350 = add i9 %select_ln350_cast_cast, i9 %zext_ln350" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 52 'add' 'add_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i9 %add_ln350" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 53 'trunc' 'trunc_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln350, i7 0" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %add_ln350, i5 0" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 55 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i14 %p_shl1" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 56 'zext' 'zext_ln350_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln350 = sub i15 %p_shl, i15 %zext_ln350_1" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 57 'sub' 'sub_ln350' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln344_4 = zext i8 %add_ln344" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 58 'zext' 'zext_ln344_4' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.77ns)   --->   "%p_mid1 = add i10 %zext_ln344_cast, i10 %zext_ln344_4" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 59 'add' 'p_mid1' <Predicate = (!icmp_ln344)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl_i_i_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %p_mid1, i10 0" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 60 'bitconcatenate' 'p_shl_i_i_mid1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i_mid1 = zext i20 %p_shl_i_i_mid1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 61 'zext' 'p_shl_cast14_i_i_mid1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl2_i_i_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %p_mid1, i2 0" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 62 'bitconcatenate' 'p_shl2_i_i_mid1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i_mid1 = zext i12 %p_shl2_i_i_mid1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 63 'zext' 'p_shl2_cast15_i_i_mid1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.89ns)   --->   "%p_mid17 = sub i21 %p_shl_cast14_i_i_mid1, i21 %p_shl2_cast15_i_i_mid1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 64 'sub' 'p_mid17' <Predicate = (!icmp_ln344)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln344_1)   --->   "%select_ln344_2 = select i1 %icmp_ln347, i21 %p_mid17, i21 %empty_95" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 65 'select' 'select_ln344_2' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln344_1)   --->   "%sext_ln344 = sext i21 %select_ln344_2" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 66 'sext' 'sext_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln344_1 = add i22 %sext_ln344, i22 %zext_ln344_1_cast" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 67 'add' 'add_ln344_1' <Predicate = (!icmp_ln344)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln344_1 = sext i22 %add_ln344_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 68 'sext' 'sext_ln344_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.08ns)   --->   "%add_ln344_2 = add i64 %sext_ln344_1, i64 %out_read" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 69 'add' 'add_ln344_2' <Predicate = (!icmp_ln344)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln347_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln344_2, i32 2, i32 63" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 70 'partselect' 'sext_ln347_mid2_v' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i8 %select_ln344" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 71 'zext' 'zext_ln350_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln350_1 = add i15 %sub_ln350, i15 %zext_ln350_2" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 72 'add' 'add_ln350_1' <Predicate = (!icmp_ln344)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln350_3 = zext i15 %add_ln350_1" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 73 'zext' 'zext_ln350_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln350_3" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 74 'getelementptr' 'outbuf_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %or_ln344, void %for.inc.split.i.i, void %for.first.iter.for.inc.i.i" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 75 'br' 'br_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%outbuf_load = load i15 %outbuf_addr" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 76 'load' 'outbuf_load' <Predicate = (!icmp_ln344)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 18432> <RAM>
ST_1 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln347 = add i8 %select_ln344, i8 1" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 77 'add' 'add_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln347_1 = icmp_eq  i8 %add_ln347, i8 %tw_eff_read" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 78 'icmp' 'icmp_ln347_1' <Predicate = (!icmp_ln344)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347_1, void %new.latch.for.inc.split.i.i, void %last.iter.for.inc.split.i.i" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 79 'br' 'br_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln347 = store i16 %add_ln344_3, i16 %indvar_flatten" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 80 'store' 'store_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln347 = store i8 %select_ln344_1, i8 %y" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 81 'store' 'store_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln347 = store i8 %add_ln347, i8 %x" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 82 'store' 'store_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.42>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc.i.i" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 83 'br' 'br_ln347' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_writey_Out_writex_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln344_2 = sext i62 %sext_ln347_mid2_v" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 85 'sext' 'sext_ln344_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln344_2" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 86 'getelementptr' 'gmem_out_addr' <Predicate = (or_ln344)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (7.30ns)   --->   "%empty_97 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_out_addr, i32 %zext_ln344_2_cast" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 87 'writereq' 'empty_97' <Predicate = (or_ln344)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc.split.i.i" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 88 'br' 'br_ln347' <Predicate = (or_ln344)> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%outbuf_load = load i15 %outbuf_addr" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 89 'load' 'outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 18432> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i32 %gmem_out, i64 %sext_ln344_2" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 90 'getelementptr' 'gmem_out_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln349 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:349->src/srcnn.cpp:554]   --->   Operation 91 'specpipeline' 'specpipeline_ln349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 92 'specloopname' 'specloopname_ln347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln350 = bitcast i32 %outbuf_load" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 93 'bitcast' 'bitcast_ln350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (7.30ns)   --->   "%write_ln350 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_out_addr_1, i32 %bitcast_ln350, i4 15" [src/srcnn.cpp:350->src/srcnn.cpp:554]   --->   Operation 94 'write' 'write_ln350' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 95 [5/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 95 'writeresp' 'empty_96' <Predicate = (icmp_ln347_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 96 [4/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 96 'writeresp' 'empty_96' <Predicate = (icmp_ln347_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [3/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 97 'writeresp' 'empty_96' <Predicate = (icmp_ln347_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 98 [2/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 98 'writeresp' 'empty_96' <Predicate = (icmp_ln347_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 99 [1/5] (7.30ns)   --->   "%empty_96 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr_1" [src/srcnn.cpp:344->src/srcnn.cpp:554]   --->   Operation 99 'writeresp' 'empty_96' <Predicate = (icmp_ln347_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln347 = br void %new.latch.for.inc.split.i.i" [src/srcnn.cpp:347->src/srcnn.cpp:554]   --->   Operation 100 'br' 'br_ln347' <Predicate = (icmp_ln347_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln344]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tw_eff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln344_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln350]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln344_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                      (alloca        ) [ 010000000]
y                      (alloca        ) [ 010000000]
indvar_flatten         (alloca        ) [ 010000000]
out_read               (read          ) [ 000000000]
zext_ln344_1_read      (read          ) [ 000000000]
select_ln350_read      (read          ) [ 000000000]
zext_ln344_2_read      (read          ) [ 000000000]
tw_eff_read            (read          ) [ 000000000]
bound_read             (read          ) [ 000000000]
zext_ln344_read        (read          ) [ 000000000]
zext_ln344_1_cast      (zext          ) [ 000000000]
zext_ln344_2_cast      (zext          ) [ 011000000]
zext_ln344_cast        (zext          ) [ 000000000]
select_ln350_cast      (sext          ) [ 000000000]
select_ln350_cast_cast (zext          ) [ 000000000]
specmemcore_ln0        (specmemcore   ) [ 000000000]
specinterface_ln0      (specinterface ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
store_ln0              (store         ) [ 000000000]
br_ln0                 (br            ) [ 000000000]
first_iter_0           (phi           ) [ 010000000]
y_1                    (load          ) [ 000000000]
indvar_flatten_load    (load          ) [ 000000000]
zext_ln344_3           (zext          ) [ 000000000]
empty                  (add           ) [ 000000000]
p_shl_i_i              (bitconcatenate) [ 000000000]
p_shl_cast14_i_i       (zext          ) [ 000000000]
p_shl2_i_i             (bitconcatenate) [ 000000000]
p_shl2_cast15_i_i      (zext          ) [ 000000000]
empty_95               (sub           ) [ 000000000]
icmp_ln344             (icmp          ) [ 011111111]
add_ln344_3            (add           ) [ 000000000]
br_ln344               (br            ) [ 000000000]
x_load                 (load          ) [ 000000000]
add_ln344              (add           ) [ 000000000]
icmp_ln347             (icmp          ) [ 000000000]
or_ln344               (or            ) [ 011000000]
select_ln344           (select        ) [ 000000000]
select_ln344_1         (select        ) [ 000000000]
zext_ln350             (zext          ) [ 000000000]
add_ln350              (add           ) [ 000000000]
trunc_ln350            (trunc         ) [ 000000000]
p_shl                  (bitconcatenate) [ 000000000]
p_shl1                 (bitconcatenate) [ 000000000]
zext_ln350_1           (zext          ) [ 000000000]
sub_ln350              (sub           ) [ 000000000]
zext_ln344_4           (zext          ) [ 000000000]
p_mid1                 (add           ) [ 000000000]
p_shl_i_i_mid1         (bitconcatenate) [ 000000000]
p_shl_cast14_i_i_mid1  (zext          ) [ 000000000]
p_shl2_i_i_mid1        (bitconcatenate) [ 000000000]
p_shl2_cast15_i_i_mid1 (zext          ) [ 000000000]
p_mid17                (sub           ) [ 000000000]
select_ln344_2         (select        ) [ 000000000]
sext_ln344             (sext          ) [ 000000000]
add_ln344_1            (add           ) [ 000000000]
sext_ln344_1           (sext          ) [ 000000000]
add_ln344_2            (add           ) [ 000000000]
sext_ln347_mid2_v      (partselect    ) [ 011000000]
zext_ln350_2           (zext          ) [ 000000000]
add_ln350_1            (add           ) [ 000000000]
zext_ln350_3           (zext          ) [ 000000000]
outbuf_addr            (getelementptr ) [ 011000000]
br_ln347               (br            ) [ 000000000]
add_ln347              (add           ) [ 000000000]
icmp_ln347_1           (icmp          ) [ 011111111]
br_ln347               (br            ) [ 000000000]
store_ln347            (store         ) [ 000000000]
store_ln347            (store         ) [ 000000000]
store_ln347            (store         ) [ 000000000]
br_ln347               (br            ) [ 010000000]
specloopname_ln0       (specloopname  ) [ 000000000]
sext_ln344_2           (sext          ) [ 000000000]
gmem_out_addr          (getelementptr ) [ 000000000]
empty_97               (writereq      ) [ 000000000]
br_ln347               (br            ) [ 000000000]
outbuf_load            (load          ) [ 010100000]
gmem_out_addr_1        (getelementptr ) [ 010111111]
specpipeline_ln349     (specpipeline  ) [ 000000000]
specloopname_ln347     (specloopname  ) [ 000000000]
bitcast_ln350          (bitcast       ) [ 000000000]
write_ln350            (write         ) [ 000000000]
empty_96               (writeresp     ) [ 000000000]
br_ln347               (br            ) [ 000000000]
ret_ln0                (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln344">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tw_eff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tw_eff"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln344_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln344_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln350">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln350"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln344_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_writey_Out_writex_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="x_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="y_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln344_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln344_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln350_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="6" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln350_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln344_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln344_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tw_eff_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tw_eff_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bound_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln344_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln344_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_97_writereq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="1"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty_97/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln350_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln350/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_writeresp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_96/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="outbuf_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="15" slack="0"/>
<pin id="187" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_load/1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="first_iter_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="first_iter_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln344_1_cast_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_1_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln344_2_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_2_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln344_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln350_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln350_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln350_cast_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln350_cast_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_1_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln344_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_shl_i_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="20" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_shl_cast14_i_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="0"/>
<pin id="268" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast14_i_i/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl2_i_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_shl2_cast15_i_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast15_i_i/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_95_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="20" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_95/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln344_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln344/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln344_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="x_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln344_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln347_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln344_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln344/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="select_ln344_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln344/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln344_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln344_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln350_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln350_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln350_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln350/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="14" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln350_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sub_ln350_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="0"/>
<pin id="373" dir="0" index="1" bw="14" slack="0"/>
<pin id="374" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln350/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln344_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_4/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl_i_i_mid1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="20" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl_cast14_i_i_mid1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="20" slack="0"/>
<pin id="397" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast14_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_shl2_i_i_mid1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_shl2_cast15_i_i_mid1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast15_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_mid17_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="20" slack="0"/>
<pin id="413" dir="0" index="1" bw="12" slack="0"/>
<pin id="414" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid17/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln344_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="21" slack="0"/>
<pin id="420" dir="0" index="2" bw="21" slack="0"/>
<pin id="421" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln344_2/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln344_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="21" slack="0"/>
<pin id="427" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln344_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="21" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="sext_ln344_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="22" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344_1/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln344_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="22" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln344_2/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln347_mid2_v_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="62" slack="0"/>
<pin id="447" dir="0" index="1" bw="64" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="0"/>
<pin id="449" dir="0" index="3" bw="7" slack="0"/>
<pin id="450" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln347_mid2_v/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln350_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_2/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln350_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln350_1/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln350_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln350_3/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln347_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln347_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln347_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln347_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="16" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln347_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln347_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="0" index="1" bw="8" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln347/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln344_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="62" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln344_2/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="gmem_out_addr_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="gmem_out_addr_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="bitcast_ln350_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln350/3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="x_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="524" class="1005" name="y_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_flatten_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="538" class="1005" name="zext_ln344_2_cast_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln344_2_cast "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln344_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln344 "/>
</bind>
</comp>

<comp id="547" class="1005" name="or_ln344_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln344 "/>
</bind>
</comp>

<comp id="551" class="1005" name="sext_ln347_mid2_v_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="62" slack="1"/>
<pin id="553" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln347_mid2_v "/>
</bind>
</comp>

<comp id="556" class="1005" name="outbuf_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="1"/>
<pin id="558" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln347_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="3"/>
<pin id="563" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln347_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="outbuf_load_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_load "/>
</bind>
</comp>

<comp id="570" class="1005" name="gmem_out_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="104" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="182"><net_src comp="108" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="92" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="128" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="140" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="158" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="134" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="215" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="252" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="72" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="266" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="245" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="152" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="245" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="242" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="76" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="146" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="199" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="300" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="309" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="303" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="242" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="223" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="82" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="341" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="84" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="351" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="303" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="215" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="68" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="381" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="395" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="309" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="282" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="207" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="122" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="86" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="88" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="90" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="458"><net_src comp="321" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="371" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="474"><net_src comp="321" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="146" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="294" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="329" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="470" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="4" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="511"><net_src comp="4" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="497" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="520"><net_src comp="110" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="527"><net_src comp="114" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="534"><net_src comp="118" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="541"><net_src comp="211" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="546"><net_src comp="288" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="315" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="445" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="559"><net_src comp="183" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="564"><net_src comp="476" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="190" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="573"><net_src comp="507" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 4 5 6 7 8 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln344 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : bound | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : gmem_out | {}
	Port: store_tile_mm_Pipeline_Out_writex : tw_eff | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln344_2 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : select_ln350 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : zext_ln344_1 | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : out_r | {1 }
	Port: store_tile_mm_Pipeline_Out_writex : outbuf | {1 2 }
  - Chain level:
	State 1
		select_ln350_cast_cast : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		first_iter_0 : 1
		y_1 : 1
		indvar_flatten_load : 1
		zext_ln344_3 : 2
		empty : 3
		p_shl_i_i : 4
		p_shl_cast14_i_i : 5
		p_shl2_i_i : 4
		p_shl2_cast15_i_i : 5
		empty_95 : 6
		icmp_ln344 : 2
		add_ln344_3 : 2
		br_ln344 : 3
		x_load : 1
		add_ln344 : 2
		icmp_ln347 : 2
		or_ln344 : 3
		select_ln344 : 3
		select_ln344_1 : 3
		zext_ln350 : 4
		add_ln350 : 5
		trunc_ln350 : 6
		p_shl : 7
		p_shl1 : 6
		zext_ln350_1 : 7
		sub_ln350 : 8
		zext_ln344_4 : 3
		p_mid1 : 4
		p_shl_i_i_mid1 : 5
		p_shl_cast14_i_i_mid1 : 6
		p_shl2_i_i_mid1 : 5
		p_shl2_cast15_i_i_mid1 : 6
		p_mid17 : 7
		select_ln344_2 : 8
		sext_ln344 : 9
		add_ln344_1 : 10
		sext_ln344_1 : 11
		add_ln344_2 : 12
		sext_ln347_mid2_v : 13
		zext_ln350_2 : 4
		add_ln350_1 : 9
		zext_ln350_3 : 10
		outbuf_addr : 11
		br_ln347 : 3
		outbuf_load : 12
		add_ln347 : 4
		icmp_ln347_1 : 5
		br_ln347 : 6
		store_ln347 : 3
		store_ln347 : 4
		store_ln347 : 5
	State 2
		gmem_out_addr : 1
		empty_97 : 2
		gmem_out_addr_1 : 1
	State 3
		write_ln350 : 1
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          empty_fu_252         |    0    |    16   |
|          |       add_ln344_3_fu_294      |    0    |    23   |
|          |        add_ln344_fu_303       |    0    |    15   |
|          |        add_ln350_fu_341       |    0    |    15   |
|    add   |         p_mid1_fu_381         |    0    |    16   |
|          |       add_ln344_1_fu_429      |    0    |    28   |
|          |       add_ln344_2_fu_439      |    0    |    71   |
|          |       add_ln350_1_fu_459      |    0    |    16   |
|          |        add_ln347_fu_470       |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        empty_95_fu_282        |    0    |    27   |
|    sub   |        sub_ln350_fu_371       |    0    |    16   |
|          |         p_mid17_fu_411        |    0    |    27   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln344_fu_288       |    0    |    23   |
|   icmp   |       icmp_ln347_fu_309       |    0    |    15   |
|          |      icmp_ln347_1_fu_476      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |      select_ln344_fu_321      |    0    |    8    |
|  select  |     select_ln344_1_fu_329     |    0    |    8    |
|          |     select_ln344_2_fu_417     |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    or    |        or_ln344_fu_315        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      out_read_read_fu_122     |    0    |    0    |
|          | zext_ln344_1_read_read_fu_128 |    0    |    0    |
|          | select_ln350_read_read_fu_134 |    0    |    0    |
|   read   | zext_ln344_2_read_read_fu_140 |    0    |    0    |
|          |    tw_eff_read_read_fu_146    |    0    |    0    |
|          |     bound_read_read_fu_152    |    0    |    0    |
|          |  zext_ln344_read_read_fu_158  |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writereq |    empty_97_writereq_fu_164   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln350_write_fu_170   |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_178     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln344_1_cast_fu_207   |    0    |    0    |
|          |    zext_ln344_2_cast_fu_211   |    0    |    0    |
|          |     zext_ln344_cast_fu_215    |    0    |    0    |
|          | select_ln350_cast_cast_fu_223 |    0    |    0    |
|          |      zext_ln344_3_fu_248      |    0    |    0    |
|          |    p_shl_cast14_i_i_fu_266    |    0    |    0    |
|   zext   |    p_shl2_cast15_i_i_fu_278   |    0    |    0    |
|          |       zext_ln350_fu_337       |    0    |    0    |
|          |      zext_ln350_1_fu_367      |    0    |    0    |
|          |      zext_ln344_4_fu_377      |    0    |    0    |
|          |  p_shl_cast14_i_i_mid1_fu_395 |    0    |    0    |
|          | p_shl2_cast15_i_i_mid1_fu_407 |    0    |    0    |
|          |      zext_ln350_2_fu_455      |    0    |    0    |
|          |      zext_ln350_3_fu_465      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    select_ln350_cast_fu_219   |    0    |    0    |
|   sext   |       sext_ln344_fu_425       |    0    |    0    |
|          |      sext_ln344_1_fu_435      |    0    |    0    |
|          |      sext_ln344_2_fu_497      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        p_shl_i_i_fu_258       |    0    |    0    |
|          |       p_shl2_i_i_fu_270       |    0    |    0    |
|bitconcatenate|          p_shl_fu_351         |    0    |    0    |
|          |         p_shl1_fu_359         |    0    |    0    |
|          |     p_shl_i_i_mid1_fu_387     |    0    |    0    |
|          |     p_shl2_i_i_mid1_fu_399    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln350_fu_347      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|    sext_ln347_mid2_v_fu_445   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   376   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   first_iter_0_reg_196  |    1   |
| gmem_out_addr_1_reg_570 |   32   |
|    icmp_ln344_reg_543   |    1   |
|   icmp_ln347_1_reg_561  |    1   |
|  indvar_flatten_reg_531 |   16   |
|     or_ln344_reg_547    |    1   |
|   outbuf_addr_reg_556   |   15   |
|   outbuf_load_reg_565   |   32   |
|sext_ln347_mid2_v_reg_551|   62   |
|        x_reg_517        |    8   |
|        y_reg_524        |    8   |
|zext_ln344_2_cast_reg_538|   32   |
+-------------------------+--------+
|          Total          |   209  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_190 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   209  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   209  |   385  |
+-----------+--------+--------+--------+
