Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:23:37 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (propagated)                                                                                                 -0.0020     -0.0020

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0208      1.0700    0.0000     -0.0020 r    (49.26,4.75)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0332      1.0500    0.0614      0.0594 f    (49.01,4.75)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                              11      0.0109
  U265/I (INVD1BWP16P90CPD)                                                                                   0.0341      1.0700    0.0033      0.0627 f    (46.78,10.51)
  U265/ZN (INVD1BWP16P90CPD)                                                                                  0.0377      1.0500    0.0353      0.0980 r    (46.85,10.52)
  n381 (net)                                                                               8      0.0091
  U418/A1 (NR2SKPBD1BWP16P90CPD)                                                                              0.0376      1.0700    0.0003      0.0983 r    (48.28,8.83)
  U418/ZN (NR2SKPBD1BWP16P90CPD)                                                                              0.0212      1.0500    0.0251      0.1234 f    (48.25,8.78)
  n212 (net)                                                                               2      0.0015
  U419/I (INVD1BWP16P90CPD)                                                                                   0.0212      1.0700    0.0001      0.1235 f    (48.49,8.78)
  U419/ZN (INVD1BWP16P90CPD)                                                                                  0.0110      1.0500    0.0134      0.1368 r    (48.56,8.78)
  n179 (net)                                                                               2      0.0017
  U420/A1 (NR2SKPBD1BWP16P90CPD)                                                                              0.0110      1.0700    0.0001      0.1369 r    (48.40,8.16)
  U420/ZN (NR2SKPBD1BWP16P90CPD)                                                                              0.0441      1.0500    0.0312      0.1682 f    (48.43,8.21)
  n207 (net)                                                                               4      0.0045
  U421/I (INVSKPD2BWP16P90CPD)                                                                                0.0441      1.0700    0.0004      0.1685 f    (51.36,8.78)
  U421/ZN (INVSKPD2BWP16P90CPD)                                                                               0.0391      1.0500    0.0391      0.2076 r    (51.38,8.78)
  n210 (net)                                                                               5      0.0183
  U544/B2 (IND3D1BWP16P90CPD)                                                                                 0.0391      1.0700    0.0009      0.2085 r    (52.00,13.94)
  U544/ZN (IND3D1BWP16P90CPD)                                                                                 0.0208      1.0500    0.0234      0.2318 f    (51.98,13.97)
  n456 (net)                                                                               1      0.0008
  U543/B (AOI21D1BWP16P90CPD)                                                                                 0.0208      1.0700    0.0001      0.2319 f    (52.99,13.97)
  U543/ZN (AOI21D1BWP16P90CPD)                                                                                0.0254      1.0500    0.0240      0.2559 r    (53.00,13.91)
  n455 (net)                                                                               1      0.0022
  ctmTdsLR_2_1305/A2 (ND2SKND2BWP16P90CPDULVT)                                                                0.0254      1.0700    0.0002      0.2561 r    (56.76,14.04)
  ctmTdsLR_2_1305/ZN (ND2SKND2BWP16P90CPDULVT)                                                                0.0084      1.0500    0.0078      0.2639 f    (56.76,13.97)
  copt_net_171 (net)                                                                       1      0.0012
  ctmTdsLR_1_1304/A2 (CKNR2D1BWP16P90CPDULVT)                                                                 0.0084      1.0700    0.0001      0.2640 f    (56.41,11.66)
  ctmTdsLR_1_1304/ZN (CKNR2D1BWP16P90CPDULVT)                                                                 0.0067      1.0500    0.0065      0.2705 r    (56.53,11.66)
  net_net_159 (net)                                                                        1      0.0010
  ctmTdsLR_1_1306/A1 (NR2D1BWP16P90CPDULVT)                                                                   0.0067      1.0700    0.0001      0.2706 r    (57.01,11.61)
  ctmTdsLR_1_1306/ZN (NR2D1BWP16P90CPDULVT)                                                                   0.0056      1.0500    0.0050      0.2756 f    (56.98,11.66)
  i_img2_jtag_tap_tdo_i (net)                                                              1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                         0.0056      1.0700    0.0000      0.2756 f    (57.40,11.06)     s, n
  data arrival time                                                                                                                             0.2756

  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (propagated)                                                                                                 -0.0080      0.4920
  clock reconvergence pessimism                                                                                                     0.0047      0.4967
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                       0.0211      0.9300    0.0000      0.4967 f    (59.16,11.09)     s, n
  clock uncertainty                                                                                                                -0.0300      0.4667
  duty cycle clock jitter                                                                                                          -0.0090      0.4577
  library setup time                                                                                                      1.0000   -0.0059      0.4518
  data required time                                                                                                                            0.4518
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4518
  data arrival time                                                                                                                            -0.2756
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.1761



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  tdi (in)                                                                                                    0.0062      1.0500    0.0022      0.5022 f    (61.75,13.65)
  tdi (net)                                                                                1      0.0020
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                                         0.0062      1.0700    0.0001      0.5023 f    (59.13,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                                         0.0049      1.0500    0.0101      0.5124 f    (58.74,14.54)     s
  net_aps_2 (net)                                                                          2      0.0045
  ZBUF_15_inst_45/I (BUFFD5BWP16P90CPDULVT)                                                                   0.0049      1.0700    0.0002      0.5126 f    (57.62,13.97)
  ZBUF_15_inst_45/Z (BUFFD5BWP16P90CPDULVT)                                                                   0.0049      1.0500    0.0098      0.5224 f    (58.01,13.97)
  ZBUF_15_0 (net)                                                                          2      0.0046
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                                    0.0049      1.0700    0.0003      0.5227 f    (58.65,12.24)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                                    0.0220      1.0500    0.0221      0.5448 f    (59.55,12.24)
  dbg_dat_si[0] (net)                                                                      1      0.1003
  dbg_dat_si[0] (out)                                                                                         0.0228      1.0700    0.0057      0.5505 f    (61.75,12.45)
  data arrival time                                                                                                                             0.5505

  clock clock (rise edge)                                                                                                           1.0000      1.0000
  clock network delay (ideal)                                                                                                       0.0000      1.0000
  clock reconvergence pessimism                                                                                                     0.0000      1.0000
  clock uncertainty                                                                                                                -0.0300      0.9700
  cycle clock jitter                                                                                                               -0.0070      0.9630
  output external delay                                                                                                            -0.5000      0.4630
  data required time                                                                                                                            0.4630
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4630
  data arrival time                                                                                                                            -0.5505
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.0875



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                         0.0058      1.0500    0.0017      0.5017 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                     1      0.0016
  ctmTdsLR_2_1309/A2 (ND2D1BWP16P90CPDULVT)                                                                   0.0058      1.0700    0.0002      0.5019 f    (57.22,12.82)
  ctmTdsLR_2_1309/ZN (ND2D1BWP16P90CPDULVT)                                                                   0.0076      1.0500    0.0050      0.5069 r    (57.34,12.82)
  copt_net_173 (net)                                                                       1      0.0010
  ctmTdsLR_1_1308/A2 (ND2SKND1BWP16P90CPDULVT)                                                                0.0076      1.0700    0.0001      0.5070 r    (56.77,12.82)
  ctmTdsLR_1_1308/ZN (ND2SKND1BWP16P90CPDULVT)                                                                0.0070      1.0500    0.0071      0.5141 f    (56.89,12.82)
  net_net_130 (net)                                                                        1      0.0009
  ctmTdsLR_1_1304/A1 (CKNR2D1BWP16P90CPDULVT)                                                                 0.0070      1.0700    0.0001      0.5142 f    (56.56,11.62)
  ctmTdsLR_1_1304/ZN (CKNR2D1BWP16P90CPDULVT)                                                                 0.0067      1.0500    0.0060      0.5201 r    (56.53,11.66)
  net_net_159 (net)                                                                        1      0.0010
  ctmTdsLR_1_1306/A1 (NR2D1BWP16P90CPDULVT)                                                                   0.0067      1.0700    0.0001      0.5202 r    (57.01,11.61)
  ctmTdsLR_1_1306/ZN (NR2D1BWP16P90CPDULVT)                                                                   0.0056      1.0500    0.0050      0.5252 f    (56.98,11.66)
  i_img2_jtag_tap_tdo_i (net)                                                              1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                         0.0056      1.0700    0.0000      0.5253 f    (57.40,11.06)     s, n
  data arrival time                                                                                                                             0.5253

  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (propagated)                                                                                                 -0.0080      0.4920
  clock reconvergence pessimism                                                                                                     0.0000      0.4920
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                       0.0211      0.9300    0.0000      0.4920 f    (59.16,11.09)     s, n
  clock uncertainty                                                                                                                -0.0300      0.4620
  duty cycle clock jitter                                                                                                          -0.0090      0.4530
  library setup time                                                                                                      1.0000   -0.0059      0.4471
  data required time                                                                                                                            0.4471
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4471
  data arrival time                                                                                                                            -0.5253
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.0782



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (propagated)                                                                                                 -0.0031      0.4969

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                       0.0213      1.0700    0.0000      0.4969 f    (59.16,11.09)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                                                         0.0088      1.0500    0.0463      0.5432 r    (58.83,11.09)     s, n
  n394 (net)                                                                               1      0.0033
  ZINV_20_inst_54/I (INVSKND5BWP16P90CPDULVT)                                                                 0.0088      1.0700    0.0002      0.5434 r    (58.64,10.51)
  ZINV_20_inst_54/ZN (INVSKND5BWP16P90CPDULVT)                                                                0.0070      1.0500    0.0068      0.5502 f    (58.82,10.51)
  ZINV_20_1 (net)                                                                          1      0.0091
  ZINV_11_f_inst_53/I (INVSKPD14BWP16P90CPDULVT)                                                              0.0070      1.0700    0.0007      0.5509 f    (59.89,11.66)
  ZINV_11_f_inst_53/ZN (INVSKPD14BWP16P90CPDULVT)                                                             0.0208      1.0500    0.0146      0.5655 r    (59.91,11.66)
  tdo (net)                                                                                1      0.1002
  tdo (out)                                                                                                   0.0215      1.0700    0.0054      0.5709 r    (61.75,11.97)
  data arrival time                                                                                                                             0.5709

  clock clock (rise edge)                                                                                                           1.0000      1.0000
  clock network delay (ideal)                                                                                                       0.0000      1.0000
  clock reconvergence pessimism                                                                                                     0.0000      1.0000
  clock uncertainty                                                                                                                -0.0300      0.9700
  duty cycle clock jitter                                                                                                          -0.0090      0.9610
  output external delay                                                                                                            -0.5000      0.4610
  data required time                                                                                                                            0.4610
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4610
  data arrival time                                                                                                                            -0.5709
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.1099


1
