// Seed: 2895359134
module module_0 (
    id_1,
    id_2
);
  inout wand id_2;
  output wire id_1;
  logic id_3 = 1, id_4;
  assign id_2 = (-1 == 1'h0 || id_3 || id_4 !=? id_4);
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic [1 : -1] id_3;
  assign id_1[1] = 1;
endmodule
module module_0 #(
    parameter id_0 = 32'd63,
    parameter id_2 = 32'd18,
    parameter id_3 = 32'd53
) (
    input  wand _id_0,
    output tri0 id_1,
    input  wand _id_2,
    input  tri1 _id_3,
    output wire id_4
);
  wire [id_2 : 1  +  id_0  #  (  .  id_3  (  1  )  )] id_6 = id_3;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  id_7 :
  assert property (@(posedge module_2) id_3)
  else $clog2(69);
  ;
endmodule
