
decible_meter_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f6c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000612c  0800a220  0800a220  0000b220  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801034c  0801034c  00012af8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801034c  0801034c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010354  08010354  00012af8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010354  08010354  00011354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010358  08010358  00011358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000af8  24000000  0801035c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000304fc  24000b00  08010e54  00012b00  2**5
                  ALLOC
 10 ._user_heap_stack 00001000  20000000  20000000  00013000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00012af8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012472  00000000  00000000  00012b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026dc  00000000  00000000  00024f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b88  00000000  00000000  00027678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b0  00000000  00000000  00028200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000418ea  00000000  00000000  00028ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000109f2  00000000  00000000  0006a39a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a3e47  00000000  00000000  0007ad8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0021ebd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000359c  00000000  00000000  0021ec5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  002221f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000b00 	.word	0x24000b00
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a1f4 	.word	0x0800a1f4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000b04 	.word	0x24000b04
 80002dc:	0800a1f4 	.word	0x0800a1f4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b3d      	ldr	r3, [pc, #244]	@ (80007a8 <SystemInit+0xfc>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a3c      	ldr	r2, [pc, #240]	@ (80007a8 <SystemInit+0xfc>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b39      	ldr	r3, [pc, #228]	@ (80007a8 <SystemInit+0xfc>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a38      	ldr	r2, [pc, #224]	@ (80007a8 <SystemInit+0xfc>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b37      	ldr	r3, [pc, #220]	@ (80007ac <SystemInit+0x100>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b34      	ldr	r3, [pc, #208]	@ (80007ac <SystemInit+0x100>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a32      	ldr	r2, [pc, #200]	@ (80007ac <SystemInit+0x100>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b31      	ldr	r3, [pc, #196]	@ (80007b0 <SystemInit+0x104>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a30      	ldr	r2, [pc, #192]	@ (80007b0 <SystemInit+0x104>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <SystemInit+0x104>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b2d      	ldr	r3, [pc, #180]	@ (80007b0 <SystemInit+0x104>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	492c      	ldr	r1, [pc, #176]	@ (80007b0 <SystemInit+0x104>)
 8000700:	4b2c      	ldr	r3, [pc, #176]	@ (80007b4 <SystemInit+0x108>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b29      	ldr	r3, [pc, #164]	@ (80007ac <SystemInit+0x100>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b26      	ldr	r3, [pc, #152]	@ (80007ac <SystemInit+0x100>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a24      	ldr	r2, [pc, #144]	@ (80007ac <SystemInit+0x100>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <SystemInit+0x104>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <SystemInit+0x104>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <SystemInit+0x104>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <SystemInit+0x104>)
 8000736:	4a20      	ldr	r2, [pc, #128]	@ (80007b8 <SystemInit+0x10c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <SystemInit+0x104>)
 800073c:	4a1f      	ldr	r2, [pc, #124]	@ (80007bc <SystemInit+0x110>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <SystemInit+0x104>)
 8000742:	4a1f      	ldr	r2, [pc, #124]	@ (80007c0 <SystemInit+0x114>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <SystemInit+0x104>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <SystemInit+0x104>)
 800074e:	4a1c      	ldr	r2, [pc, #112]	@ (80007c0 <SystemInit+0x114>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <SystemInit+0x104>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <SystemInit+0x104>)
 800075a:	4a19      	ldr	r2, [pc, #100]	@ (80007c0 <SystemInit+0x114>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b14      	ldr	r3, [pc, #80]	@ (80007b0 <SystemInit+0x104>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b12      	ldr	r3, [pc, #72]	@ (80007b0 <SystemInit+0x104>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a11      	ldr	r2, [pc, #68]	@ (80007b0 <SystemInit+0x104>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <SystemInit+0x104>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b13      	ldr	r3, [pc, #76]	@ (80007c4 <SystemInit+0x118>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <SystemInit+0x118>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <SystemInit+0x11c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <SystemInit+0x120>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <SystemInit+0x124>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000796:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <SystemInit+0x128>)
 8000798:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800079c:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00
 80007ac:	52002000 	.word	0x52002000
 80007b0:	58024400 	.word	0x58024400
 80007b4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007b8:	02020200 	.word	0x02020200
 80007bc:	01ff0000 	.word	0x01ff0000
 80007c0:	01010280 	.word	0x01010280
 80007c4:	580000c0 	.word	0x580000c0
 80007c8:	5c001000 	.word	0x5c001000
 80007cc:	ffff0000 	.word	0xffff0000
 80007d0:	51008108 	.word	0x51008108
 80007d4:	52004000 	.word	0x52004000

080007d8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <ExitRun0Mode+0x2c>)
 80007de:	68db      	ldr	r3, [r3, #12]
 80007e0:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <ExitRun0Mode+0x2c>)
 80007e2:	f023 0302 	bic.w	r3, r3, #2
 80007e6:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007e8:	bf00      	nop
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <ExitRun0Mode+0x2c>)
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d0f9      	beq.n	80007ea <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007f6:	bf00      	nop
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	58024800 	.word	0x58024800

08000808 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800080e:	4b58      	ldr	r3, [pc, #352]	@ (8000970 <main+0x168>)
 8000810:	695b      	ldr	r3, [r3, #20]
 8000812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000816:	2b00      	cmp	r3, #0
 8000818:	d11b      	bne.n	8000852 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800081a:	f3bf 8f4f 	dsb	sy
}
 800081e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000820:	f3bf 8f6f 	isb	sy
}
 8000824:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000826:	4b52      	ldr	r3, [pc, #328]	@ (8000970 <main+0x168>)
 8000828:	2200      	movs	r2, #0
 800082a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800082e:	f3bf 8f4f 	dsb	sy
}
 8000832:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000834:	f3bf 8f6f 	isb	sy
}
 8000838:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800083a:	4b4d      	ldr	r3, [pc, #308]	@ (8000970 <main+0x168>)
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	4a4c      	ldr	r2, [pc, #304]	@ (8000970 <main+0x168>)
 8000840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000844:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000846:	f3bf 8f4f 	dsb	sy
}
 800084a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800084c:	f3bf 8f6f 	isb	sy
}
 8000850:	e000      	b.n	8000854 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000852:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000854:	4b46      	ldr	r3, [pc, #280]	@ (8000970 <main+0x168>)
 8000856:	695b      	ldr	r3, [r3, #20]
 8000858:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800085c:	2b00      	cmp	r3, #0
 800085e:	d138      	bne.n	80008d2 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000860:	4b43      	ldr	r3, [pc, #268]	@ (8000970 <main+0x168>)
 8000862:	2200      	movs	r2, #0
 8000864:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000868:	f3bf 8f4f 	dsb	sy
}
 800086c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800086e:	4b40      	ldr	r3, [pc, #256]	@ (8000970 <main+0x168>)
 8000870:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000874:	613b      	str	r3, [r7, #16]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	0b5b      	lsrs	r3, r3, #13
 800087a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800087e:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000888:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	015a      	lsls	r2, r3, #5
 800088e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000892:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000898:	4935      	ldr	r1, [pc, #212]	@ (8000970 <main+0x168>)
 800089a:	4313      	orrs	r3, r2
 800089c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	1e5a      	subs	r2, r3, #1
 80008a4:	60ba      	str	r2, [r7, #8]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d1ef      	bne.n	800088a <main+0x82>
    } while(sets-- != 0U);
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	1e5a      	subs	r2, r3, #1
 80008ae:	60fa      	str	r2, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d1e5      	bne.n	8000880 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 80008b4:	f3bf 8f4f 	dsb	sy
}
 80008b8:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80008ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000970 <main+0x168>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	4a2c      	ldr	r2, [pc, #176]	@ (8000970 <main+0x168>)
 80008c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80008c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008c6:	f3bf 8f4f 	dsb	sy
}
 80008ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008cc:	f3bf 8f6f 	isb	sy
}
 80008d0:	e000      	b.n	80008d4 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008d2:	bf00      	nop
  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80008d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008d8:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80008da:	bf00      	nop
 80008dc:	4b25      	ldr	r3, [pc, #148]	@ (8000974 <main+0x16c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d004      	beq.n	80008f2 <main+0xea>
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	1e5a      	subs	r2, r3, #1
 80008ec:	617a      	str	r2, [r7, #20]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	dcf4      	bgt.n	80008dc <main+0xd4>
  if ( timeout < 0 )
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	da01      	bge.n	80008fc <main+0xf4>
  {
  Error_Handler();
 80008f8:	f000 f97a 	bl	8000bf0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fc:	f000 fb00 	bl	8000f00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000900:	f000 f83a 	bl	8000978 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000904:	f000 f8a6 	bl	8000a54 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <main+0x16c>)
 800090a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800090e:	4a19      	ldr	r2, [pc, #100]	@ (8000974 <main+0x16c>)
 8000910:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000914:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000918:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <main+0x16c>)
 800091a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800091e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000926:	2000      	movs	r0, #0
 8000928:	f000 fe2c 	bl	8001584 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800092c:	2100      	movs	r1, #0
 800092e:	2000      	movs	r0, #0
 8000930:	f000 fe42 	bl	80015b8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000934:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000938:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800093a:	bf00      	nop
 800093c:	4b0d      	ldr	r3, [pc, #52]	@ (8000974 <main+0x16c>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000944:	2b00      	cmp	r3, #0
 8000946:	d104      	bne.n	8000952 <main+0x14a>
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	1e5a      	subs	r2, r3, #1
 800094c:	617a      	str	r2, [r7, #20]
 800094e:	2b00      	cmp	r3, #0
 8000950:	dcf4      	bgt.n	800093c <main+0x134>
if ( timeout < 0 )
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	2b00      	cmp	r3, #0
 8000956:	da01      	bge.n	800095c <main+0x154>
{
Error_Handler();
 8000958:	f000 f94a 	bl	8000bf0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095c:	f000 f8f6 	bl	8000b4c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000960:	f000 f8a8 	bl	8000ab4 <MX_USART1_UART_Init>
  MX_X_CUBE_AI_Init();
 8000964:	f004 fe66 	bl	8005634 <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_X_CUBE_AI_Process();
 8000968:	f004 fe72 	bl	8005650 <MX_X_CUBE_AI_Process>
 800096c:	e7fc      	b.n	8000968 <main+0x160>
 800096e:	bf00      	nop
 8000970:	e000ed00 	.word	0xe000ed00
 8000974:	58024400 	.word	0x58024400

08000978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b09e      	sub	sp, #120	@ 0x78
 800097c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_OscInitTypeDef RCC_OscInitStruct;
    HAL_StatusTypeDef ret = HAL_OK;
 800097e:	2300      	movs	r3, #0
 8000980:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    // while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
    // {
    // }

    /* Enable HSE Oscillator and activate PLL with HSE as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000984:	2301      	movs	r3, #1
 8000986:	60bb      	str	r3, [r7, #8]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000988:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800098c:	60fb      	str	r3, [r7, #12]
    RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 8000992:	2300      	movs	r3, #0
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000996:	2302      	movs	r3, #2
 8000998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099a:	2302      	movs	r3, #2
 800099c:	633b      	str	r3, [r7, #48]	@ 0x30

    RCC_OscInitStruct.PLL.PLLM = 5;
 800099e:	2305      	movs	r3, #5
 80009a0:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLN = 160;
 80009a2:	23a0      	movs	r3, #160	@ 0xa0
 80009a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLP = 2;
 80009aa:	2302      	movs	r3, #2
 80009ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLR = 2;
 80009ae:	2302      	movs	r3, #2
 80009b0:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 4;
 80009b2:	2304      	movs	r3, #4
 80009b4:	643b      	str	r3, [r7, #64]	@ 0x40

    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009b6:	2300      	movs	r3, #0
 80009b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80009ba:	2308      	movs	r3, #8
 80009bc:	64bb      	str	r3, [r7, #72]	@ 0x48
    ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80009be:	f107 0308 	add.w	r3, r7, #8
 80009c2:	4618      	mov	r0, r3
 80009c4:	f000 fe0c 	bl	80015e0 <HAL_RCC_OscConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    if (ret != HAL_OK)
 80009ce:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0x62>
    {
        Error_Handler();
 80009d6:	f000 f90b 	bl	8000bf0 <Error_Handler>
    }

    /* Select PLL as system clock source and configure  bus clocks dividers */
    RCC_ClkInitStruct.ClockType =
 80009da:	233f      	movs	r3, #63	@ 0x3f
 80009dc:	657b      	str	r3, [r7, #84]	@ 0x54
        (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
         RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1);

    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009de:	2303      	movs	r3, #3
 80009e0:	65bb      	str	r3, [r7, #88]	@ 0x58
    RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009e2:	2300      	movs	r3, #0
 80009e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009e6:	2308      	movs	r3, #8
 80009e8:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009ea:	2340      	movs	r3, #64	@ 0x40
 80009ec:	667b      	str	r3, [r7, #100]	@ 0x64
    RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009ee:	2340      	movs	r3, #64	@ 0x40
 80009f0:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009f8:	2340      	movs	r3, #64	@ 0x40
 80009fa:	673b      	str	r3, [r7, #112]	@ 0x70
    ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80009fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a00:	2104      	movs	r1, #4
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 fa46 	bl	8001e94 <HAL_RCC_ClockConfig>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    if (ret != HAL_OK)
 8000a0e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0xa2>
    {
        Error_Handler();
 8000a16:	f000 f8eb 	bl	8000bf0 <Error_Handler>
           - The activation of the SYSCFG clock
           - Enabling the I/O Compensation Cell : setting bit[0] of register SYSCFG_CCCSR
    */

    /*activate CSI clock mondatory for I/O Compensation Cell*/
    __HAL_RCC_CSI_ENABLE();
 8000a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a50 <SystemClock_Config+0xd8>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8000a50 <SystemClock_Config+0xd8>)
 8000a20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a24:	6013      	str	r3, [r2, #0]

    /* Enable SYSCFG clock mondatory for I/O Compensation Cell */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a26:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <SystemClock_Config+0xd8>)
 8000a28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a2c:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <SystemClock_Config+0xd8>)
 8000a2e:	f043 0302 	orr.w	r3, r3, #2
 8000a32:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <SystemClock_Config+0xd8>)
 8000a38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a3c:	f003 0302 	and.w	r3, r3, #2
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	687b      	ldr	r3, [r7, #4]

    /* Enables the I/O Compensation Cell */
    HAL_EnableCompensationCell();
 8000a44:	f000 fafa 	bl	800103c <HAL_EnableCompensationCell>
}
 8000a48:	bf00      	nop
 8000a4a:	3778      	adds	r7, #120	@ 0x78
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	58024400 	.word	0x58024400

08000a54 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b0b2      	sub	sp, #200	@ 0xc8
 8000a58:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	22c8      	movs	r2, #200	@ 0xc8
 8000a5e:	2100      	movs	r1, #0
 8000a60:	4618      	mov	r0, r3
 8000a62:	f008 fe1b 	bl	800969c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a66:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a6a:	f04f 0300 	mov.w	r3, #0
 8000a6e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8000a76:	230c      	movs	r3, #12
 8000a78:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a82:	2302      	movs	r3, #2
 8000a84:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000a86:	23c0      	movs	r3, #192	@ 0xc0
 8000a88:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000a8a:	2320      	movs	r3, #32
 8000a8c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000a92:	2300      	movs	r3, #0
 8000a94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a98:	463b      	mov	r3, r7
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f001 fd86 	bl	80025ac <HAL_RCCEx_PeriphCLKConfig>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000aa6:	f000 f8a3 	bl	8000bf0 <Error_Handler>
  }
}
 8000aaa:	bf00      	nop
 8000aac:	37c8      	adds	r7, #200	@ 0xc8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ab8:	4b22      	ldr	r3, [pc, #136]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000aba:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <MX_USART1_UART_Init+0x94>)
 8000abc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000abe:	4b21      	ldr	r3, [pc, #132]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ac0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ac4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000acc:	4b1d      	ldr	r3, [pc, #116]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ada:	220c      	movs	r2, #12
 8000adc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ade:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae4:	4b17      	ldr	r3, [pc, #92]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aea:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000af0:	4b14      	ldr	r3, [pc, #80]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000af6:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000afc:	4811      	ldr	r0, [pc, #68]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000afe:	f003 fbc1 	bl	8004284 <HAL_UART_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000b08:	f000 f872 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b10:	f004 fbc9 	bl	80052a6 <HAL_UARTEx_SetTxFifoThreshold>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000b1a:	f000 f869 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4808      	ldr	r0, [pc, #32]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b22:	f004 fbfe 	bl	8005322 <HAL_UARTEx_SetRxFifoThreshold>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000b2c:	f000 f860 	bl	8000bf0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000b30:	4804      	ldr	r0, [pc, #16]	@ (8000b44 <MX_USART1_UART_Init+0x90>)
 8000b32:	f004 fb7f 	bl	8005234 <HAL_UARTEx_DisableFifoMode>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000b3c:	f000 f858 	bl	8000bf0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	24000b1c 	.word	0x24000b1c
 8000b48:	40011000 	.word	0x40011000

08000b4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b52:	f107 030c 	add.w	r3, r7, #12
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b62:	4b21      	ldr	r3, [pc, #132]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b68:	4a1f      	ldr	r2, [pc, #124]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b6a:	f043 0304 	orr.w	r3, r3, #4
 8000b6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b72:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	f003 0304 	and.w	r3, r3, #4
 8000b7c:	60bb      	str	r3, [r7, #8]
 8000b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b80:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b86:	4a18      	ldr	r2, [pc, #96]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b90:	4b15      	ldr	r3, [pc, #84]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b96:	f003 0301 	and.w	r3, r3, #1
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b9e:	4b12      	ldr	r3, [pc, #72]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba4:	4a10      	ldr	r2, [pc, #64]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bae:	4b0e      	ldr	r3, [pc, #56]	@ (8000be8 <MX_GPIO_Init+0x9c>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bb8:	603b      	str	r3, [r7, #0]
 8000bba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : CEC_CK_MCO1_Pin */
  GPIO_InitStruct.Pin = CEC_CK_MCO1_Pin;
 8000bbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bc0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CEC_CK_MCO1_GPIO_Port, &GPIO_InitStruct);
 8000bd2:	f107 030c 	add.w	r3, r7, #12
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4804      	ldr	r0, [pc, #16]	@ (8000bec <MX_GPIO_Init+0xa0>)
 8000bda:	f000 fb23 	bl	8001224 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bde:	bf00      	nop
 8000be0:	3720      	adds	r7, #32
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	58024400 	.word	0x58024400
 8000bec:	58020000 	.word	0x58020000

08000bf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf4:	b672      	cpsid	i
}
 8000bf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <Error_Handler+0x8>

08000bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c02:	4b0a      	ldr	r3, [pc, #40]	@ (8000c2c <HAL_MspInit+0x30>)
 8000c04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <HAL_MspInit+0x30>)
 8000c0a:	f043 0302 	orr.w	r3, r3, #2
 8000c0e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <HAL_MspInit+0x30>)
 8000c14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c18:	f003 0302 	and.w	r3, r3, #2
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	58024400 	.word	0x58024400

08000c30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b0bc      	sub	sp, #240	@ 0xf0
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c48:	f107 0310 	add.w	r3, r7, #16
 8000c4c:	22c8      	movs	r2, #200	@ 0xc8
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f008 fd23 	bl	800969c <memset>
  if(huart->Instance==USART1)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a27      	ldr	r2, [pc, #156]	@ (8000cf8 <HAL_UART_MspInit+0xc8>)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d146      	bne.n	8000cee <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c60:	f04f 0201 	mov.w	r2, #1
 8000c64:	f04f 0300 	mov.w	r3, #0
 8000c68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	4618      	mov	r0, r3
 8000c78:	f001 fc98 	bl	80025ac <HAL_RCCEx_PeriphCLKConfig>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c82:	f7ff ffb5 	bl	8000bf0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c86:	4b1d      	ldr	r3, [pc, #116]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c8c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c8e:	f043 0310 	orr.w	r3, r3, #16
 8000c92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c96:	4b19      	ldr	r3, [pc, #100]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c9c:	f003 0310 	and.w	r3, r3, #16
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca4:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000caa:	4a14      	ldr	r2, [pc, #80]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000cac:	f043 0301 	orr.w	r3, r3, #1
 8000cb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000cc2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cdc:	2307      	movs	r3, #7
 8000cde:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <HAL_UART_MspInit+0xd0>)
 8000cea:	f000 fa9b 	bl	8001224 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cee:	bf00      	nop
 8000cf0:	37f0      	adds	r7, #240	@ 0xf0
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40011000 	.word	0x40011000
 8000cfc:	58024400 	.word	0x58024400
 8000d00:	58020000 	.word	0x58020000

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <NMI_Handler+0x4>

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <HardFault_Handler+0x4>

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <MemManage_Handler+0x4>

08000d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <BusFault_Handler+0x4>

08000d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <UsageFault_Handler+0x4>

08000d2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d4c:	bf00      	nop
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d56:	b580      	push	{r7, lr}
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d5a:	f000 f943 	bl	8000fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	617b      	str	r3, [r7, #20]
 8000d72:	e00a      	b.n	8000d8a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d74:	f3af 8000 	nop.w
 8000d78:	4601      	mov	r1, r0
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	1c5a      	adds	r2, r3, #1
 8000d7e:	60ba      	str	r2, [r7, #8]
 8000d80:	b2ca      	uxtb	r2, r1
 8000d82:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	3301      	adds	r3, #1
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	697a      	ldr	r2, [r7, #20]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	dbf0      	blt.n	8000d74 <_read+0x12>
  }

  return len;
 8000d92:	687b      	ldr	r3, [r7, #4]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
 8000dac:	e009      	b.n	8000dc2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000dae:	68bb      	ldr	r3, [r7, #8]
 8000db0:	1c5a      	adds	r2, r3, #1
 8000db2:	60ba      	str	r2, [r7, #8]
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	617b      	str	r3, [r7, #20]
 8000dc2:	697a      	ldr	r2, [r7, #20]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	429a      	cmp	r2, r3
 8000dc8:	dbf1      	blt.n	8000dae <_write+0x12>
  }
  return len;
 8000dca:	687b      	ldr	r3, [r7, #4]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <_close>:

int _close(int file)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ddc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dfc:	605a      	str	r2, [r3, #4]
  return 0;
 8000dfe:	2300      	movs	r3, #0
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0a:	4770      	bx	lr

08000e0c <_isatty>:

int _isatty(int file)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e14:	2301      	movs	r3, #1
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e22:	b480      	push	{r7}
 8000e24:	b085      	sub	sp, #20
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	60f8      	str	r0, [r7, #12]
 8000e2a:	60b9      	str	r1, [r7, #8]
 8000e2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e2e:	2300      	movs	r3, #0
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e44:	4a14      	ldr	r2, [pc, #80]	@ (8000e98 <_sbrk+0x5c>)
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <_sbrk+0x60>)
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e50:	4b13      	ldr	r3, [pc, #76]	@ (8000ea0 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <_sbrk+0x64>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ea4 <_sbrk+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ea0 <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d207      	bcs.n	8000e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e6c:	f008 fc2e 	bl	80096cc <__errno>
 8000e70:	4603      	mov	r3, r0
 8000e72:	220c      	movs	r2, #12
 8000e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e7a:	e009      	b.n	8000e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	@ (8000ea0 <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e82:	4b07      	ldr	r3, [pc, #28]	@ (8000ea0 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ea0 <_sbrk+0x64>)
 8000e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	24080000 	.word	0x24080000
 8000e9c:	00000800 	.word	0x00000800
 8000ea0:	24000bb0 	.word	0x24000bb0
 8000ea4:	20000000 	.word	0x20000000

08000ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ea8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ee4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000eac:	f7ff fc94 	bl	80007d8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eb0:	f7ff fbfc 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eb4:	480c      	ldr	r0, [pc, #48]	@ (8000ee8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eb6:	490d      	ldr	r1, [pc, #52]	@ (8000eec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ebc:	e002      	b.n	8000ec4 <LoopCopyDataInit>

08000ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec2:	3304      	adds	r3, #4

08000ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec8:	d3f9      	bcc.n	8000ebe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ecc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed0:	e001      	b.n	8000ed6 <LoopFillZerobss>

08000ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed4:	3204      	adds	r2, #4

08000ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed8:	d3fb      	bcc.n	8000ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eda:	f008 fbfd 	bl	80096d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ede:	f7ff fc93 	bl	8000808 <main>
  bx  lr
 8000ee2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ee4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ee8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000eec:	24000af8 	.word	0x24000af8
  ldr r2, =_sidata
 8000ef0:	0801035c 	.word	0x0801035c
  ldr r2, =_sbss
 8000ef4:	24000b00 	.word	0x24000b00
  ldr r4, =_ebss
 8000ef8:	24030ffc 	.word	0x24030ffc

08000efc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000efc:	e7fe      	b.n	8000efc <ADC3_IRQHandler>
	...

08000f00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f06:	2003      	movs	r0, #3
 8000f08:	f000 f95a 	bl	80011c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f0c:	f001 f978 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8000f10:	4602      	mov	r2, r0
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <HAL_Init+0x68>)
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	f003 030f 	and.w	r3, r3, #15
 8000f1c:	4913      	ldr	r1, [pc, #76]	@ (8000f6c <HAL_Init+0x6c>)
 8000f1e:	5ccb      	ldrb	r3, [r1, r3]
 8000f20:	f003 031f 	and.w	r3, r3, #31
 8000f24:	fa22 f303 	lsr.w	r3, r2, r3
 8000f28:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <HAL_Init+0x68>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	4a0e      	ldr	r2, [pc, #56]	@ (8000f6c <HAL_Init+0x6c>)
 8000f34:	5cd3      	ldrb	r3, [r2, r3]
 8000f36:	f003 031f 	and.w	r3, r3, #31
 8000f3a:	687a      	ldr	r2, [r7, #4]
 8000f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f40:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <HAL_Init+0x70>)
 8000f42:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f44:	4a0b      	ldr	r2, [pc, #44]	@ (8000f74 <HAL_Init+0x74>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f000 f814 	bl	8000f78 <HAL_InitTick>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e002      	b.n	8000f60 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000f5a:	f7ff fe4f 	bl	8000bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f5e:	2300      	movs	r3, #0
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	58024400 	.word	0x58024400
 8000f6c:	0800a378 	.word	0x0800a378
 8000f70:	24000004 	.word	0x24000004
 8000f74:	24000000 	.word	0x24000000

08000f78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000f80:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <HAL_InitTick+0x60>)
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d101      	bne.n	8000f8c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e021      	b.n	8000fd0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000f8c:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <HAL_InitTick+0x64>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <HAL_InitTick+0x60>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4619      	mov	r1, r3
 8000f96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f931 	bl	800120a <HAL_SYSTICK_Config>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e00e      	b.n	8000fd0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b0f      	cmp	r3, #15
 8000fb6:	d80a      	bhi.n	8000fce <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fc0:	f000 f909 	bl	80011d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fc4:	4a06      	ldr	r2, [pc, #24]	@ (8000fe0 <HAL_InitTick+0x68>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	e000      	b.n	8000fd0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	2400000c 	.word	0x2400000c
 8000fdc:	24000000 	.word	0x24000000
 8000fe0:	24000008 	.word	0x24000008

08000fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_IncTick+0x20>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	461a      	mov	r2, r3
 8000fee:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_IncTick+0x24>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	4a04      	ldr	r2, [pc, #16]	@ (8001008 <HAL_IncTick+0x24>)
 8000ff6:	6013      	str	r3, [r2, #0]
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	2400000c 	.word	0x2400000c
 8001008:	24000bb4 	.word	0x24000bb4

0800100c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return uwTick;
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <HAL_GetTick+0x14>)
 8001012:	681b      	ldr	r3, [r3, #0]
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	24000bb4 	.word	0x24000bb4

08001024 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001028:	4b03      	ldr	r3, [pc, #12]	@ (8001038 <HAL_GetREVID+0x14>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	0c1b      	lsrs	r3, r3, #16
}
 800102e:	4618      	mov	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	5c001000 	.word	0x5c001000

0800103c <HAL_EnableCompensationCell>:
  * @note   The I/O compensation cell can be used only when the device supply
  *         voltage ranges from 1.62 to 2.0 V and from 2.7 to 3.6 V.
  * @retval None
  */
void HAL_EnableCompensationCell(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  SET_BIT(SYSCFG->CCCSR, SYSCFG_CCCSR_EN) ;
 8001040:	4b05      	ldr	r3, [pc, #20]	@ (8001058 <HAL_EnableCompensationCell+0x1c>)
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	4a04      	ldr	r2, [pc, #16]	@ (8001058 <HAL_EnableCompensationCell+0x1c>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6213      	str	r3, [r2, #32]
}
 800104c:	bf00      	nop
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	58000400 	.word	0x58000400

0800105c <__NVIC_SetPriorityGrouping>:
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800106c:	4b0b      	ldr	r3, [pc, #44]	@ (800109c <__NVIC_SetPriorityGrouping+0x40>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001078:	4013      	ands	r3, r2
 800107a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001086:	4313      	orrs	r3, r2
 8001088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800108a:	4a04      	ldr	r2, [pc, #16]	@ (800109c <__NVIC_SetPriorityGrouping+0x40>)
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	60d3      	str	r3, [r2, #12]
}
 8001090:	bf00      	nop
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	e000ed00 	.word	0xe000ed00
 80010a0:	05fa0000 	.word	0x05fa0000

080010a4 <__NVIC_GetPriorityGrouping>:
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010a8:	4b04      	ldr	r3, [pc, #16]	@ (80010bc <__NVIC_GetPriorityGrouping+0x18>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	0a1b      	lsrs	r3, r3, #8
 80010ae:	f003 0307 	and.w	r3, r3, #7
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <__NVIC_SetPriority>:
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	db0a      	blt.n	80010ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	490c      	ldr	r1, [pc, #48]	@ (800110c <__NVIC_SetPriority+0x4c>)
 80010da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010de:	0112      	lsls	r2, r2, #4
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	440b      	add	r3, r1
 80010e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80010e8:	e00a      	b.n	8001100 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4908      	ldr	r1, [pc, #32]	@ (8001110 <__NVIC_SetPriority+0x50>)
 80010f0:	88fb      	ldrh	r3, [r7, #6]
 80010f2:	f003 030f 	and.w	r3, r3, #15
 80010f6:	3b04      	subs	r3, #4
 80010f8:	0112      	lsls	r2, r2, #4
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	440b      	add	r3, r1
 80010fe:	761a      	strb	r2, [r3, #24]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <NVIC_EncodePriority>:
{
 8001114:	b480      	push	{r7}
 8001116:	b089      	sub	sp, #36	@ 0x24
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	f1c3 0307 	rsb	r3, r3, #7
 800112e:	2b04      	cmp	r3, #4
 8001130:	bf28      	it	cs
 8001132:	2304      	movcs	r3, #4
 8001134:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3304      	adds	r3, #4
 800113a:	2b06      	cmp	r3, #6
 800113c:	d902      	bls.n	8001144 <NVIC_EncodePriority+0x30>
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	3b03      	subs	r3, #3
 8001142:	e000      	b.n	8001146 <NVIC_EncodePriority+0x32>
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001148:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	43da      	mvns	r2, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	401a      	ands	r2, r3
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800115c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	fa01 f303 	lsl.w	r3, r1, r3
 8001166:	43d9      	mvns	r1, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800116c:	4313      	orrs	r3, r2
}
 800116e:	4618      	mov	r0, r3
 8001170:	3724      	adds	r7, #36	@ 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	3b01      	subs	r3, #1
 8001188:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800118c:	d301      	bcc.n	8001192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2301      	movs	r3, #1
 8001190:	e00f      	b.n	80011b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001192:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <SysTick_Config+0x40>)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3b01      	subs	r3, #1
 8001198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800119a:	210f      	movs	r1, #15
 800119c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80011a0:	f7ff ff8e 	bl	80010c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <SysTick_Config+0x40>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011aa:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <SysTick_Config+0x40>)
 80011ac:	2207      	movs	r2, #7
 80011ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	e000e010 	.word	0xe000e010

080011c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff ff47 	bl	800105c <__NVIC_SetPriorityGrouping>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b086      	sub	sp, #24
 80011da:	af00      	add	r7, sp, #0
 80011dc:	4603      	mov	r3, r0
 80011de:	60b9      	str	r1, [r7, #8]
 80011e0:	607a      	str	r2, [r7, #4]
 80011e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011e4:	f7ff ff5e 	bl	80010a4 <__NVIC_GetPriorityGrouping>
 80011e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	68b9      	ldr	r1, [r7, #8]
 80011ee:	6978      	ldr	r0, [r7, #20]
 80011f0:	f7ff ff90 	bl	8001114 <NVIC_EncodePriority>
 80011f4:	4602      	mov	r2, r0
 80011f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011fa:	4611      	mov	r1, r2
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff5f 	bl	80010c0 <__NVIC_SetPriority>
}
 8001202:	bf00      	nop
 8001204:	3718      	adds	r7, #24
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ffb2 	bl	800117c <SysTick_Config>
 8001218:	4603      	mov	r3, r0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	@ 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001232:	4b89      	ldr	r3, [pc, #548]	@ (8001458 <HAL_GPIO_Init+0x234>)
 8001234:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001236:	e194      	b.n	8001562 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	2101      	movs	r1, #1
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	4013      	ands	r3, r2
 8001246:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	2b00      	cmp	r3, #0
 800124c:	f000 8186 	beq.w	800155c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f003 0303 	and.w	r3, r3, #3
 8001258:	2b01      	cmp	r3, #1
 800125a:	d005      	beq.n	8001268 <HAL_GPIO_Init+0x44>
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 0303 	and.w	r3, r3, #3
 8001264:	2b02      	cmp	r3, #2
 8001266:	d130      	bne.n	80012ca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	2203      	movs	r2, #3
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4013      	ands	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	68da      	ldr	r2, [r3, #12]
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800129e:	2201      	movs	r2, #1
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	43db      	mvns	r3, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4013      	ands	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	091b      	lsrs	r3, r3, #4
 80012b4:	f003 0201 	and.w	r2, r3, #1
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	fa02 f303 	lsl.w	r3, r2, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	2b03      	cmp	r3, #3
 80012d4:	d017      	beq.n	8001306 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	68db      	ldr	r3, [r3, #12]
 80012da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012dc:	69fb      	ldr	r3, [r7, #28]
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	2203      	movs	r2, #3
 80012e2:	fa02 f303 	lsl.w	r3, r2, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	689a      	ldr	r2, [r3, #8]
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f003 0303 	and.w	r3, r3, #3
 800130e:	2b02      	cmp	r3, #2
 8001310:	d123      	bne.n	800135a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	08da      	lsrs	r2, r3, #3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3208      	adds	r2, #8
 800131a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	220f      	movs	r2, #15
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	691a      	ldr	r2, [r3, #16]
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	69ba      	ldr	r2, [r7, #24]
 8001348:	4313      	orrs	r3, r2
 800134a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	08da      	lsrs	r2, r3, #3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3208      	adds	r2, #8
 8001354:	69b9      	ldr	r1, [r7, #24]
 8001356:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001360:	69fb      	ldr	r3, [r7, #28]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	2203      	movs	r2, #3
 8001366:	fa02 f303 	lsl.w	r3, r2, r3
 800136a:	43db      	mvns	r3, r3
 800136c:	69ba      	ldr	r2, [r7, #24]
 800136e:	4013      	ands	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f003 0203 	and.w	r2, r3, #3
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	fa02 f303 	lsl.w	r3, r2, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001396:	2b00      	cmp	r3, #0
 8001398:	f000 80e0 	beq.w	800155c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139c:	4b2f      	ldr	r3, [pc, #188]	@ (800145c <HAL_GPIO_Init+0x238>)
 800139e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013a2:	4a2e      	ldr	r2, [pc, #184]	@ (800145c <HAL_GPIO_Init+0x238>)
 80013a4:	f043 0302 	orr.w	r3, r3, #2
 80013a8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80013ac:	4b2b      	ldr	r3, [pc, #172]	@ (800145c <HAL_GPIO_Init+0x238>)
 80013ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013ba:	4a29      	ldr	r2, [pc, #164]	@ (8001460 <HAL_GPIO_Init+0x23c>)
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	089b      	lsrs	r3, r3, #2
 80013c0:	3302      	adds	r3, #2
 80013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	f003 0303 	and.w	r3, r3, #3
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	220f      	movs	r2, #15
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4013      	ands	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a20      	ldr	r2, [pc, #128]	@ (8001464 <HAL_GPIO_Init+0x240>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d052      	beq.n	800148c <HAL_GPIO_Init+0x268>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a1f      	ldr	r2, [pc, #124]	@ (8001468 <HAL_GPIO_Init+0x244>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d031      	beq.n	8001452 <HAL_GPIO_Init+0x22e>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a1e      	ldr	r2, [pc, #120]	@ (800146c <HAL_GPIO_Init+0x248>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d02b      	beq.n	800144e <HAL_GPIO_Init+0x22a>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001470 <HAL_GPIO_Init+0x24c>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d025      	beq.n	800144a <HAL_GPIO_Init+0x226>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4a1c      	ldr	r2, [pc, #112]	@ (8001474 <HAL_GPIO_Init+0x250>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d01f      	beq.n	8001446 <HAL_GPIO_Init+0x222>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4a1b      	ldr	r2, [pc, #108]	@ (8001478 <HAL_GPIO_Init+0x254>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d019      	beq.n	8001442 <HAL_GPIO_Init+0x21e>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4a1a      	ldr	r2, [pc, #104]	@ (800147c <HAL_GPIO_Init+0x258>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d013      	beq.n	800143e <HAL_GPIO_Init+0x21a>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a19      	ldr	r2, [pc, #100]	@ (8001480 <HAL_GPIO_Init+0x25c>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d00d      	beq.n	800143a <HAL_GPIO_Init+0x216>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a18      	ldr	r2, [pc, #96]	@ (8001484 <HAL_GPIO_Init+0x260>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d007      	beq.n	8001436 <HAL_GPIO_Init+0x212>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a17      	ldr	r2, [pc, #92]	@ (8001488 <HAL_GPIO_Init+0x264>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d101      	bne.n	8001432 <HAL_GPIO_Init+0x20e>
 800142e:	2309      	movs	r3, #9
 8001430:	e02d      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001432:	230a      	movs	r3, #10
 8001434:	e02b      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001436:	2308      	movs	r3, #8
 8001438:	e029      	b.n	800148e <HAL_GPIO_Init+0x26a>
 800143a:	2307      	movs	r3, #7
 800143c:	e027      	b.n	800148e <HAL_GPIO_Init+0x26a>
 800143e:	2306      	movs	r3, #6
 8001440:	e025      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001442:	2305      	movs	r3, #5
 8001444:	e023      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001446:	2304      	movs	r3, #4
 8001448:	e021      	b.n	800148e <HAL_GPIO_Init+0x26a>
 800144a:	2303      	movs	r3, #3
 800144c:	e01f      	b.n	800148e <HAL_GPIO_Init+0x26a>
 800144e:	2302      	movs	r3, #2
 8001450:	e01d      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001452:	2301      	movs	r3, #1
 8001454:	e01b      	b.n	800148e <HAL_GPIO_Init+0x26a>
 8001456:	bf00      	nop
 8001458:	58000080 	.word	0x58000080
 800145c:	58024400 	.word	0x58024400
 8001460:	58000400 	.word	0x58000400
 8001464:	58020000 	.word	0x58020000
 8001468:	58020400 	.word	0x58020400
 800146c:	58020800 	.word	0x58020800
 8001470:	58020c00 	.word	0x58020c00
 8001474:	58021000 	.word	0x58021000
 8001478:	58021400 	.word	0x58021400
 800147c:	58021800 	.word	0x58021800
 8001480:	58021c00 	.word	0x58021c00
 8001484:	58022000 	.word	0x58022000
 8001488:	58022400 	.word	0x58022400
 800148c:	2300      	movs	r3, #0
 800148e:	69fa      	ldr	r2, [r7, #28]
 8001490:	f002 0203 	and.w	r2, r2, #3
 8001494:	0092      	lsls	r2, r2, #2
 8001496:	4093      	lsls	r3, r2
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800149e:	4938      	ldr	r1, [pc, #224]	@ (8001580 <HAL_GPIO_Init+0x35c>)
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	3302      	adds	r3, #2
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80014d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80014da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001500:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	43db      	mvns	r3, r3
 8001512:	69ba      	ldr	r2, [r7, #24]
 8001514:	4013      	ands	r3, r2
 8001516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	3301      	adds	r3, #1
 8001560:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	fa22 f303 	lsr.w	r3, r2, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	f47f ae63 	bne.w	8001238 <HAL_GPIO_Init+0x14>
  }
}
 8001572:	bf00      	nop
 8001574:	bf00      	nop
 8001576:	3724      	adds	r7, #36	@ 0x24
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	58000400 	.word	0x58000400

08001584 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800158c:	4a08      	ldr	r2, [pc, #32]	@ (80015b0 <HAL_HSEM_FastTake+0x2c>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3320      	adds	r3, #32
 8001592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001596:	4a07      	ldr	r2, [pc, #28]	@ (80015b4 <HAL_HSEM_FastTake+0x30>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d101      	bne.n	80015a0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	e000      	b.n	80015a2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	58026400 	.word	0x58026400
 80015b4:	80000300 	.word	0x80000300

080015b8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80015c2:	4906      	ldr	r1, [pc, #24]	@ (80015dc <HAL_HSEM_Release+0x24>)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	58026400 	.word	0x58026400

080015e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08c      	sub	sp, #48	@ 0x30
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d102      	bne.n	80015f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	f000 bc48 	b.w	8001e84 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	f000 8088 	beq.w	8001712 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001602:	4b99      	ldr	r3, [pc, #612]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800160c:	4b96      	ldr	r3, [pc, #600]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800160e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001610:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001614:	2b10      	cmp	r3, #16
 8001616:	d007      	beq.n	8001628 <HAL_RCC_OscConfig+0x48>
 8001618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800161a:	2b18      	cmp	r3, #24
 800161c:	d111      	bne.n	8001642 <HAL_RCC_OscConfig+0x62>
 800161e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001620:	f003 0303 	and.w	r3, r3, #3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d10c      	bne.n	8001642 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	4b8f      	ldr	r3, [pc, #572]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d06d      	beq.n	8001710 <HAL_RCC_OscConfig+0x130>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d169      	bne.n	8001710 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	f000 bc21 	b.w	8001e84 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800164a:	d106      	bne.n	800165a <HAL_RCC_OscConfig+0x7a>
 800164c:	4b86      	ldr	r3, [pc, #536]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	4a85      	ldr	r2, [pc, #532]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001656:	6013      	str	r3, [r2, #0]
 8001658:	e02e      	b.n	80016b8 <HAL_RCC_OscConfig+0xd8>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d10c      	bne.n	800167c <HAL_RCC_OscConfig+0x9c>
 8001662:	4b81      	ldr	r3, [pc, #516]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a80      	ldr	r2, [pc, #512]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001668:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800166c:	6013      	str	r3, [r2, #0]
 800166e:	4b7e      	ldr	r3, [pc, #504]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a7d      	ldr	r2, [pc, #500]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001674:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001678:	6013      	str	r3, [r2, #0]
 800167a:	e01d      	b.n	80016b8 <HAL_RCC_OscConfig+0xd8>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001684:	d10c      	bne.n	80016a0 <HAL_RCC_OscConfig+0xc0>
 8001686:	4b78      	ldr	r3, [pc, #480]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a77      	ldr	r2, [pc, #476]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800168c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001690:	6013      	str	r3, [r2, #0]
 8001692:	4b75      	ldr	r3, [pc, #468]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a74      	ldr	r2, [pc, #464]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	e00b      	b.n	80016b8 <HAL_RCC_OscConfig+0xd8>
 80016a0:	4b71      	ldr	r3, [pc, #452]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a70      	ldr	r2, [pc, #448]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80016a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016aa:	6013      	str	r3, [r2, #0]
 80016ac:	4b6e      	ldr	r3, [pc, #440]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a6d      	ldr	r2, [pc, #436]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80016b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d013      	beq.n	80016e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c0:	f7ff fca4 	bl	800100c <HAL_GetTick>
 80016c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016c6:	e008      	b.n	80016da <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016c8:	f7ff fca0 	bl	800100c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b64      	cmp	r3, #100	@ 0x64
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e3d4      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016da:	4b63      	ldr	r3, [pc, #396]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d0f0      	beq.n	80016c8 <HAL_RCC_OscConfig+0xe8>
 80016e6:	e014      	b.n	8001712 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e8:	f7ff fc90 	bl	800100c <HAL_GetTick>
 80016ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016ee:	e008      	b.n	8001702 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016f0:	f7ff fc8c 	bl	800100c <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b64      	cmp	r3, #100	@ 0x64
 80016fc:	d901      	bls.n	8001702 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e3c0      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001702:	4b59      	ldr	r3, [pc, #356]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1f0      	bne.n	80016f0 <HAL_RCC_OscConfig+0x110>
 800170e:	e000      	b.n	8001712 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001710:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 80ca 	beq.w	80018b4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001720:	4b51      	ldr	r3, [pc, #324]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001728:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800172a:	4b4f      	ldr	r3, [pc, #316]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800172c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d007      	beq.n	8001746 <HAL_RCC_OscConfig+0x166>
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b18      	cmp	r3, #24
 800173a:	d156      	bne.n	80017ea <HAL_RCC_OscConfig+0x20a>
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f003 0303 	and.w	r3, r3, #3
 8001742:	2b00      	cmp	r3, #0
 8001744:	d151      	bne.n	80017ea <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001746:	4b48      	ldr	r3, [pc, #288]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	2b00      	cmp	r3, #0
 8001750:	d005      	beq.n	800175e <HAL_RCC_OscConfig+0x17e>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	68db      	ldr	r3, [r3, #12]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e392      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800175e:	4b42      	ldr	r3, [pc, #264]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f023 0219 	bic.w	r2, r3, #25
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	493f      	ldr	r1, [pc, #252]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800176c:	4313      	orrs	r3, r2
 800176e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001770:	f7ff fc4c 	bl	800100c <HAL_GetTick>
 8001774:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001778:	f7ff fc48 	bl	800100c <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b02      	cmp	r3, #2
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e37c      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800178a:	4b37      	ldr	r3, [pc, #220]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001796:	f7ff fc45 	bl	8001024 <HAL_GetREVID>
 800179a:	4603      	mov	r3, r0
 800179c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d817      	bhi.n	80017d4 <HAL_RCC_OscConfig+0x1f4>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	2b40      	cmp	r3, #64	@ 0x40
 80017aa:	d108      	bne.n	80017be <HAL_RCC_OscConfig+0x1de>
 80017ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80017b4:	4a2c      	ldr	r2, [pc, #176]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017ba:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017bc:	e07a      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017be:	4b2a      	ldr	r3, [pc, #168]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	031b      	lsls	r3, r3, #12
 80017cc:	4926      	ldr	r1, [pc, #152]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d2:	e06f      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d4:	4b24      	ldr	r3, [pc, #144]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	061b      	lsls	r3, r3, #24
 80017e2:	4921      	ldr	r1, [pc, #132]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017e8:	e064      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d047      	beq.n	8001882 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80017f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f023 0219 	bic.w	r2, r3, #25
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	491a      	ldr	r1, [pc, #104]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001800:	4313      	orrs	r3, r2
 8001802:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001804:	f7ff fc02 	bl	800100c <HAL_GetTick>
 8001808:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800180c:	f7ff fbfe 	bl	800100c <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b02      	cmp	r3, #2
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e332      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800181e:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182a:	f7ff fbfb 	bl	8001024 <HAL_GetREVID>
 800182e:	4603      	mov	r3, r0
 8001830:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001834:	4293      	cmp	r3, r2
 8001836:	d819      	bhi.n	800186c <HAL_RCC_OscConfig+0x28c>
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	2b40      	cmp	r3, #64	@ 0x40
 800183e:	d108      	bne.n	8001852 <HAL_RCC_OscConfig+0x272>
 8001840:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001848:	4a07      	ldr	r2, [pc, #28]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 800184a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800184e:	6053      	str	r3, [r2, #4]
 8001850:	e030      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
 8001852:	4b05      	ldr	r3, [pc, #20]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	691b      	ldr	r3, [r3, #16]
 800185e:	031b      	lsls	r3, r3, #12
 8001860:	4901      	ldr	r1, [pc, #4]	@ (8001868 <HAL_RCC_OscConfig+0x288>)
 8001862:	4313      	orrs	r3, r2
 8001864:	604b      	str	r3, [r1, #4]
 8001866:	e025      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
 8001868:	58024400 	.word	0x58024400
 800186c:	4b9a      	ldr	r3, [pc, #616]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691b      	ldr	r3, [r3, #16]
 8001878:	061b      	lsls	r3, r3, #24
 800187a:	4997      	ldr	r1, [pc, #604]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 800187c:	4313      	orrs	r3, r2
 800187e:	604b      	str	r3, [r1, #4]
 8001880:	e018      	b.n	80018b4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001882:	4b95      	ldr	r3, [pc, #596]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a94      	ldr	r2, [pc, #592]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001888:	f023 0301 	bic.w	r3, r3, #1
 800188c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff fbbd 	bl	800100c <HAL_GetTick>
 8001892:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001896:	f7ff fbb9 	bl	800100c <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e2ed      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80018a8:	4b8b      	ldr	r3, [pc, #556]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1f0      	bne.n	8001896 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0310 	and.w	r3, r3, #16
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 80a9 	beq.w	8001a14 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018c2:	4b85      	ldr	r3, [pc, #532]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018ca:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018cc:	4b82      	ldr	r3, [pc, #520]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80018ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d007      	beq.n	80018e8 <HAL_RCC_OscConfig+0x308>
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	2b18      	cmp	r3, #24
 80018dc:	d13a      	bne.n	8001954 <HAL_RCC_OscConfig+0x374>
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d135      	bne.n	8001954 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80018e8:	4b7b      	ldr	r3, [pc, #492]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d005      	beq.n	8001900 <HAL_RCC_OscConfig+0x320>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	69db      	ldr	r3, [r3, #28]
 80018f8:	2b80      	cmp	r3, #128	@ 0x80
 80018fa:	d001      	beq.n	8001900 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80018fc:	2301      	movs	r3, #1
 80018fe:	e2c1      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001900:	f7ff fb90 	bl	8001024 <HAL_GetREVID>
 8001904:	4603      	mov	r3, r0
 8001906:	f241 0203 	movw	r2, #4099	@ 0x1003
 800190a:	4293      	cmp	r3, r2
 800190c:	d817      	bhi.n	800193e <HAL_RCC_OscConfig+0x35e>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a1b      	ldr	r3, [r3, #32]
 8001912:	2b20      	cmp	r3, #32
 8001914:	d108      	bne.n	8001928 <HAL_RCC_OscConfig+0x348>
 8001916:	4b70      	ldr	r3, [pc, #448]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800191e:	4a6e      	ldr	r2, [pc, #440]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001920:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001924:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001926:	e075      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001928:	4b6b      	ldr	r3, [pc, #428]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a1b      	ldr	r3, [r3, #32]
 8001934:	069b      	lsls	r3, r3, #26
 8001936:	4968      	ldr	r1, [pc, #416]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001938:	4313      	orrs	r3, r2
 800193a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800193c:	e06a      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800193e:	4b66      	ldr	r3, [pc, #408]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a1b      	ldr	r3, [r3, #32]
 800194a:	061b      	lsls	r3, r3, #24
 800194c:	4962      	ldr	r1, [pc, #392]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 800194e:	4313      	orrs	r3, r2
 8001950:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001952:	e05f      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d042      	beq.n	80019e2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800195c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a5d      	ldr	r2, [pc, #372]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff fb50 	bl	800100c <HAL_GetTick>
 800196c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001970:	f7ff fb4c 	bl	800100c <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e280      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001982:	4b55      	ldr	r3, [pc, #340]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0f0      	beq.n	8001970 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800198e:	f7ff fb49 	bl	8001024 <HAL_GetREVID>
 8001992:	4603      	mov	r3, r0
 8001994:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001998:	4293      	cmp	r3, r2
 800199a:	d817      	bhi.n	80019cc <HAL_RCC_OscConfig+0x3ec>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	2b20      	cmp	r3, #32
 80019a2:	d108      	bne.n	80019b6 <HAL_RCC_OscConfig+0x3d6>
 80019a4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80019ac:	4a4a      	ldr	r2, [pc, #296]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80019b2:	6053      	str	r3, [r2, #4]
 80019b4:	e02e      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
 80019b6:	4b48      	ldr	r3, [pc, #288]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	069b      	lsls	r3, r3, #26
 80019c4:	4944      	ldr	r1, [pc, #272]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019c6:	4313      	orrs	r3, r2
 80019c8:	604b      	str	r3, [r1, #4]
 80019ca:	e023      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
 80019cc:	4b42      	ldr	r3, [pc, #264]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6a1b      	ldr	r3, [r3, #32]
 80019d8:	061b      	lsls	r3, r3, #24
 80019da:	493f      	ldr	r1, [pc, #252]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019dc:	4313      	orrs	r3, r2
 80019de:	60cb      	str	r3, [r1, #12]
 80019e0:	e018      	b.n	8001a14 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80019e2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a3c      	ldr	r2, [pc, #240]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 80019e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80019ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ee:	f7ff fb0d 	bl	800100c <HAL_GetTick>
 80019f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80019f4:	e008      	b.n	8001a08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80019f6:	f7ff fb09 	bl	800100c <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e23d      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001a08:	4b33      	ldr	r3, [pc, #204]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f0      	bne.n	80019f6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 0308 	and.w	r3, r3, #8
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d036      	beq.n	8001a8e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	695b      	ldr	r3, [r3, #20]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d019      	beq.n	8001a5c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a28:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a2c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a34:	f7ff faea 	bl	800100c <HAL_GetTick>
 8001a38:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a3c:	f7ff fae6 	bl	800100c <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e21a      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001a4e:	4b22      	ldr	r3, [pc, #136]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCC_OscConfig+0x45c>
 8001a5a:	e018      	b.n	8001a8e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a60:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a62:	f023 0301 	bic.w	r3, r3, #1
 8001a66:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a68:	f7ff fad0 	bl	800100c <HAL_GetTick>
 8001a6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a6e:	e008      	b.n	8001a82 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a70:	f7ff facc 	bl	800100c <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d901      	bls.n	8001a82 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	e200      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a82:	4b15      	ldr	r3, [pc, #84]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f0      	bne.n	8001a70 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0320 	and.w	r3, r3, #32
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d039      	beq.n	8001b0e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d01c      	beq.n	8001adc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001aa8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001aac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001aae:	f7ff faad 	bl	800100c <HAL_GetTick>
 8001ab2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ab6:	f7ff faa9 	bl	800100c <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e1dd      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ac8:	4b03      	ldr	r3, [pc, #12]	@ (8001ad8 <HAL_RCC_OscConfig+0x4f8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0f0      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x4d6>
 8001ad4:	e01b      	b.n	8001b0e <HAL_RCC_OscConfig+0x52e>
 8001ad6:	bf00      	nop
 8001ad8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001adc:	4b9b      	ldr	r3, [pc, #620]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a9a      	ldr	r2, [pc, #616]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001ae2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ae6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ae8:	f7ff fa90 	bl	800100c <HAL_GetTick>
 8001aec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001af0:	f7ff fa8c 	bl	800100c <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e1c0      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b02:	4b92      	ldr	r3, [pc, #584]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	f000 8081 	beq.w	8001c1e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001b1c:	4b8c      	ldr	r3, [pc, #560]	@ (8001d50 <HAL_RCC_OscConfig+0x770>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a8b      	ldr	r2, [pc, #556]	@ (8001d50 <HAL_RCC_OscConfig+0x770>)
 8001b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b28:	f7ff fa70 	bl	800100c <HAL_GetTick>
 8001b2c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b2e:	e008      	b.n	8001b42 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b30:	f7ff fa6c 	bl	800100c <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b64      	cmp	r3, #100	@ 0x64
 8001b3c:	d901      	bls.n	8001b42 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	e1a0      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b42:	4b83      	ldr	r3, [pc, #524]	@ (8001d50 <HAL_RCC_OscConfig+0x770>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d0f0      	beq.n	8001b30 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d106      	bne.n	8001b64 <HAL_RCC_OscConfig+0x584>
 8001b56:	4b7d      	ldr	r3, [pc, #500]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b5a:	4a7c      	ldr	r2, [pc, #496]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b62:	e02d      	b.n	8001bc0 <HAL_RCC_OscConfig+0x5e0>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10c      	bne.n	8001b86 <HAL_RCC_OscConfig+0x5a6>
 8001b6c:	4b77      	ldr	r3, [pc, #476]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b70:	4a76      	ldr	r2, [pc, #472]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b72:	f023 0301 	bic.w	r3, r3, #1
 8001b76:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b78:	4b74      	ldr	r3, [pc, #464]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7c:	4a73      	ldr	r2, [pc, #460]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b7e:	f023 0304 	bic.w	r3, r3, #4
 8001b82:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b84:	e01c      	b.n	8001bc0 <HAL_RCC_OscConfig+0x5e0>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	2b05      	cmp	r3, #5
 8001b8c:	d10c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5c8>
 8001b8e:	4b6f      	ldr	r3, [pc, #444]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b92:	4a6e      	ldr	r2, [pc, #440]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b94:	f043 0304 	orr.w	r3, r3, #4
 8001b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b9a:	4b6c      	ldr	r3, [pc, #432]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b9e:	4a6b      	ldr	r2, [pc, #428]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ba6:	e00b      	b.n	8001bc0 <HAL_RCC_OscConfig+0x5e0>
 8001ba8:	4b68      	ldr	r3, [pc, #416]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bac:	4a67      	ldr	r2, [pc, #412]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001bae:	f023 0301 	bic.w	r3, r3, #1
 8001bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bb4:	4b65      	ldr	r3, [pc, #404]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bb8:	4a64      	ldr	r2, [pc, #400]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001bba:	f023 0304 	bic.w	r3, r3, #4
 8001bbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d015      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc8:	f7ff fa20 	bl	800100c <HAL_GetTick>
 8001bcc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bce:	e00a      	b.n	8001be6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd0:	f7ff fa1c 	bl	800100c <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e14e      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001be6:	4b59      	ldr	r3, [pc, #356]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d0ee      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x5f0>
 8001bf2:	e014      	b.n	8001c1e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bf4:	f7ff fa0a 	bl	800100c <HAL_GetTick>
 8001bf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001bfa:	e00a      	b.n	8001c12 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfc:	f7ff fa06 	bl	800100c <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e138      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c12:	4b4e      	ldr	r3, [pc, #312]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1ee      	bne.n	8001bfc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 812d 	beq.w	8001e82 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001c28:	4b48      	ldr	r3, [pc, #288]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c30:	2b18      	cmp	r3, #24
 8001c32:	f000 80bd 	beq.w	8001db0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	f040 809e 	bne.w	8001d7c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c40:	4b42      	ldr	r3, [pc, #264]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a41      	ldr	r2, [pc, #260]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4c:	f7ff f9de 	bl	800100c <HAL_GetTick>
 8001c50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c54:	f7ff f9da 	bl	800100c <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e10e      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001c66:	4b39      	ldr	r3, [pc, #228]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c72:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c76:	4b37      	ldr	r3, [pc, #220]	@ (8001d54 <HAL_RCC_OscConfig+0x774>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c82:	0112      	lsls	r2, r2, #4
 8001c84:	430a      	orrs	r2, r1
 8001c86:	4931      	ldr	r1, [pc, #196]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c90:	3b01      	subs	r3, #1
 8001c92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c9a:	3b01      	subs	r3, #1
 8001c9c:	025b      	lsls	r3, r3, #9
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	041b      	lsls	r3, r3, #16
 8001caa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001cae:	431a      	orrs	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	061b      	lsls	r3, r3, #24
 8001cb8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001cbc:	4923      	ldr	r1, [pc, #140]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001cc2:	4b22      	ldr	r3, [pc, #136]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc6:	4a21      	ldr	r2, [pc, #132]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cc8:	f023 0301 	bic.w	r3, r3, #1
 8001ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001cce:	4b1f      	ldr	r3, [pc, #124]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cd2:	4b21      	ldr	r3, [pc, #132]	@ (8001d58 <HAL_RCC_OscConfig+0x778>)
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001cda:	00d2      	lsls	r2, r2, #3
 8001cdc:	491b      	ldr	r1, [pc, #108]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce6:	f023 020c 	bic.w	r2, r3, #12
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cee:	4917      	ldr	r1, [pc, #92]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf8:	f023 0202 	bic.w	r2, r3, #2
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d00:	4912      	ldr	r1, [pc, #72]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d10:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d16:	4a0d      	ldr	r2, [pc, #52]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d22:	4a0a      	ldr	r2, [pc, #40]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001d2a:	4b08      	ldr	r3, [pc, #32]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d2e:	4a07      	ldr	r2, [pc, #28]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d36:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a04      	ldr	r2, [pc, #16]	@ (8001d4c <HAL_RCC_OscConfig+0x76c>)
 8001d3c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d42:	f7ff f963 	bl	800100c <HAL_GetTick>
 8001d46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d48:	e011      	b.n	8001d6e <HAL_RCC_OscConfig+0x78e>
 8001d4a:	bf00      	nop
 8001d4c:	58024400 	.word	0x58024400
 8001d50:	58024800 	.word	0x58024800
 8001d54:	fffffc0c 	.word	0xfffffc0c
 8001d58:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5c:	f7ff f956 	bl	800100c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e08a      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d6e:	4b47      	ldr	r3, [pc, #284]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f0      	beq.n	8001d5c <HAL_RCC_OscConfig+0x77c>
 8001d7a:	e082      	b.n	8001e82 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d7c:	4b43      	ldr	r3, [pc, #268]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a42      	ldr	r2, [pc, #264]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001d82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d88:	f7ff f940 	bl	800100c <HAL_GetTick>
 8001d8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001d8e:	e008      	b.n	8001da2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d90:	f7ff f93c 	bl	800100c <HAL_GetTick>
 8001d94:	4602      	mov	r2, r0
 8001d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	2b02      	cmp	r3, #2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e070      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001da2:	4b3a      	ldr	r3, [pc, #232]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x7b0>
 8001dae:	e068      	b.n	8001e82 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001db0:	4b36      	ldr	r3, [pc, #216]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001db6:	4b35      	ldr	r3, [pc, #212]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d031      	beq.n	8001e28 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	f003 0203 	and.w	r2, r3, #3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d12a      	bne.n	8001e28 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d122      	bne.n	8001e28 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dec:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d11a      	bne.n	8001e28 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	0a5b      	lsrs	r3, r3, #9
 8001df6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dfe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d111      	bne.n	8001e28 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	0c1b      	lsrs	r3, r3, #16
 8001e08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e10:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d108      	bne.n	8001e28 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	0e1b      	lsrs	r3, r3, #24
 8001e1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e22:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e02b      	b.n	8001e84 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001e2c:	4b17      	ldr	r3, [pc, #92]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e30:	08db      	lsrs	r3, r3, #3
 8001e32:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001e36:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d01f      	beq.n	8001e82 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001e42:	4b12      	ldr	r3, [pc, #72]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e46:	4a11      	ldr	r2, [pc, #68]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e48:	f023 0301 	bic.w	r3, r3, #1
 8001e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001e4e:	f7ff f8dd 	bl	800100c <HAL_GetTick>
 8001e52:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001e54:	bf00      	nop
 8001e56:	f7ff f8d9 	bl	800100c <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d0f9      	beq.n	8001e56 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e66:	4b0a      	ldr	r3, [pc, #40]	@ (8001e90 <HAL_RCC_OscConfig+0x8b0>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e6e:	00d2      	lsls	r2, r2, #3
 8001e70:	4906      	ldr	r1, [pc, #24]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001e76:	4b05      	ldr	r3, [pc, #20]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7a:	4a04      	ldr	r2, [pc, #16]	@ (8001e8c <HAL_RCC_OscConfig+0x8ac>)
 8001e7c:	f043 0301 	orr.w	r3, r3, #1
 8001e80:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3730      	adds	r7, #48	@ 0x30
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	58024400 	.word	0x58024400
 8001e90:	ffff0007 	.word	0xffff0007

08001e94 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d101      	bne.n	8001ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e19c      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b8a      	ldr	r3, [pc, #552]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 030f 	and.w	r3, r3, #15
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d910      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b87      	ldr	r3, [pc, #540]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 020f 	bic.w	r2, r3, #15
 8001ebe:	4985      	ldr	r1, [pc, #532]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	4b83      	ldr	r3, [pc, #524]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e184      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d010      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	4b7b      	ldr	r3, [pc, #492]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d908      	bls.n	8001f06 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001ef4:	4b78      	ldr	r3, [pc, #480]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	691b      	ldr	r3, [r3, #16]
 8001f00:	4975      	ldr	r1, [pc, #468]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d010      	beq.n	8001f34 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	4b70      	ldr	r3, [pc, #448]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d908      	bls.n	8001f34 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001f22:	4b6d      	ldr	r3, [pc, #436]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	496a      	ldr	r1, [pc, #424]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d010      	beq.n	8001f62 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699a      	ldr	r2, [r3, #24]
 8001f44:	4b64      	ldr	r3, [pc, #400]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f46:	69db      	ldr	r3, [r3, #28]
 8001f48:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d908      	bls.n	8001f62 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001f50:	4b61      	ldr	r3, [pc, #388]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	495e      	ldr	r1, [pc, #376]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0320 	and.w	r3, r3, #32
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d010      	beq.n	8001f90 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	69da      	ldr	r2, [r3, #28]
 8001f72:	4b59      	ldr	r3, [pc, #356]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d908      	bls.n	8001f90 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001f7e:	4b56      	ldr	r3, [pc, #344]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f80:	6a1b      	ldr	r3, [r3, #32]
 8001f82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	4953      	ldr	r1, [pc, #332]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0302 	and.w	r3, r3, #2
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d010      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68da      	ldr	r2, [r3, #12]
 8001fa0:	4b4d      	ldr	r3, [pc, #308]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d908      	bls.n	8001fbe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fac:	4b4a      	ldr	r3, [pc, #296]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	f023 020f 	bic.w	r2, r3, #15
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4947      	ldr	r1, [pc, #284]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d055      	beq.n	8002076 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001fca:	4b43      	ldr	r3, [pc, #268]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4940      	ldr	r1, [pc, #256]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fe4:	4b3c      	ldr	r3, [pc, #240]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d121      	bne.n	8002034 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e0f6      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d107      	bne.n	800200c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001ffc:	4b36      	ldr	r3, [pc, #216]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d115      	bne.n	8002034 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e0ea      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d107      	bne.n	8002024 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002014:	4b30      	ldr	r3, [pc, #192]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201c:	2b00      	cmp	r3, #0
 800201e:	d109      	bne.n	8002034 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e0de      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002024:	4b2c      	ldr	r3, [pc, #176]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e0d6      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002034:	4b28      	ldr	r3, [pc, #160]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	f023 0207 	bic.w	r2, r3, #7
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	4925      	ldr	r1, [pc, #148]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002042:	4313      	orrs	r3, r2
 8002044:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002046:	f7fe ffe1 	bl	800100c <HAL_GetTick>
 800204a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204c:	e00a      	b.n	8002064 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800204e:	f7fe ffdd 	bl	800100c <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800205c:	4293      	cmp	r3, r2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e0be      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002064:	4b1c      	ldr	r3, [pc, #112]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002066:	691b      	ldr	r3, [r3, #16]
 8002068:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	429a      	cmp	r2, r3
 8002074:	d1eb      	bne.n	800204e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d010      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	4b14      	ldr	r3, [pc, #80]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	429a      	cmp	r2, r3
 8002090:	d208      	bcs.n	80020a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002092:	4b11      	ldr	r3, [pc, #68]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f023 020f 	bic.w	r2, r3, #15
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	490e      	ldr	r1, [pc, #56]	@ (80020d8 <HAL_RCC_ClockConfig+0x244>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020a4:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 030f 	and.w	r3, r3, #15
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d214      	bcs.n	80020dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b2:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 020f 	bic.w	r2, r3, #15
 80020ba:	4906      	ldr	r1, [pc, #24]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	4313      	orrs	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020c2:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <HAL_RCC_ClockConfig+0x240>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	683a      	ldr	r2, [r7, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e086      	b.n	80021e2 <HAL_RCC_ClockConfig+0x34e>
 80020d4:	52002000 	.word	0x52002000
 80020d8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0304 	and.w	r3, r3, #4
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d010      	beq.n	800210a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	691a      	ldr	r2, [r3, #16]
 80020ec:	4b3f      	ldr	r3, [pc, #252]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d208      	bcs.n	800210a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80020f8:	4b3c      	ldr	r3, [pc, #240]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	4939      	ldr	r1, [pc, #228]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002106:	4313      	orrs	r3, r2
 8002108:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	2b00      	cmp	r3, #0
 8002114:	d010      	beq.n	8002138 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695a      	ldr	r2, [r3, #20]
 800211a:	4b34      	ldr	r3, [pc, #208]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 800211c:	69db      	ldr	r3, [r3, #28]
 800211e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002122:	429a      	cmp	r2, r3
 8002124:	d208      	bcs.n	8002138 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002126:	4b31      	ldr	r3, [pc, #196]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	492e      	ldr	r1, [pc, #184]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002134:	4313      	orrs	r3, r2
 8002136:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	2b00      	cmp	r3, #0
 8002142:	d010      	beq.n	8002166 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	699a      	ldr	r2, [r3, #24]
 8002148:	4b28      	ldr	r3, [pc, #160]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002150:	429a      	cmp	r2, r3
 8002152:	d208      	bcs.n	8002166 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002154:	4b25      	ldr	r3, [pc, #148]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	4922      	ldr	r1, [pc, #136]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002162:	4313      	orrs	r3, r2
 8002164:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b00      	cmp	r3, #0
 8002170:	d010      	beq.n	8002194 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69da      	ldr	r2, [r3, #28]
 8002176:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002178:	6a1b      	ldr	r3, [r3, #32]
 800217a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800217e:	429a      	cmp	r2, r3
 8002180:	d208      	bcs.n	8002194 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002182:	4b1a      	ldr	r3, [pc, #104]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	4917      	ldr	r1, [pc, #92]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 8002190:	4313      	orrs	r3, r2
 8002192:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002194:	f000 f834 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 8002198:	4602      	mov	r2, r0
 800219a:	4b14      	ldr	r3, [pc, #80]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	0a1b      	lsrs	r3, r3, #8
 80021a0:	f003 030f 	and.w	r3, r3, #15
 80021a4:	4912      	ldr	r1, [pc, #72]	@ (80021f0 <HAL_RCC_ClockConfig+0x35c>)
 80021a6:	5ccb      	ldrb	r3, [r1, r3]
 80021a8:	f003 031f 	and.w	r3, r3, #31
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
 80021b0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80021b2:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <HAL_RCC_ClockConfig+0x358>)
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	4a0d      	ldr	r2, [pc, #52]	@ (80021f0 <HAL_RCC_ClockConfig+0x35c>)
 80021bc:	5cd3      	ldrb	r3, [r2, r3]
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	fa22 f303 	lsr.w	r3, r2, r3
 80021c8:	4a0a      	ldr	r2, [pc, #40]	@ (80021f4 <HAL_RCC_ClockConfig+0x360>)
 80021ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80021cc:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_RCC_ClockConfig+0x364>)
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80021d2:	4b0a      	ldr	r3, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x368>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe fece 	bl	8000f78 <HAL_InitTick>
 80021dc:	4603      	mov	r3, r0
 80021de:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80021e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	58024400 	.word	0x58024400
 80021f0:	0800a378 	.word	0x0800a378
 80021f4:	24000004 	.word	0x24000004
 80021f8:	24000000 	.word	0x24000000
 80021fc:	24000008 	.word	0x24000008

08002200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002200:	b480      	push	{r7}
 8002202:	b089      	sub	sp, #36	@ 0x24
 8002204:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002206:	4bb3      	ldr	r3, [pc, #716]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800220e:	2b18      	cmp	r3, #24
 8002210:	f200 8155 	bhi.w	80024be <HAL_RCC_GetSysClockFreq+0x2be>
 8002214:	a201      	add	r2, pc, #4	@ (adr r2, 800221c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221a:	bf00      	nop
 800221c:	08002281 	.word	0x08002281
 8002220:	080024bf 	.word	0x080024bf
 8002224:	080024bf 	.word	0x080024bf
 8002228:	080024bf 	.word	0x080024bf
 800222c:	080024bf 	.word	0x080024bf
 8002230:	080024bf 	.word	0x080024bf
 8002234:	080024bf 	.word	0x080024bf
 8002238:	080024bf 	.word	0x080024bf
 800223c:	080022a7 	.word	0x080022a7
 8002240:	080024bf 	.word	0x080024bf
 8002244:	080024bf 	.word	0x080024bf
 8002248:	080024bf 	.word	0x080024bf
 800224c:	080024bf 	.word	0x080024bf
 8002250:	080024bf 	.word	0x080024bf
 8002254:	080024bf 	.word	0x080024bf
 8002258:	080024bf 	.word	0x080024bf
 800225c:	080022ad 	.word	0x080022ad
 8002260:	080024bf 	.word	0x080024bf
 8002264:	080024bf 	.word	0x080024bf
 8002268:	080024bf 	.word	0x080024bf
 800226c:	080024bf 	.word	0x080024bf
 8002270:	080024bf 	.word	0x080024bf
 8002274:	080024bf 	.word	0x080024bf
 8002278:	080024bf 	.word	0x080024bf
 800227c:	080022b3 	.word	0x080022b3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002280:	4b94      	ldr	r3, [pc, #592]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0320 	and.w	r3, r3, #32
 8002288:	2b00      	cmp	r3, #0
 800228a:	d009      	beq.n	80022a0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800228c:	4b91      	ldr	r3, [pc, #580]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	08db      	lsrs	r3, r3, #3
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	4a90      	ldr	r2, [pc, #576]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002298:	fa22 f303 	lsr.w	r3, r2, r3
 800229c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800229e:	e111      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80022a0:	4b8d      	ldr	r3, [pc, #564]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80022a2:	61bb      	str	r3, [r7, #24]
      break;
 80022a4:	e10e      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80022a6:	4b8d      	ldr	r3, [pc, #564]	@ (80024dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80022a8:	61bb      	str	r3, [r7, #24]
      break;
 80022aa:	e10b      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80022ac:	4b8c      	ldr	r3, [pc, #560]	@ (80024e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80022ae:	61bb      	str	r3, [r7, #24]
      break;
 80022b0:	e108      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80022b2:	4b88      	ldr	r3, [pc, #544]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b6:	f003 0303 	and.w	r3, r3, #3
 80022ba:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80022bc:	4b85      	ldr	r3, [pc, #532]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c0:	091b      	lsrs	r3, r3, #4
 80022c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80022c6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80022c8:	4b82      	ldr	r3, [pc, #520]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80022d2:	4b80      	ldr	r3, [pc, #512]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d6:	08db      	lsrs	r3, r3, #3
 80022d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	ee07 3a90 	vmov	s15, r3
 80022e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ea:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 80e1 	beq.w	80024b8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	f000 8083 	beq.w	8002404 <HAL_RCC_GetSysClockFreq+0x204>
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	2b02      	cmp	r3, #2
 8002302:	f200 80a1 	bhi.w	8002448 <HAL_RCC_GetSysClockFreq+0x248>
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_RCC_GetSysClockFreq+0x114>
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	2b01      	cmp	r3, #1
 8002310:	d056      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002312:	e099      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002314:	4b6f      	ldr	r3, [pc, #444]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0320 	and.w	r3, r3, #32
 800231c:	2b00      	cmp	r3, #0
 800231e:	d02d      	beq.n	800237c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002320:	4b6c      	ldr	r3, [pc, #432]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	08db      	lsrs	r3, r3, #3
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	4a6b      	ldr	r2, [pc, #428]	@ (80024d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800232c:	fa22 f303 	lsr.w	r3, r2, r3
 8002330:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	ee07 3a90 	vmov	s15, r3
 8002338:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	ee07 3a90 	vmov	s15, r3
 8002342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800234a:	4b62      	ldr	r3, [pc, #392]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002352:	ee07 3a90 	vmov	s15, r3
 8002356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800235a:	ed97 6a02 	vldr	s12, [r7, #8]
 800235e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80024e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800236a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800236e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002376:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800237a:	e087      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	ee07 3a90 	vmov	s15, r3
 8002382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002386:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80024e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800238a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800238e:	4b51      	ldr	r3, [pc, #324]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002396:	ee07 3a90 	vmov	s15, r3
 800239a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800239e:	ed97 6a02 	vldr	s12, [r7, #8]
 80023a2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80024e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80023a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80023be:	e065      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023ca:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80024ec <HAL_RCC_GetSysClockFreq+0x2ec>
 80023ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80023d2:	4b40      	ldr	r3, [pc, #256]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023da:	ee07 3a90 	vmov	s15, r3
 80023de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80023e6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80024e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80023ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80023ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80023f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80023fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002402:	e043      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80024f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002416:	4b2f      	ldr	r3, [pc, #188]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800241e:	ee07 3a90 	vmov	s15, r3
 8002422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002426:	ed97 6a02 	vldr	s12, [r7, #8]
 800242a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80024e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800242e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800243a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800243e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002442:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002446:	e021      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	ee07 3a90 	vmov	s15, r3
 800244e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002452:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80024ec <HAL_RCC_GetSysClockFreq+0x2ec>
 8002456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800245a:	4b1e      	ldr	r3, [pc, #120]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002462:	ee07 3a90 	vmov	s15, r3
 8002466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800246a:	ed97 6a02 	vldr	s12, [r7, #8]
 800246e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80024e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800247a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800247e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002486:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800248a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800248e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002490:	0a5b      	lsrs	r3, r3, #9
 8002492:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002496:	3301      	adds	r3, #1
 8002498:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	ee07 3a90 	vmov	s15, r3
 80024a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80024a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024b0:	ee17 3a90 	vmov	r3, s15
 80024b4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80024b6:	e005      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61bb      	str	r3, [r7, #24]
      break;
 80024bc:	e002      	b.n	80024c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80024be:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80024c0:	61bb      	str	r3, [r7, #24]
      break;
 80024c2:	bf00      	nop
  }

  return sysclockfreq;
 80024c4:	69bb      	ldr	r3, [r7, #24]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3724      	adds	r7, #36	@ 0x24
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	58024400 	.word	0x58024400
 80024d8:	03d09000 	.word	0x03d09000
 80024dc:	003d0900 	.word	0x003d0900
 80024e0:	017d7840 	.word	0x017d7840
 80024e4:	46000000 	.word	0x46000000
 80024e8:	4c742400 	.word	0x4c742400
 80024ec:	4a742400 	.word	0x4a742400
 80024f0:	4bbebc20 	.word	0x4bbebc20

080024f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80024fa:	f7ff fe81 	bl	8002200 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <HAL_RCC_GetHCLKFreq+0x50>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	0a1b      	lsrs	r3, r3, #8
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490f      	ldr	r1, [pc, #60]	@ (8002548 <HAL_RCC_GetHCLKFreq+0x54>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	f003 031f 	and.w	r3, r3, #31
 8002512:	fa22 f303 	lsr.w	r3, r2, r3
 8002516:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002518:	4b0a      	ldr	r3, [pc, #40]	@ (8002544 <HAL_RCC_GetHCLKFreq+0x50>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 030f 	and.w	r3, r3, #15
 8002520:	4a09      	ldr	r2, [pc, #36]	@ (8002548 <HAL_RCC_GetHCLKFreq+0x54>)
 8002522:	5cd3      	ldrb	r3, [r2, r3]
 8002524:	f003 031f 	and.w	r3, r3, #31
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	fa22 f303 	lsr.w	r3, r2, r3
 800252e:	4a07      	ldr	r2, [pc, #28]	@ (800254c <HAL_RCC_GetHCLKFreq+0x58>)
 8002530:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002532:	4a07      	ldr	r2, [pc, #28]	@ (8002550 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002538:	4b04      	ldr	r3, [pc, #16]	@ (800254c <HAL_RCC_GetHCLKFreq+0x58>)
 800253a:	681b      	ldr	r3, [r3, #0]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	58024400 	.word	0x58024400
 8002548:	0800a378 	.word	0x0800a378
 800254c:	24000004 	.word	0x24000004
 8002550:	24000000 	.word	0x24000000

08002554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002558:	f7ff ffcc 	bl	80024f4 <HAL_RCC_GetHCLKFreq>
 800255c:	4602      	mov	r2, r0
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	091b      	lsrs	r3, r3, #4
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	4904      	ldr	r1, [pc, #16]	@ (800257c <HAL_RCC_GetPCLK1Freq+0x28>)
 800256a:	5ccb      	ldrb	r3, [r1, r3]
 800256c:	f003 031f 	and.w	r3, r3, #31
 8002570:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002574:	4618      	mov	r0, r3
 8002576:	bd80      	pop	{r7, pc}
 8002578:	58024400 	.word	0x58024400
 800257c:	0800a378 	.word	0x0800a378

08002580 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002584:	f7ff ffb6 	bl	80024f4 <HAL_RCC_GetHCLKFreq>
 8002588:	4602      	mov	r2, r0
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	0a1b      	lsrs	r3, r3, #8
 8002590:	f003 0307 	and.w	r3, r3, #7
 8002594:	4904      	ldr	r1, [pc, #16]	@ (80025a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002596:	5ccb      	ldrb	r3, [r1, r3]
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	58024400 	.word	0x58024400
 80025a8:	0800a378 	.word	0x0800a378

080025ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80025ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b0:	b0cc      	sub	sp, #304	@ 0x130
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025b8:	2300      	movs	r3, #0
 80025ba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025be:	2300      	movs	r3, #0
 80025c0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80025c4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80025d0:	2500      	movs	r5, #0
 80025d2:	ea54 0305 	orrs.w	r3, r4, r5
 80025d6:	d049      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80025d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80025dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80025de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80025e2:	d02f      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80025e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80025e8:	d828      	bhi.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80025ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025ee:	d01a      	beq.n	8002626 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80025f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80025f4:	d822      	bhi.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d003      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80025fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80025fe:	d007      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002600:	e01c      	b.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002602:	4bb8      	ldr	r3, [pc, #736]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002606:	4ab7      	ldr	r2, [pc, #732]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800260c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800260e:	e01a      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002610:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002614:	3308      	adds	r3, #8
 8002616:	2102      	movs	r1, #2
 8002618:	4618      	mov	r0, r3
 800261a:	f001 fccf 	bl	8003fbc <RCCEx_PLL2_Config>
 800261e:	4603      	mov	r3, r0
 8002620:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002624:	e00f      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002626:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800262a:	3328      	adds	r3, #40	@ 0x28
 800262c:	2102      	movs	r1, #2
 800262e:	4618      	mov	r0, r3
 8002630:	f001 fd76 	bl	8004120 <RCCEx_PLL3_Config>
 8002634:	4603      	mov	r3, r0
 8002636:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800263a:	e004      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002642:	e000      	b.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002644:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002646:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800264a:	2b00      	cmp	r3, #0
 800264c:	d10a      	bne.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800264e:	4ba5      	ldr	r3, [pc, #660]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002650:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002652:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002656:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800265a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800265c:	4aa1      	ldr	r2, [pc, #644]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800265e:	430b      	orrs	r3, r1
 8002660:	6513      	str	r3, [r2, #80]	@ 0x50
 8002662:	e003      	b.n	800266c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002664:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002668:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800266c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002674:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002678:	f04f 0900 	mov.w	r9, #0
 800267c:	ea58 0309 	orrs.w	r3, r8, r9
 8002680:	d047      	beq.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002682:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002688:	2b04      	cmp	r3, #4
 800268a:	d82a      	bhi.n	80026e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800268c:	a201      	add	r2, pc, #4	@ (adr r2, 8002694 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800268e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002692:	bf00      	nop
 8002694:	080026a9 	.word	0x080026a9
 8002698:	080026b7 	.word	0x080026b7
 800269c:	080026cd 	.word	0x080026cd
 80026a0:	080026eb 	.word	0x080026eb
 80026a4:	080026eb 	.word	0x080026eb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026a8:	4b8e      	ldr	r3, [pc, #568]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ac:	4a8d      	ldr	r2, [pc, #564]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80026b4:	e01a      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80026b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026ba:	3308      	adds	r3, #8
 80026bc:	2100      	movs	r1, #0
 80026be:	4618      	mov	r0, r3
 80026c0:	f001 fc7c 	bl	8003fbc <RCCEx_PLL2_Config>
 80026c4:	4603      	mov	r3, r0
 80026c6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80026ca:	e00f      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80026cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80026d0:	3328      	adds	r3, #40	@ 0x28
 80026d2:	2100      	movs	r1, #0
 80026d4:	4618      	mov	r0, r3
 80026d6:	f001 fd23 	bl	8004120 <RCCEx_PLL3_Config>
 80026da:	4603      	mov	r3, r0
 80026dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80026e0:	e004      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80026e8:	e000      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80026ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026ec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026f4:	4b7b      	ldr	r3, [pc, #492]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80026f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026f8:	f023 0107 	bic.w	r1, r3, #7
 80026fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002702:	4a78      	ldr	r2, [pc, #480]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002704:	430b      	orrs	r3, r1
 8002706:	6513      	str	r3, [r2, #80]	@ 0x50
 8002708:	e003      	b.n	8002712 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800270a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800270e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002712:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800271e:	f04f 0b00 	mov.w	fp, #0
 8002722:	ea5a 030b 	orrs.w	r3, sl, fp
 8002726:	d04c      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002728:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800272c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800272e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002732:	d030      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002738:	d829      	bhi.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800273a:	2bc0      	cmp	r3, #192	@ 0xc0
 800273c:	d02d      	beq.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800273e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002740:	d825      	bhi.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002742:	2b80      	cmp	r3, #128	@ 0x80
 8002744:	d018      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002746:	2b80      	cmp	r3, #128	@ 0x80
 8002748:	d821      	bhi.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800274e:	2b40      	cmp	r3, #64	@ 0x40
 8002750:	d007      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002752:	e01c      	b.n	800278e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002754:	4b63      	ldr	r3, [pc, #396]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002758:	4a62      	ldr	r2, [pc, #392]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800275a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800275e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002760:	e01c      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002762:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002766:	3308      	adds	r3, #8
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f001 fc26 	bl	8003fbc <RCCEx_PLL2_Config>
 8002770:	4603      	mov	r3, r0
 8002772:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002776:	e011      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002778:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800277c:	3328      	adds	r3, #40	@ 0x28
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f001 fccd 	bl	8004120 <RCCEx_PLL3_Config>
 8002786:	4603      	mov	r3, r0
 8002788:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800278c:	e006      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002794:	e002      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002796:	bf00      	nop
 8002798:	e000      	b.n	800279c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800279a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800279c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d10a      	bne.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80027a4:	4b4f      	ldr	r3, [pc, #316]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80027ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b2:	4a4c      	ldr	r2, [pc, #304]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80027b4:	430b      	orrs	r3, r1
 80027b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80027b8:	e003      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027ba:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80027be:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80027c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ca:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80027ce:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80027d2:	2300      	movs	r3, #0
 80027d4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80027d8:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 80027dc:	460b      	mov	r3, r1
 80027de:	4313      	orrs	r3, r2
 80027e0:	d053      	beq.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80027e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027e6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80027ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027ee:	d035      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80027f0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027f4:	d82e      	bhi.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80027f6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80027fa:	d031      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80027fc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002800:	d828      	bhi.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002802:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002806:	d01a      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002808:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800280c:	d822      	bhi.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002812:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002816:	d007      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002818:	e01c      	b.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800281a:	4b32      	ldr	r3, [pc, #200]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800281c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281e:	4a31      	ldr	r2, [pc, #196]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002826:	e01c      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002828:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800282c:	3308      	adds	r3, #8
 800282e:	2100      	movs	r1, #0
 8002830:	4618      	mov	r0, r3
 8002832:	f001 fbc3 	bl	8003fbc <RCCEx_PLL2_Config>
 8002836:	4603      	mov	r3, r0
 8002838:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800283c:	e011      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800283e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002842:	3328      	adds	r3, #40	@ 0x28
 8002844:	2100      	movs	r1, #0
 8002846:	4618      	mov	r0, r3
 8002848:	f001 fc6a 	bl	8004120 <RCCEx_PLL3_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002852:	e006      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800285a:	e002      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800285c:	bf00      	nop
 800285e:	e000      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002860:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002862:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10b      	bne.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800286a:	4b1e      	ldr	r3, [pc, #120]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800286c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002872:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002876:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800287a:	4a1a      	ldr	r2, [pc, #104]	@ (80028e4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800287c:	430b      	orrs	r3, r1
 800287e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002880:	e003      	b.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002882:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002886:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800288a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800288e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002892:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002896:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800289a:	2300      	movs	r3, #0
 800289c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80028a0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80028a4:	460b      	mov	r3, r1
 80028a6:	4313      	orrs	r3, r2
 80028a8:	d056      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80028aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80028b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028b6:	d038      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80028b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028bc:	d831      	bhi.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80028be:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80028c2:	d034      	beq.n	800292e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80028c4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80028c8:	d82b      	bhi.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80028ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028ce:	d01d      	beq.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x360>
 80028d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80028d4:	d825      	bhi.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d006      	beq.n	80028e8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80028da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028de:	d00a      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80028e0:	e01f      	b.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80028e2:	bf00      	nop
 80028e4:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028e8:	4ba2      	ldr	r3, [pc, #648]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ec:	4aa1      	ldr	r2, [pc, #644]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80028f4:	e01c      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80028f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80028fa:	3308      	adds	r3, #8
 80028fc:	2100      	movs	r1, #0
 80028fe:	4618      	mov	r0, r3
 8002900:	f001 fb5c 	bl	8003fbc <RCCEx_PLL2_Config>
 8002904:	4603      	mov	r3, r0
 8002906:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800290a:	e011      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800290c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002910:	3328      	adds	r3, #40	@ 0x28
 8002912:	2100      	movs	r1, #0
 8002914:	4618      	mov	r0, r3
 8002916:	f001 fc03 	bl	8004120 <RCCEx_PLL3_Config>
 800291a:	4603      	mov	r3, r0
 800291c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002920:	e006      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002928:	e002      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800292a:	bf00      	nop
 800292c:	e000      	b.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800292e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002930:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002934:	2b00      	cmp	r3, #0
 8002936:	d10b      	bne.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002938:	4b8e      	ldr	r3, [pc, #568]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800293a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002940:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002944:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002948:	4a8a      	ldr	r2, [pc, #552]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800294a:	430b      	orrs	r3, r1
 800294c:	6593      	str	r3, [r2, #88]	@ 0x58
 800294e:	e003      	b.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002950:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002954:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002958:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800295c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002960:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002964:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002968:	2300      	movs	r3, #0
 800296a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800296e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002972:	460b      	mov	r3, r1
 8002974:	4313      	orrs	r3, r2
 8002976:	d03a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002978:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800297c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800297e:	2b30      	cmp	r3, #48	@ 0x30
 8002980:	d01f      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002982:	2b30      	cmp	r3, #48	@ 0x30
 8002984:	d819      	bhi.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002986:	2b20      	cmp	r3, #32
 8002988:	d00c      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800298a:	2b20      	cmp	r3, #32
 800298c:	d815      	bhi.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800298e:	2b00      	cmp	r3, #0
 8002990:	d019      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002992:	2b10      	cmp	r3, #16
 8002994:	d111      	bne.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002996:	4b77      	ldr	r3, [pc, #476]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800299a:	4a76      	ldr	r2, [pc, #472]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800299c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80029a2:	e011      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80029a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029a8:	3308      	adds	r3, #8
 80029aa:	2102      	movs	r1, #2
 80029ac:	4618      	mov	r0, r3
 80029ae:	f001 fb05 	bl	8003fbc <RCCEx_PLL2_Config>
 80029b2:	4603      	mov	r3, r0
 80029b4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80029b8:	e006      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80029c0:	e002      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80029c2:	bf00      	nop
 80029c4:	e000      	b.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80029c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029c8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d10a      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80029d0:	4b68      	ldr	r3, [pc, #416]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80029d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029de:	4a65      	ldr	r2, [pc, #404]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80029e0:	430b      	orrs	r3, r1
 80029e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029e4:	e003      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029e6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80029ea:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80029ee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80029f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80029fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80029fe:	2300      	movs	r3, #0
 8002a00:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002a04:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	d051      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002a0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a18:	d035      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002a1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a1e:	d82e      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002a20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a24:	d031      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002a26:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a2a:	d828      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002a2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a30:	d01a      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a36:	d822      	bhi.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002a3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a40:	d007      	beq.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002a42:	e01c      	b.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a44:	4b4b      	ldr	r3, [pc, #300]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a48:	4a4a      	ldr	r2, [pc, #296]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a50:	e01c      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002a52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a56:	3308      	adds	r3, #8
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f001 faae 	bl	8003fbc <RCCEx_PLL2_Config>
 8002a60:	4603      	mov	r3, r0
 8002a62:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a66:	e011      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002a68:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002a6c:	3328      	adds	r3, #40	@ 0x28
 8002a6e:	2100      	movs	r1, #0
 8002a70:	4618      	mov	r0, r3
 8002a72:	f001 fb55 	bl	8004120 <RCCEx_PLL3_Config>
 8002a76:	4603      	mov	r3, r0
 8002a78:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002a7c:	e006      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002a84:	e002      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a86:	bf00      	nop
 8002a88:	e000      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002a8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a8c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10a      	bne.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002a94:	4b37      	ldr	r3, [pc, #220]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a98:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002a9c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002aa0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002aa2:	4a34      	ldr	r2, [pc, #208]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002aa4:	430b      	orrs	r3, r1
 8002aa6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002aa8:	e003      	b.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002aaa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002aae:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002ab2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aba:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002abe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002ac8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	d056      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002ad2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ad6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ad8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002adc:	d033      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002ade:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ae2:	d82c      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002ae4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002ae8:	d02f      	beq.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002aea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002aee:	d826      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002af0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002af4:	d02b      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002af6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002afa:	d820      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002afc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b00:	d012      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002b02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b06:	d81a      	bhi.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d022      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b10:	d115      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002b12:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b16:	3308      	adds	r3, #8
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f001 fa4e 	bl	8003fbc <RCCEx_PLL2_Config>
 8002b20:	4603      	mov	r3, r0
 8002b22:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002b26:	e015      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002b28:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b2c:	3328      	adds	r3, #40	@ 0x28
 8002b2e:	2101      	movs	r1, #1
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 faf5 	bl	8004120 <RCCEx_PLL3_Config>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002b3c:	e00a      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002b44:	e006      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002b46:	bf00      	nop
 8002b48:	e004      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002b4a:	bf00      	nop
 8002b4c:	e002      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002b4e:	bf00      	nop
 8002b50:	e000      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002b52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b54:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10d      	bne.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002b5c:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b60:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002b64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b6a:	4a02      	ldr	r2, [pc, #8]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b70:	e006      	b.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002b72:	bf00      	nop
 8002b74:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b78:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002b7c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002b80:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b88:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002b8c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b90:	2300      	movs	r3, #0
 8002b92:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002b96:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	d055      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8002ba0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ba4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002ba8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bac:	d033      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8002bae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bb2:	d82c      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bb8:	d02f      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8002bba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bbe:	d826      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002bc0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002bc4:	d02b      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8002bc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8002bca:	d820      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002bcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bd0:	d012      	beq.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8002bd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bd6:	d81a      	bhi.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d022      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8002bdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002be0:	d115      	bne.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002be2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002be6:	3308      	adds	r3, #8
 8002be8:	2101      	movs	r1, #1
 8002bea:	4618      	mov	r0, r3
 8002bec:	f001 f9e6 	bl	8003fbc <RCCEx_PLL2_Config>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002bf6:	e015      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002bf8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002bfc:	3328      	adds	r3, #40	@ 0x28
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f001 fa8d 	bl	8004120 <RCCEx_PLL3_Config>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8002c0c:	e00a      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c14:	e006      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002c16:	bf00      	nop
 8002c18:	e004      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002c1a:	bf00      	nop
 8002c1c:	e002      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002c1e:	bf00      	nop
 8002c20:	e000      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8002c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c24:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10b      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002c2c:	4bb6      	ldr	r3, [pc, #728]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c30:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8002c34:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c38:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002c3c:	4ab2      	ldr	r2, [pc, #712]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002c3e:	430b      	orrs	r3, r1
 8002c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c42:	e003      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c44:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002c48:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8002c4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c54:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002c58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002c62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	d02a      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 8002c6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d011      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c7a:	d10a      	bne.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002c7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002c80:	3308      	adds	r3, #8
 8002c82:	2101      	movs	r1, #1
 8002c84:	4618      	mov	r0, r3
 8002c86:	f001 f999 	bl	8003fbc <RCCEx_PLL2_Config>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8002c90:	e004      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002c98:	e000      	b.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 8002c9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c9c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10a      	bne.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8002ca4:	4b98      	ldr	r3, [pc, #608]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8002cac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cb2:	4a95      	ldr	r2, [pc, #596]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002cb4:	430b      	orrs	r3, r1
 8002cb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cb8:	e003      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cba:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002cbe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002cc2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cca:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8002cce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002cd8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	d037      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8002ce2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ce6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ce8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cec:	d00e      	beq.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x760>
 8002cee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf2:	d816      	bhi.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d018      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8002cf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cfc:	d111      	bne.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cfe:	4b82      	ldr	r3, [pc, #520]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d02:	4a81      	ldr	r2, [pc, #516]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d0a:	e00f      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002d0c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d10:	3308      	adds	r3, #8
 8002d12:	2101      	movs	r1, #1
 8002d14:	4618      	mov	r0, r3
 8002d16:	f001 f951 	bl	8003fbc <RCCEx_PLL2_Config>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8002d20:	e004      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002d28:	e000      	b.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 8002d2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d2c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d34:	4b74      	ldr	r3, [pc, #464]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d38:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8002d3c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d42:	4a71      	ldr	r2, [pc, #452]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6513      	str	r3, [r2, #80]	@ 0x50
 8002d48:	e003      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d4a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002d4e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002d52:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d5a:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002d5e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002d62:	2300      	movs	r3, #0
 8002d64:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8002d68:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	d03a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8002d72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d81d      	bhi.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 8002d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d84 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002dc1 	.word	0x08002dc1
 8002d88:	08002d95 	.word	0x08002d95
 8002d8c:	08002da3 	.word	0x08002da3
 8002d90:	08002dc1 	.word	0x08002dc1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d94:	4b5c      	ldr	r3, [pc, #368]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d98:	4a5b      	ldr	r2, [pc, #364]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002d9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002da0:	e00f      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002da2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002da6:	3308      	adds	r3, #8
 8002da8:	2102      	movs	r1, #2
 8002daa:	4618      	mov	r0, r3
 8002dac:	f001 f906 	bl	8003fbc <RCCEx_PLL2_Config>
 8002db0:	4603      	mov	r3, r0
 8002db2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8002db6:	e004      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8002dc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dc2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10a      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002dca:	4b4f      	ldr	r3, [pc, #316]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dce:	f023 0103 	bic.w	r1, r3, #3
 8002dd2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dd8:	4a4b      	ldr	r2, [pc, #300]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002dda:	430b      	orrs	r3, r1
 8002ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dde:	e003      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002de4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002de8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002df4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002dfe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8002e02:	460b      	mov	r3, r1
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f000 80a0 	beq.w	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e0a:	4b40      	ldr	r3, [pc, #256]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e16:	f7fe f8f9 	bl	800100c <HAL_GetTick>
 8002e1a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e1e:	e00b      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e20:	f7fe f8f4 	bl	800100c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002e2a:	1ad3      	subs	r3, r2, r3
 8002e2c:	2b64      	cmp	r3, #100	@ 0x64
 8002e2e:	d903      	bls.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8002e36:	e005      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e38:	4b34      	ldr	r3, [pc, #208]	@ (8002f0c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0ed      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 8002e44:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d17a      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002e4c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e50:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e54:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002e58:	4053      	eors	r3, r2
 8002e5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d015      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e62:	4b29      	ldr	r3, [pc, #164]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e6e:	4b26      	ldr	r3, [pc, #152]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e72:	4a25      	ldr	r2, [pc, #148]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e78:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e7a:	4b23      	ldr	r3, [pc, #140]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7e:	4a22      	ldr	r2, [pc, #136]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e84:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002e86:	4a20      	ldr	r2, [pc, #128]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002e88:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002e8c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8002e8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002e92:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002e96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e9a:	d118      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7fe f8b6 	bl	800100c <HAL_GetTick>
 8002ea0:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ea4:	e00d      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea6:	f7fe f8b1 	bl	800100c <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002eb0:	1ad2      	subs	r2, r2, r3
 8002eb2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d903      	bls.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8002ec0:	e005      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ec2:	4b11      	ldr	r3, [pc, #68]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0eb      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 8002ece:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d130      	bne.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ed6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002eda:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ee2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ee6:	d115      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8002ee8:	4b07      	ldr	r3, [pc, #28]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002ef0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002ef4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002ef8:	091a      	lsrs	r2, r3, #4
 8002efa:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	4a02      	ldr	r2, [pc, #8]	@ (8002f08 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8002f00:	430b      	orrs	r3, r1
 8002f02:	6113      	str	r3, [r2, #16]
 8002f04:	e00c      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x974>
 8002f06:	bf00      	nop
 8002f08:	58024400 	.word	0x58024400
 8002f0c:	58024800 	.word	0x58024800
 8002f10:	00ffffcf 	.word	0x00ffffcf
 8002f14:	4bd4      	ldr	r3, [pc, #848]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	4ad3      	ldr	r2, [pc, #844]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f1a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002f1e:	6113      	str	r3, [r2, #16]
 8002f20:	4bd1      	ldr	r3, [pc, #836]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f22:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8002f24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f28:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f30:	4acd      	ldr	r2, [pc, #820]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8002f32:	430b      	orrs	r3, r1
 8002f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f36:	e008      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f38:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f3c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 8002f40:	e003      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f42:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f46:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002f4a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f52:	f002 0301 	and.w	r3, r2, #1
 8002f56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002f60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002f64:	460b      	mov	r3, r1
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f000 808b 	beq.w	8003082 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8002f6c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f74:	2b28      	cmp	r3, #40	@ 0x28
 8002f76:	d86b      	bhi.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8002f78:	a201      	add	r2, pc, #4	@ (adr r2, 8002f80 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 8002f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7e:	bf00      	nop
 8002f80:	08003059 	.word	0x08003059
 8002f84:	08003051 	.word	0x08003051
 8002f88:	08003051 	.word	0x08003051
 8002f8c:	08003051 	.word	0x08003051
 8002f90:	08003051 	.word	0x08003051
 8002f94:	08003051 	.word	0x08003051
 8002f98:	08003051 	.word	0x08003051
 8002f9c:	08003051 	.word	0x08003051
 8002fa0:	08003025 	.word	0x08003025
 8002fa4:	08003051 	.word	0x08003051
 8002fa8:	08003051 	.word	0x08003051
 8002fac:	08003051 	.word	0x08003051
 8002fb0:	08003051 	.word	0x08003051
 8002fb4:	08003051 	.word	0x08003051
 8002fb8:	08003051 	.word	0x08003051
 8002fbc:	08003051 	.word	0x08003051
 8002fc0:	0800303b 	.word	0x0800303b
 8002fc4:	08003051 	.word	0x08003051
 8002fc8:	08003051 	.word	0x08003051
 8002fcc:	08003051 	.word	0x08003051
 8002fd0:	08003051 	.word	0x08003051
 8002fd4:	08003051 	.word	0x08003051
 8002fd8:	08003051 	.word	0x08003051
 8002fdc:	08003051 	.word	0x08003051
 8002fe0:	08003059 	.word	0x08003059
 8002fe4:	08003051 	.word	0x08003051
 8002fe8:	08003051 	.word	0x08003051
 8002fec:	08003051 	.word	0x08003051
 8002ff0:	08003051 	.word	0x08003051
 8002ff4:	08003051 	.word	0x08003051
 8002ff8:	08003051 	.word	0x08003051
 8002ffc:	08003051 	.word	0x08003051
 8003000:	08003059 	.word	0x08003059
 8003004:	08003051 	.word	0x08003051
 8003008:	08003051 	.word	0x08003051
 800300c:	08003051 	.word	0x08003051
 8003010:	08003051 	.word	0x08003051
 8003014:	08003051 	.word	0x08003051
 8003018:	08003051 	.word	0x08003051
 800301c:	08003051 	.word	0x08003051
 8003020:	08003059 	.word	0x08003059
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003024:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003028:	3308      	adds	r3, #8
 800302a:	2101      	movs	r1, #1
 800302c:	4618      	mov	r0, r3
 800302e:	f000 ffc5 	bl	8003fbc <RCCEx_PLL2_Config>
 8003032:	4603      	mov	r3, r0
 8003034:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003038:	e00f      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800303a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800303e:	3328      	adds	r3, #40	@ 0x28
 8003040:	2101      	movs	r1, #1
 8003042:	4618      	mov	r0, r3
 8003044:	f001 f86c 	bl	8004120 <RCCEx_PLL3_Config>
 8003048:	4603      	mov	r3, r0
 800304a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800304e:	e004      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003056:	e000      	b.n	800305a <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 8003058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800305a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10b      	bne.n	800307a <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003062:	4b81      	ldr	r3, [pc, #516]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003066:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800306a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800306e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003072:	4a7d      	ldr	r2, [pc, #500]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8003074:	430b      	orrs	r3, r1
 8003076:	6553      	str	r3, [r2, #84]	@ 0x54
 8003078:	e003      	b.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800307a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800307e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003082:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308a:	f002 0302 	and.w	r3, r2, #2
 800308e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003092:	2300      	movs	r3, #0
 8003094:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003098:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800309c:	460b      	mov	r3, r1
 800309e:	4313      	orrs	r3, r2
 80030a0:	d042      	beq.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80030a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030a8:	2b05      	cmp	r3, #5
 80030aa:	d825      	bhi.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 80030ac:	a201      	add	r2, pc, #4	@ (adr r2, 80030b4 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 80030ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b2:	bf00      	nop
 80030b4:	08003101 	.word	0x08003101
 80030b8:	080030cd 	.word	0x080030cd
 80030bc:	080030e3 	.word	0x080030e3
 80030c0:	08003101 	.word	0x08003101
 80030c4:	08003101 	.word	0x08003101
 80030c8:	08003101 	.word	0x08003101
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030d0:	3308      	adds	r3, #8
 80030d2:	2101      	movs	r1, #1
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 ff71 	bl	8003fbc <RCCEx_PLL2_Config>
 80030da:	4603      	mov	r3, r0
 80030dc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80030e0:	e00f      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80030e6:	3328      	adds	r3, #40	@ 0x28
 80030e8:	2101      	movs	r1, #1
 80030ea:	4618      	mov	r0, r3
 80030ec:	f001 f818 	bl	8004120 <RCCEx_PLL3_Config>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80030f6:	e004      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80030fe:	e000      	b.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8003100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003102:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10a      	bne.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800310a:	4b57      	ldr	r3, [pc, #348]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800310c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310e:	f023 0107 	bic.w	r1, r3, #7
 8003112:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003116:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003118:	4a53      	ldr	r2, [pc, #332]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 800311a:	430b      	orrs	r3, r1
 800311c:	6553      	str	r3, [r2, #84]	@ 0x54
 800311e:	e003      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003120:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003124:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003128:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800312c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003130:	f002 0304 	and.w	r3, r2, #4
 8003134:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003138:	2300      	movs	r3, #0
 800313a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800313e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003142:	460b      	mov	r3, r1
 8003144:	4313      	orrs	r3, r2
 8003146:	d044      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003148:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800314c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003150:	2b05      	cmp	r3, #5
 8003152:	d825      	bhi.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8003154:	a201      	add	r2, pc, #4	@ (adr r2, 800315c <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	080031a9 	.word	0x080031a9
 8003160:	08003175 	.word	0x08003175
 8003164:	0800318b 	.word	0x0800318b
 8003168:	080031a9 	.word	0x080031a9
 800316c:	080031a9 	.word	0x080031a9
 8003170:	080031a9 	.word	0x080031a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003174:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003178:	3308      	adds	r3, #8
 800317a:	2101      	movs	r1, #1
 800317c:	4618      	mov	r0, r3
 800317e:	f000 ff1d 	bl	8003fbc <RCCEx_PLL2_Config>
 8003182:	4603      	mov	r3, r0
 8003184:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003188:	e00f      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800318a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800318e:	3328      	adds	r3, #40	@ 0x28
 8003190:	2101      	movs	r1, #1
 8003192:	4618      	mov	r0, r3
 8003194:	f000 ffc4 	bl	8004120 <RCCEx_PLL3_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800319e:	e004      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10b      	bne.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031b2:	4b2d      	ldr	r3, [pc, #180]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80031b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b6:	f023 0107 	bic.w	r1, r3, #7
 80031ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031c2:	4a29      	ldr	r2, [pc, #164]	@ (8003268 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c8:	e003      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80031ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031da:	f002 0320 	and.w	r3, r2, #32
 80031de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031e2:	2300      	movs	r3, #0
 80031e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80031e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031ec:	460b      	mov	r3, r1
 80031ee:	4313      	orrs	r3, r2
 80031f0:	d057      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80031f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80031f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031fe:	d035      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8003200:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003204:	d82c      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800320a:	d031      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 800320c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003210:	d826      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003212:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003216:	d02d      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8003218:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800321c:	d820      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800321e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003222:	d012      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 8003224:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003228:	d81a      	bhi.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d024      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 800322e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003232:	d115      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003234:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003238:	3308      	adds	r3, #8
 800323a:	2100      	movs	r1, #0
 800323c:	4618      	mov	r0, r3
 800323e:	f000 febd 	bl	8003fbc <RCCEx_PLL2_Config>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003248:	e017      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800324a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800324e:	3328      	adds	r3, #40	@ 0x28
 8003250:	2102      	movs	r1, #2
 8003252:	4618      	mov	r0, r3
 8003254:	f000 ff64 	bl	8004120 <RCCEx_PLL3_Config>
 8003258:	4603      	mov	r3, r0
 800325a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800325e:	e00c      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003266:	e008      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>
 8003268:	58024400 	.word	0x58024400
        break;
 800326c:	bf00      	nop
 800326e:	e004      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003270:	bf00      	nop
 8003272:	e002      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003274:	bf00      	nop
 8003276:	e000      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 8003278:	bf00      	nop
    }

    if (ret == HAL_OK)
 800327a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10b      	bne.n	800329a <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003282:	4bc2      	ldr	r3, [pc, #776]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003284:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003286:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800328a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800328e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003292:	4abe      	ldr	r2, [pc, #760]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003294:	430b      	orrs	r3, r1
 8003296:	6553      	str	r3, [r2, #84]	@ 0x54
 8003298:	e003      	b.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800329a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800329e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032aa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80032ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032b2:	2300      	movs	r3, #0
 80032b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80032b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80032bc:	460b      	mov	r3, r1
 80032be:	4313      	orrs	r3, r2
 80032c0:	d055      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80032c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80032ca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80032ce:	d033      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 80032d0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80032d4:	d82c      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80032d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032da:	d02f      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xd90>
 80032dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032e0:	d826      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80032e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032e6:	d02b      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 80032e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80032ec:	d820      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80032ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032f2:	d012      	beq.n	800331a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 80032f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032f8:	d81a      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d022      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 80032fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003302:	d115      	bne.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003304:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003308:	3308      	adds	r3, #8
 800330a:	2100      	movs	r1, #0
 800330c:	4618      	mov	r0, r3
 800330e:	f000 fe55 	bl	8003fbc <RCCEx_PLL2_Config>
 8003312:	4603      	mov	r3, r0
 8003314:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003318:	e015      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800331a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800331e:	3328      	adds	r3, #40	@ 0x28
 8003320:	2102      	movs	r1, #2
 8003322:	4618      	mov	r0, r3
 8003324:	f000 fefc 	bl	8004120 <RCCEx_PLL3_Config>
 8003328:	4603      	mov	r3, r0
 800332a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800332e:	e00a      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003336:	e006      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003338:	bf00      	nop
 800333a:	e004      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 800333c:	bf00      	nop
 800333e:	e002      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003340:	bf00      	nop
 8003342:	e000      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8003344:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003346:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10b      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800334e:	4b8f      	ldr	r3, [pc, #572]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003352:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003356:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800335a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800335e:	4a8b      	ldr	r2, [pc, #556]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003360:	430b      	orrs	r3, r1
 8003362:	6593      	str	r3, [r2, #88]	@ 0x58
 8003364:	e003      	b.n	800336e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003366:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800336a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800336e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003376:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800337a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800337e:	2300      	movs	r3, #0
 8003380:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003384:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003388:	460b      	mov	r3, r1
 800338a:	4313      	orrs	r3, r2
 800338c:	d055      	beq.n	800343a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800338e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003392:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003396:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800339a:	d033      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 800339c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80033a0:	d82c      	bhi.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80033a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a6:	d02f      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80033a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033ac:	d826      	bhi.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80033ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80033b2:	d02b      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80033b4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80033b8:	d820      	bhi.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80033ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033be:	d012      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 80033c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033c4:	d81a      	bhi.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe50>
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d022      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 80033ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033ce:	d115      	bne.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033d4:	3308      	adds	r3, #8
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fdef 	bl	8003fbc <RCCEx_PLL2_Config>
 80033de:	4603      	mov	r3, r0
 80033e0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80033e4:	e015      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80033e6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80033ea:	3328      	adds	r3, #40	@ 0x28
 80033ec:	2102      	movs	r1, #2
 80033ee:	4618      	mov	r0, r3
 80033f0:	f000 fe96 	bl	8004120 <RCCEx_PLL3_Config>
 80033f4:	4603      	mov	r3, r0
 80033f6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80033fa:	e00a      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003402:	e006      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003404:	bf00      	nop
 8003406:	e004      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003408:	bf00      	nop
 800340a:	e002      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 800340c:	bf00      	nop
 800340e:	e000      	b.n	8003412 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8003410:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003412:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003416:	2b00      	cmp	r3, #0
 8003418:	d10b      	bne.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800341a:	4b5c      	ldr	r3, [pc, #368]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800341c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341e:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003422:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003426:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800342a:	4a58      	ldr	r2, [pc, #352]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800342c:	430b      	orrs	r3, r1
 800342e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003430:	e003      	b.n	800343a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003432:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003436:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800343a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800343e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003442:	f002 0308 	and.w	r3, r2, #8
 8003446:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800344a:	2300      	movs	r3, #0
 800344c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003450:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003454:	460b      	mov	r3, r1
 8003456:	4313      	orrs	r3, r2
 8003458:	d01e      	beq.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800345a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003466:	d10c      	bne.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003468:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800346c:	3328      	adds	r3, #40	@ 0x28
 800346e:	2102      	movs	r1, #2
 8003470:	4618      	mov	r0, r3
 8003472:	f000 fe55 	bl	8004120 <RCCEx_PLL3_Config>
 8003476:	4603      	mov	r3, r0
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003482:	4b42      	ldr	r3, [pc, #264]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003486:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800348a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800348e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003492:	4a3e      	ldr	r2, [pc, #248]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003494:	430b      	orrs	r3, r1
 8003496:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003498:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800349c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a0:	f002 0310 	and.w	r3, r2, #16
 80034a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80034a8:	2300      	movs	r3, #0
 80034aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80034ae:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80034b2:	460b      	mov	r3, r1
 80034b4:	4313      	orrs	r3, r2
 80034b6:	d01e      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80034b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80034c6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034ca:	3328      	adds	r3, #40	@ 0x28
 80034cc:	2102      	movs	r1, #2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fe26 	bl	8004120 <RCCEx_PLL3_Config>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d002      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034e0:	4b2a      	ldr	r3, [pc, #168]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80034f0:	4a26      	ldr	r2, [pc, #152]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80034f2:	430b      	orrs	r3, r1
 80034f4:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034f6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003502:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003506:	2300      	movs	r3, #0
 8003508:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800350c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003510:	460b      	mov	r3, r1
 8003512:	4313      	orrs	r3, r2
 8003514:	d040      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003516:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800351a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800351e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003522:	d022      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8003524:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003528:	d81b      	bhi.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800352a:	2b00      	cmp	r3, #0
 800352c:	d003      	beq.n	8003536 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 800352e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003532:	d00b      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8003534:	e015      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003536:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800353a:	3308      	adds	r3, #8
 800353c:	2100      	movs	r1, #0
 800353e:	4618      	mov	r0, r3
 8003540:	f000 fd3c 	bl	8003fbc <RCCEx_PLL2_Config>
 8003544:	4603      	mov	r3, r0
 8003546:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800354a:	e00f      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800354c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003550:	3328      	adds	r3, #40	@ 0x28
 8003552:	2102      	movs	r1, #2
 8003554:	4618      	mov	r0, r3
 8003556:	f000 fde3 	bl	8004120 <RCCEx_PLL3_Config>
 800355a:	4603      	mov	r3, r0
 800355c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003560:	e004      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003568:	e000      	b.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 800356a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800356c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003570:	2b00      	cmp	r3, #0
 8003572:	d10d      	bne.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003574:	4b05      	ldr	r3, [pc, #20]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800357c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003580:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003584:	4a01      	ldr	r2, [pc, #4]	@ (800358c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8003586:	430b      	orrs	r3, r1
 8003588:	6593      	str	r3, [r2, #88]	@ 0x58
 800358a:	e005      	b.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800358c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003590:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003594:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003598:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80035a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80035a6:	2300      	movs	r3, #0
 80035a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80035aa:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80035ae:	460b      	mov	r3, r1
 80035b0:	4313      	orrs	r3, r2
 80035b2:	d03b      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80035b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035c0:	d01f      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x1056>
 80035c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035c6:	d818      	bhi.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x104e>
 80035c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035cc:	d003      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 80035ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035d2:	d007      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 80035d4:	e011      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035d6:	4b64      	ldr	r3, [pc, #400]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	4a63      	ldr	r2, [pc, #396]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 80035dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80035e2:	e00f      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80035e8:	3328      	adds	r3, #40	@ 0x28
 80035ea:	2101      	movs	r1, #1
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 fd97 	bl	8004120 <RCCEx_PLL3_Config>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 80035f8:	e004      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003600:	e000      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8003602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003604:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10b      	bne.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800360c:	4b56      	ldr	r3, [pc, #344]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800360e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003610:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003614:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800361c:	4a52      	ldr	r2, [pc, #328]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800361e:	430b      	orrs	r3, r1
 8003620:	6553      	str	r3, [r2, #84]	@ 0x54
 8003622:	e003      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003624:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003628:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800362c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003634:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003638:	673b      	str	r3, [r7, #112]	@ 0x70
 800363a:	2300      	movs	r3, #0
 800363c:	677b      	str	r3, [r7, #116]	@ 0x74
 800363e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003642:	460b      	mov	r3, r1
 8003644:	4313      	orrs	r3, r2
 8003646:	d031      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003648:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800364c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 8003652:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003656:	d007      	beq.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003658:	e011      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800365a:	4b43      	ldr	r3, [pc, #268]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	4a42      	ldr	r2, [pc, #264]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003664:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003666:	e00e      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003668:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800366c:	3308      	adds	r3, #8
 800366e:	2102      	movs	r1, #2
 8003670:	4618      	mov	r0, r3
 8003672:	f000 fca3 	bl	8003fbc <RCCEx_PLL2_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800367c:	e003      	b.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8003684:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003686:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10a      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800368e:	4b36      	ldr	r3, [pc, #216]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003692:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003696:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800369a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800369c:	4a32      	ldr	r2, [pc, #200]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800369e:	430b      	orrs	r3, r1
 80036a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80036a2:	e003      	b.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036a4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80036a8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80036ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80036b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80036ba:	2300      	movs	r3, #0
 80036bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80036be:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80036c2:	460b      	mov	r3, r1
 80036c4:	4313      	orrs	r3, r2
 80036c6:	d00c      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80036c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036cc:	3328      	adds	r3, #40	@ 0x28
 80036ce:	2102      	movs	r1, #2
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 fd25 	bl	8004120 <RCCEx_PLL3_Config>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d002      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80036e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ea:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80036ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80036f0:	2300      	movs	r3, #0
 80036f2:	667b      	str	r3, [r7, #100]	@ 0x64
 80036f4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80036f8:	460b      	mov	r3, r1
 80036fa:	4313      	orrs	r3, r2
 80036fc:	d03a      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 80036fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003702:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003706:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800370a:	d018      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x1192>
 800370c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003710:	d811      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8003712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003716:	d014      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8003718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800371c:	d80b      	bhi.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 800371e:	2b00      	cmp	r3, #0
 8003720:	d011      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8003722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003726:	d106      	bne.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003728:	4b0f      	ldr	r3, [pc, #60]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800372a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372c:	4a0e      	ldr	r2, [pc, #56]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 800372e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003732:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003734:	e008      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 800373c:	e004      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 800373e:	bf00      	nop
 8003740:	e002      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8003742:	bf00      	nop
 8003744:	e000      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8003746:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003748:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10d      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003750:	4b05      	ldr	r3, [pc, #20]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003758:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800375c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003760:	4a01      	ldr	r2, [pc, #4]	@ (8003768 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8003762:	430b      	orrs	r3, r1
 8003764:	6553      	str	r3, [r2, #84]	@ 0x54
 8003766:	e005      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8003768:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800376c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003770:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003774:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003780:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003782:	2300      	movs	r3, #0
 8003784:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003786:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800378a:	460b      	mov	r3, r1
 800378c:	4313      	orrs	r3, r2
 800378e:	d009      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003790:	4baa      	ldr	r3, [pc, #680]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003794:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003798:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800379c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800379e:	4aa7      	ldr	r2, [pc, #668]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80037a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80037b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80037b2:	2300      	movs	r3, #0
 80037b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80037b6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80037ba:	460b      	mov	r3, r1
 80037bc:	4313      	orrs	r3, r2
 80037be:	d00a      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80037c0:	4b9e      	ldr	r3, [pc, #632]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80037c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80037d0:	4a9a      	ldr	r2, [pc, #616]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037d2:	430b      	orrs	r3, r1
 80037d4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80037d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80037e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037e4:	2300      	movs	r3, #0
 80037e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037e8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80037ec:	460b      	mov	r3, r1
 80037ee:	4313      	orrs	r3, r2
 80037f0:	d009      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80037f2:	4b92      	ldr	r3, [pc, #584]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 80037f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037f6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80037fa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	4a8e      	ldr	r2, [pc, #568]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003802:	430b      	orrs	r3, r1
 8003804:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003806:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800380a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003812:	643b      	str	r3, [r7, #64]	@ 0x40
 8003814:	2300      	movs	r3, #0
 8003816:	647b      	str	r3, [r7, #68]	@ 0x44
 8003818:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800381c:	460b      	mov	r3, r1
 800381e:	4313      	orrs	r3, r2
 8003820:	d00e      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003822:	4b86      	ldr	r3, [pc, #536]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	4a85      	ldr	r2, [pc, #532]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003828:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800382c:	6113      	str	r3, [r2, #16]
 800382e:	4b83      	ldr	r3, [pc, #524]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8003830:	6919      	ldr	r1, [r3, #16]
 8003832:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003836:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800383a:	4a80      	ldr	r2, [pc, #512]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800383c:	430b      	orrs	r3, r1
 800383e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003840:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800384c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800384e:	2300      	movs	r3, #0
 8003850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003852:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003856:	460b      	mov	r3, r1
 8003858:	4313      	orrs	r3, r2
 800385a:	d009      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800385c:	4b77      	ldr	r3, [pc, #476]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800385e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003860:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003864:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386a:	4a74      	ldr	r2, [pc, #464]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800386c:	430b      	orrs	r3, r1
 800386e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003870:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003878:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800387c:	633b      	str	r3, [r7, #48]	@ 0x30
 800387e:	2300      	movs	r3, #0
 8003880:	637b      	str	r3, [r7, #52]	@ 0x34
 8003882:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003886:	460b      	mov	r3, r1
 8003888:	4313      	orrs	r3, r2
 800388a:	d00a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800388c:	4b6b      	ldr	r3, [pc, #428]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003894:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389c:	4a67      	ldr	r2, [pc, #412]	@ (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 800389e:	430b      	orrs	r3, r1
 80038a0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80038a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038aa:	2100      	movs	r1, #0
 80038ac:	62b9      	str	r1, [r7, #40]	@ 0x28
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038b4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80038b8:	460b      	mov	r3, r1
 80038ba:	4313      	orrs	r3, r2
 80038bc:	d011      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038c2:	3308      	adds	r3, #8
 80038c4:	2100      	movs	r1, #0
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 fb78 	bl	8003fbc <RCCEx_PLL2_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80038d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80038de:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80038e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ea:	2100      	movs	r1, #0
 80038ec:	6239      	str	r1, [r7, #32]
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038f4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80038f8:	460b      	mov	r3, r1
 80038fa:	4313      	orrs	r3, r2
 80038fc:	d011      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003902:	3308      	adds	r3, #8
 8003904:	2101      	movs	r1, #1
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fb58 	bl	8003fbc <RCCEx_PLL2_Config>
 800390c:	4603      	mov	r3, r0
 800390e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003912:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003916:	2b00      	cmp	r3, #0
 8003918:	d003      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800391e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003922:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	2100      	movs	r1, #0
 800392c:	61b9      	str	r1, [r7, #24]
 800392e:	f003 0304 	and.w	r3, r3, #4
 8003932:	61fb      	str	r3, [r7, #28]
 8003934:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003938:	460b      	mov	r3, r1
 800393a:	4313      	orrs	r3, r2
 800393c:	d011      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800393e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003942:	3308      	adds	r3, #8
 8003944:	2102      	movs	r1, #2
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fb38 	bl	8003fbc <RCCEx_PLL2_Config>
 800394c:	4603      	mov	r3, r0
 800394e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003952:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800395e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003962:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396a:	2100      	movs	r1, #0
 800396c:	6139      	str	r1, [r7, #16]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003978:	460b      	mov	r3, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	d011      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800397e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003982:	3328      	adds	r3, #40	@ 0x28
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f000 fbca 	bl	8004120 <RCCEx_PLL3_Config>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 8003992:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003996:	2b00      	cmp	r3, #0
 8003998:	d003      	beq.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800399e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80039a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039aa:	2100      	movs	r1, #0
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	60fb      	str	r3, [r7, #12]
 80039b4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80039b8:	460b      	mov	r3, r1
 80039ba:	4313      	orrs	r3, r2
 80039bc:	d011      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039c2:	3328      	adds	r3, #40	@ 0x28
 80039c4:	2101      	movs	r1, #1
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fbaa 	bl	8004120 <RCCEx_PLL3_Config>
 80039cc:	4603      	mov	r3, r0
 80039ce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 80039d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80039de:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80039e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ea:	2100      	movs	r1, #0
 80039ec:	6039      	str	r1, [r7, #0]
 80039ee:	f003 0320 	and.w	r3, r3, #32
 80039f2:	607b      	str	r3, [r7, #4]
 80039f4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80039f8:	460b      	mov	r3, r1
 80039fa:	4313      	orrs	r3, r2
 80039fc:	d011      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a02:	3328      	adds	r3, #40	@ 0x28
 8003a04:	2102      	movs	r1, #2
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fb8a 	bl	8004120 <RCCEx_PLL3_Config>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8003a12:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8003a1e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 8003a22:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e000      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8003a36:	46bd      	mov	sp, r7
 8003a38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a3c:	58024400 	.word	0x58024400

08003a40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003a44:	f7fe fd56 	bl	80024f4 <HAL_RCC_GetHCLKFreq>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	4b06      	ldr	r3, [pc, #24]	@ (8003a64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	091b      	lsrs	r3, r3, #4
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	4904      	ldr	r1, [pc, #16]	@ (8003a68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003a56:	5ccb      	ldrb	r3, [r1, r3]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	58024400 	.word	0x58024400
 8003a68:	0800a378 	.word	0x0800a378

08003a6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b089      	sub	sp, #36	@ 0x24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a74:	4ba1      	ldr	r3, [pc, #644]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a78:	f003 0303 	and.w	r3, r3, #3
 8003a7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003a7e:	4b9f      	ldr	r3, [pc, #636]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a82:	0b1b      	lsrs	r3, r3, #12
 8003a84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003a8a:	4b9c      	ldr	r3, [pc, #624]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003a96:	4b99      	ldr	r3, [pc, #612]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9a:	08db      	lsrs	r3, r3, #3
 8003a9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	fb02 f303 	mul.w	r3, r2, r3
 8003aa6:	ee07 3a90 	vmov	s15, r3
 8003aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	f000 8111 	beq.w	8003cdc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	f000 8083 	beq.w	8003bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	f200 80a1 	bhi.w	8003c0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003ad0:	69bb      	ldr	r3, [r7, #24]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d056      	beq.n	8003b84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003ad6:	e099      	b.n	8003c0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ad8:	4b88      	ldr	r3, [pc, #544]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d02d      	beq.n	8003b40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ae4:	4b85      	ldr	r3, [pc, #532]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	08db      	lsrs	r3, r3, #3
 8003aea:	f003 0303 	and.w	r3, r3, #3
 8003aee:	4a84      	ldr	r2, [pc, #528]	@ (8003d00 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003af0:	fa22 f303 	lsr.w	r3, r2, r3
 8003af4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	ee07 3a90 	vmov	s15, r3
 8003afc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b0e:	4b7b      	ldr	r3, [pc, #492]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b16:	ee07 3a90 	vmov	s15, r3
 8003b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003d04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003b3e:	e087      	b.n	8003c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	ee07 3a90 	vmov	s15, r3
 8003b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003d08 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b52:	4b6a      	ldr	r3, [pc, #424]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5a:	ee07 3a90 	vmov	s15, r3
 8003b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b62:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003d04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b82:	e065      	b.n	8003c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	ee07 3a90 	vmov	s15, r3
 8003b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b96:	4b59      	ldr	r3, [pc, #356]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b9e:	ee07 3a90 	vmov	s15, r3
 8003ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003baa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003d04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bc6:	e043      	b.n	8003c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	ee07 3a90 	vmov	s15, r3
 8003bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bd2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003d10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003bd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bda:	4b48      	ldr	r3, [pc, #288]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be2:	ee07 3a90 	vmov	s15, r3
 8003be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bea:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003d04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c0a:	e021      	b.n	8003c50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	ee07 3a90 	vmov	s15, r3
 8003c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003d0c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c1e:	4b37      	ldr	r3, [pc, #220]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c26:	ee07 3a90 	vmov	s15, r3
 8003c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003d04 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003c4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8003c50:	4b2a      	ldr	r3, [pc, #168]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c54:	0a5b      	lsrs	r3, r3, #9
 8003c56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c5a:	ee07 3a90 	vmov	s15, r3
 8003c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c76:	ee17 2a90 	vmov	r2, s15
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8003c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c82:	0c1b      	lsrs	r3, r3, #16
 8003c84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c88:	ee07 3a90 	vmov	s15, r3
 8003c8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003c98:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ca4:	ee17 2a90 	vmov	r2, s15
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8003cac:	4b13      	ldr	r3, [pc, #76]	@ (8003cfc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb0:	0e1b      	lsrs	r3, r3, #24
 8003cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cb6:	ee07 3a90 	vmov	s15, r3
 8003cba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003cc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cd2:	ee17 2a90 	vmov	r2, s15
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003cda:	e008      	b.n	8003cee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
}
 8003cee:	bf00      	nop
 8003cf0:	3724      	adds	r7, #36	@ 0x24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	58024400 	.word	0x58024400
 8003d00:	03d09000 	.word	0x03d09000
 8003d04:	46000000 	.word	0x46000000
 8003d08:	4c742400 	.word	0x4c742400
 8003d0c:	4a742400 	.word	0x4a742400
 8003d10:	4bbebc20 	.word	0x4bbebc20

08003d14 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b089      	sub	sp, #36	@ 0x24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d1c:	4ba1      	ldr	r3, [pc, #644]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8003d26:	4b9f      	ldr	r3, [pc, #636]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d2a:	0d1b      	lsrs	r3, r3, #20
 8003d2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d30:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003d32:	4b9c      	ldr	r3, [pc, #624]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d36:	0a1b      	lsrs	r3, r3, #8
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8003d3e:	4b99      	ldr	r3, [pc, #612]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d42:	08db      	lsrs	r3, r3, #3
 8003d44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	fb02 f303 	mul.w	r3, r2, r3
 8003d4e:	ee07 3a90 	vmov	s15, r3
 8003d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d56:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f000 8111 	beq.w	8003f84 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	f000 8083 	beq.w	8003e70 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	f200 80a1 	bhi.w	8003eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d056      	beq.n	8003e2c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003d7e:	e099      	b.n	8003eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d80:	4b88      	ldr	r3, [pc, #544]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d02d      	beq.n	8003de8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003d8c:	4b85      	ldr	r3, [pc, #532]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	08db      	lsrs	r3, r3, #3
 8003d92:	f003 0303 	and.w	r3, r3, #3
 8003d96:	4a84      	ldr	r2, [pc, #528]	@ (8003fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003d98:	fa22 f303 	lsr.w	r3, r2, r3
 8003d9c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	ee07 3a90 	vmov	s15, r3
 8003da4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	ee07 3a90 	vmov	s15, r3
 8003dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003db6:	4b7b      	ldr	r3, [pc, #492]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dbe:	ee07 3a90 	vmov	s15, r3
 8003dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003dca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003fac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003dce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003dd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003dd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003de2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003de6:	e087      	b.n	8003ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	ee07 3a90 	vmov	s15, r3
 8003dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003df2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8003fb0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003dfa:	4b6a      	ldr	r3, [pc, #424]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e02:	ee07 3a90 	vmov	s15, r3
 8003e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e0a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e0e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8003fac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e2a:	e065      	b.n	8003ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	ee07 3a90 	vmov	s15, r3
 8003e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e36:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e3e:	4b59      	ldr	r3, [pc, #356]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e46:	ee07 3a90 	vmov	s15, r3
 8003e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e52:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8003fac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003e5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003e6e:	e043      	b.n	8003ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	ee07 3a90 	vmov	s15, r3
 8003e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e7a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e82:	4b48      	ldr	r3, [pc, #288]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e8a:	ee07 3a90 	vmov	s15, r3
 8003e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e92:	ed97 6a03 	vldr	s12, [r7, #12]
 8003e96:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8003fac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ea2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003eb2:	e021      	b.n	8003ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	ee07 3a90 	vmov	s15, r3
 8003eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ebe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ec6:	4b37      	ldr	r3, [pc, #220]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ece:	ee07 3a90 	vmov	s15, r3
 8003ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ed6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003eda:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8003fac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ee6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ef2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003ef6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8003ef8:	4b2a      	ldr	r3, [pc, #168]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efc:	0a5b      	lsrs	r3, r3, #9
 8003efe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f02:	ee07 3a90 	vmov	s15, r3
 8003f06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f12:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f1e:	ee17 2a90 	vmov	r2, s15
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8003f26:	4b1f      	ldr	r3, [pc, #124]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	0c1b      	lsrs	r3, r3, #16
 8003f2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f30:	ee07 3a90 	vmov	s15, r3
 8003f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f40:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f4c:	ee17 2a90 	vmov	r2, s15
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8003f54:	4b13      	ldr	r3, [pc, #76]	@ (8003fa4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f58:	0e1b      	lsrs	r3, r3, #24
 8003f5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f5e:	ee07 3a90 	vmov	s15, r3
 8003f62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003f6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003f6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003f76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f7a:	ee17 2a90 	vmov	r2, s15
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003f82:	e008      	b.n	8003f96 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	609a      	str	r2, [r3, #8]
}
 8003f96:	bf00      	nop
 8003f98:	3724      	adds	r7, #36	@ 0x24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	58024400 	.word	0x58024400
 8003fa8:	03d09000 	.word	0x03d09000
 8003fac:	46000000 	.word	0x46000000
 8003fb0:	4c742400 	.word	0x4c742400
 8003fb4:	4a742400 	.word	0x4a742400
 8003fb8:	4bbebc20 	.word	0x4bbebc20

08003fbc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003fca:	4b53      	ldr	r3, [pc, #332]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8003fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d101      	bne.n	8003fda <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e099      	b.n	800410e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003fda:	4b4f      	ldr	r3, [pc, #316]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a4e      	ldr	r2, [pc, #312]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8003fe0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003fe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fe6:	f7fd f811 	bl	800100c <HAL_GetTick>
 8003fea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003fec:	e008      	b.n	8004000 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003fee:	f7fd f80d 	bl	800100c <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e086      	b.n	800410e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004000:	4b45      	ldr	r3, [pc, #276]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1f0      	bne.n	8003fee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800400c:	4b42      	ldr	r3, [pc, #264]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 800400e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004010:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	031b      	lsls	r3, r3, #12
 800401a:	493f      	ldr	r1, [pc, #252]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 800401c:	4313      	orrs	r3, r2
 800401e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	3b01      	subs	r3, #1
 8004026:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	3b01      	subs	r3, #1
 8004030:	025b      	lsls	r3, r3, #9
 8004032:	b29b      	uxth	r3, r3
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	3b01      	subs	r3, #1
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	3b01      	subs	r3, #1
 800404a:	061b      	lsls	r3, r3, #24
 800404c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004050:	4931      	ldr	r1, [pc, #196]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004052:	4313      	orrs	r3, r2
 8004054:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004056:	4b30      	ldr	r3, [pc, #192]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	492d      	ldr	r1, [pc, #180]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004064:	4313      	orrs	r3, r2
 8004066:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004068:	4b2b      	ldr	r3, [pc, #172]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 800406a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406c:	f023 0220 	bic.w	r2, r3, #32
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	699b      	ldr	r3, [r3, #24]
 8004074:	4928      	ldr	r1, [pc, #160]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004076:	4313      	orrs	r3, r2
 8004078:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800407a:	4b27      	ldr	r3, [pc, #156]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 800407c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407e:	4a26      	ldr	r2, [pc, #152]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004080:	f023 0310 	bic.w	r3, r3, #16
 8004084:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004086:	4b24      	ldr	r3, [pc, #144]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004088:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800408a:	4b24      	ldr	r3, [pc, #144]	@ (800411c <RCCEx_PLL2_Config+0x160>)
 800408c:	4013      	ands	r3, r2
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	69d2      	ldr	r2, [r2, #28]
 8004092:	00d2      	lsls	r2, r2, #3
 8004094:	4920      	ldr	r1, [pc, #128]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004096:	4313      	orrs	r3, r2
 8004098:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800409a:	4b1f      	ldr	r3, [pc, #124]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 800409c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409e:	4a1e      	ldr	r2, [pc, #120]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040a0:	f043 0310 	orr.w	r3, r3, #16
 80040a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d106      	bne.n	80040ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80040ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b0:	4a19      	ldr	r2, [pc, #100]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80040b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040b8:	e00f      	b.n	80040da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d106      	bne.n	80040ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80040c0:	4b15      	ldr	r3, [pc, #84]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c4:	4a14      	ldr	r2, [pc, #80]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80040ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80040cc:	e005      	b.n	80040da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80040ce:	4b12      	ldr	r3, [pc, #72]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d2:	4a11      	ldr	r2, [pc, #68]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80040d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80040da:	4b0f      	ldr	r3, [pc, #60]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a0e      	ldr	r2, [pc, #56]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 80040e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e6:	f7fc ff91 	bl	800100c <HAL_GetTick>
 80040ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80040ec:	e008      	b.n	8004100 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80040ee:	f7fc ff8d 	bl	800100c <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d901      	bls.n	8004100 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80040fc:	2303      	movs	r3, #3
 80040fe:	e006      	b.n	800410e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <RCCEx_PLL2_Config+0x15c>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d0f0      	beq.n	80040ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	58024400 	.word	0x58024400
 800411c:	ffff0007 	.word	0xffff0007

08004120 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800412e:	4b53      	ldr	r3, [pc, #332]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b03      	cmp	r3, #3
 8004138:	d101      	bne.n	800413e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e099      	b.n	8004272 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800413e:	4b4f      	ldr	r3, [pc, #316]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a4e      	ldr	r2, [pc, #312]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004144:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004148:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800414a:	f7fc ff5f 	bl	800100c <HAL_GetTick>
 800414e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004150:	e008      	b.n	8004164 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004152:	f7fc ff5b 	bl	800100c <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d901      	bls.n	8004164 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e086      	b.n	8004272 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004164:	4b45      	ldr	r3, [pc, #276]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1f0      	bne.n	8004152 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004170:	4b42      	ldr	r3, [pc, #264]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004174:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	051b      	lsls	r3, r3, #20
 800417e:	493f      	ldr	r1, [pc, #252]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004180:	4313      	orrs	r3, r2
 8004182:	628b      	str	r3, [r1, #40]	@ 0x28
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	3b01      	subs	r3, #1
 800418a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	3b01      	subs	r3, #1
 8004194:	025b      	lsls	r3, r3, #9
 8004196:	b29b      	uxth	r3, r3
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	3b01      	subs	r3, #1
 80041a0:	041b      	lsls	r3, r3, #16
 80041a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80041a6:	431a      	orrs	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	691b      	ldr	r3, [r3, #16]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	061b      	lsls	r3, r3, #24
 80041b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80041b4:	4931      	ldr	r1, [pc, #196]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80041ba:	4b30      	ldr	r3, [pc, #192]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	492d      	ldr	r1, [pc, #180]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80041cc:	4b2b      	ldr	r3, [pc, #172]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	4928      	ldr	r1, [pc, #160]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80041de:	4b27      	ldr	r3, [pc, #156]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e2:	4a26      	ldr	r2, [pc, #152]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80041ea:	4b24      	ldr	r3, [pc, #144]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041ee:	4b24      	ldr	r3, [pc, #144]	@ (8004280 <RCCEx_PLL3_Config+0x160>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	69d2      	ldr	r2, [r2, #28]
 80041f6:	00d2      	lsls	r2, r2, #3
 80041f8:	4920      	ldr	r1, [pc, #128]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80041fe:	4b1f      	ldr	r3, [pc, #124]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004202:	4a1e      	ldr	r2, [pc, #120]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004208:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d106      	bne.n	800421e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004210:	4b1a      	ldr	r3, [pc, #104]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004214:	4a19      	ldr	r2, [pc, #100]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004216:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800421a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800421c:	e00f      	b.n	800423e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d106      	bne.n	8004232 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004224:	4b15      	ldr	r3, [pc, #84]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004228:	4a14      	ldr	r2, [pc, #80]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 800422a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800422e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004230:	e005      	b.n	800423e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004232:	4b12      	ldr	r3, [pc, #72]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	4a11      	ldr	r2, [pc, #68]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004238:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800423c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800423e:	4b0f      	ldr	r3, [pc, #60]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a0e      	ldr	r2, [pc, #56]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004244:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800424a:	f7fc fedf 	bl	800100c <HAL_GetTick>
 800424e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004250:	e008      	b.n	8004264 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004252:	f7fc fedb 	bl	800100c <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e006      	b.n	8004272 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004264:	4b05      	ldr	r3, [pc, #20]	@ (800427c <RCCEx_PLL3_Config+0x15c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f0      	beq.n	8004252 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004270:	7bfb      	ldrb	r3, [r7, #15]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	58024400 	.word	0x58024400
 8004280:	ffff0007 	.word	0xffff0007

08004284 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e042      	b.n	800431c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800429c:	2b00      	cmp	r3, #0
 800429e:	d106      	bne.n	80042ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7fc fcc1 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2224      	movs	r2, #36	@ 0x24
 80042b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0201 	bic.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d002      	beq.n	80042d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 fd90 	bl	8004df4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 f825 	bl	8004324 <UART_SetConfig>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e01b      	b.n	800431c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004302:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f042 0201 	orr.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 fe0f 	bl	8004f38 <UART_CheckIdleState>
 800431a:	4603      	mov	r3, r0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004328:	b092      	sub	sp, #72	@ 0x48
 800432a:	af00      	add	r7, sp, #0
 800432c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	689a      	ldr	r2, [r3, #8]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	431a      	orrs	r2, r3
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	431a      	orrs	r2, r3
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	4313      	orrs	r3, r2
 800434a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	4bbe      	ldr	r3, [pc, #760]	@ (800464c <UART_SetConfig+0x328>)
 8004354:	4013      	ands	r3, r2
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	6812      	ldr	r2, [r2, #0]
 800435a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800435c:	430b      	orrs	r3, r1
 800435e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	68da      	ldr	r2, [r3, #12]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4ab3      	ldr	r2, [pc, #716]	@ (8004650 <UART_SetConfig+0x32c>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d004      	beq.n	8004390 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800438c:	4313      	orrs	r3, r2
 800438e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689a      	ldr	r2, [r3, #8]
 8004396:	4baf      	ldr	r3, [pc, #700]	@ (8004654 <UART_SetConfig+0x330>)
 8004398:	4013      	ands	r3, r2
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80043a0:	430b      	orrs	r3, r1
 80043a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	f023 010f 	bic.w	r1, r3, #15
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4aa6      	ldr	r2, [pc, #664]	@ (8004658 <UART_SetConfig+0x334>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d177      	bne.n	80044b4 <UART_SetConfig+0x190>
 80043c4:	4ba5      	ldr	r3, [pc, #660]	@ (800465c <UART_SetConfig+0x338>)
 80043c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043cc:	2b28      	cmp	r3, #40	@ 0x28
 80043ce:	d86d      	bhi.n	80044ac <UART_SetConfig+0x188>
 80043d0:	a201      	add	r2, pc, #4	@ (adr r2, 80043d8 <UART_SetConfig+0xb4>)
 80043d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d6:	bf00      	nop
 80043d8:	0800447d 	.word	0x0800447d
 80043dc:	080044ad 	.word	0x080044ad
 80043e0:	080044ad 	.word	0x080044ad
 80043e4:	080044ad 	.word	0x080044ad
 80043e8:	080044ad 	.word	0x080044ad
 80043ec:	080044ad 	.word	0x080044ad
 80043f0:	080044ad 	.word	0x080044ad
 80043f4:	080044ad 	.word	0x080044ad
 80043f8:	08004485 	.word	0x08004485
 80043fc:	080044ad 	.word	0x080044ad
 8004400:	080044ad 	.word	0x080044ad
 8004404:	080044ad 	.word	0x080044ad
 8004408:	080044ad 	.word	0x080044ad
 800440c:	080044ad 	.word	0x080044ad
 8004410:	080044ad 	.word	0x080044ad
 8004414:	080044ad 	.word	0x080044ad
 8004418:	0800448d 	.word	0x0800448d
 800441c:	080044ad 	.word	0x080044ad
 8004420:	080044ad 	.word	0x080044ad
 8004424:	080044ad 	.word	0x080044ad
 8004428:	080044ad 	.word	0x080044ad
 800442c:	080044ad 	.word	0x080044ad
 8004430:	080044ad 	.word	0x080044ad
 8004434:	080044ad 	.word	0x080044ad
 8004438:	08004495 	.word	0x08004495
 800443c:	080044ad 	.word	0x080044ad
 8004440:	080044ad 	.word	0x080044ad
 8004444:	080044ad 	.word	0x080044ad
 8004448:	080044ad 	.word	0x080044ad
 800444c:	080044ad 	.word	0x080044ad
 8004450:	080044ad 	.word	0x080044ad
 8004454:	080044ad 	.word	0x080044ad
 8004458:	0800449d 	.word	0x0800449d
 800445c:	080044ad 	.word	0x080044ad
 8004460:	080044ad 	.word	0x080044ad
 8004464:	080044ad 	.word	0x080044ad
 8004468:	080044ad 	.word	0x080044ad
 800446c:	080044ad 	.word	0x080044ad
 8004470:	080044ad 	.word	0x080044ad
 8004474:	080044ad 	.word	0x080044ad
 8004478:	080044a5 	.word	0x080044a5
 800447c:	2301      	movs	r3, #1
 800447e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004482:	e222      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004484:	2304      	movs	r3, #4
 8004486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800448a:	e21e      	b.n	80048ca <UART_SetConfig+0x5a6>
 800448c:	2308      	movs	r3, #8
 800448e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004492:	e21a      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004494:	2310      	movs	r3, #16
 8004496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800449a:	e216      	b.n	80048ca <UART_SetConfig+0x5a6>
 800449c:	2320      	movs	r3, #32
 800449e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044a2:	e212      	b.n	80048ca <UART_SetConfig+0x5a6>
 80044a4:	2340      	movs	r3, #64	@ 0x40
 80044a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044aa:	e20e      	b.n	80048ca <UART_SetConfig+0x5a6>
 80044ac:	2380      	movs	r3, #128	@ 0x80
 80044ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044b2:	e20a      	b.n	80048ca <UART_SetConfig+0x5a6>
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a69      	ldr	r2, [pc, #420]	@ (8004660 <UART_SetConfig+0x33c>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d130      	bne.n	8004520 <UART_SetConfig+0x1fc>
 80044be:	4b67      	ldr	r3, [pc, #412]	@ (800465c <UART_SetConfig+0x338>)
 80044c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044c2:	f003 0307 	and.w	r3, r3, #7
 80044c6:	2b05      	cmp	r3, #5
 80044c8:	d826      	bhi.n	8004518 <UART_SetConfig+0x1f4>
 80044ca:	a201      	add	r2, pc, #4	@ (adr r2, 80044d0 <UART_SetConfig+0x1ac>)
 80044cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d0:	080044e9 	.word	0x080044e9
 80044d4:	080044f1 	.word	0x080044f1
 80044d8:	080044f9 	.word	0x080044f9
 80044dc:	08004501 	.word	0x08004501
 80044e0:	08004509 	.word	0x08004509
 80044e4:	08004511 	.word	0x08004511
 80044e8:	2300      	movs	r3, #0
 80044ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044ee:	e1ec      	b.n	80048ca <UART_SetConfig+0x5a6>
 80044f0:	2304      	movs	r3, #4
 80044f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044f6:	e1e8      	b.n	80048ca <UART_SetConfig+0x5a6>
 80044f8:	2308      	movs	r3, #8
 80044fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80044fe:	e1e4      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004500:	2310      	movs	r3, #16
 8004502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004506:	e1e0      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004508:	2320      	movs	r3, #32
 800450a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800450e:	e1dc      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004510:	2340      	movs	r3, #64	@ 0x40
 8004512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004516:	e1d8      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004518:	2380      	movs	r3, #128	@ 0x80
 800451a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800451e:	e1d4      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a4f      	ldr	r2, [pc, #316]	@ (8004664 <UART_SetConfig+0x340>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d130      	bne.n	800458c <UART_SetConfig+0x268>
 800452a:	4b4c      	ldr	r3, [pc, #304]	@ (800465c <UART_SetConfig+0x338>)
 800452c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	2b05      	cmp	r3, #5
 8004534:	d826      	bhi.n	8004584 <UART_SetConfig+0x260>
 8004536:	a201      	add	r2, pc, #4	@ (adr r2, 800453c <UART_SetConfig+0x218>)
 8004538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453c:	08004555 	.word	0x08004555
 8004540:	0800455d 	.word	0x0800455d
 8004544:	08004565 	.word	0x08004565
 8004548:	0800456d 	.word	0x0800456d
 800454c:	08004575 	.word	0x08004575
 8004550:	0800457d 	.word	0x0800457d
 8004554:	2300      	movs	r3, #0
 8004556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800455a:	e1b6      	b.n	80048ca <UART_SetConfig+0x5a6>
 800455c:	2304      	movs	r3, #4
 800455e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004562:	e1b2      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004564:	2308      	movs	r3, #8
 8004566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800456a:	e1ae      	b.n	80048ca <UART_SetConfig+0x5a6>
 800456c:	2310      	movs	r3, #16
 800456e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004572:	e1aa      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004574:	2320      	movs	r3, #32
 8004576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800457a:	e1a6      	b.n	80048ca <UART_SetConfig+0x5a6>
 800457c:	2340      	movs	r3, #64	@ 0x40
 800457e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004582:	e1a2      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004584:	2380      	movs	r3, #128	@ 0x80
 8004586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800458a:	e19e      	b.n	80048ca <UART_SetConfig+0x5a6>
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a35      	ldr	r2, [pc, #212]	@ (8004668 <UART_SetConfig+0x344>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d130      	bne.n	80045f8 <UART_SetConfig+0x2d4>
 8004596:	4b31      	ldr	r3, [pc, #196]	@ (800465c <UART_SetConfig+0x338>)
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	f003 0307 	and.w	r3, r3, #7
 800459e:	2b05      	cmp	r3, #5
 80045a0:	d826      	bhi.n	80045f0 <UART_SetConfig+0x2cc>
 80045a2:	a201      	add	r2, pc, #4	@ (adr r2, 80045a8 <UART_SetConfig+0x284>)
 80045a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a8:	080045c1 	.word	0x080045c1
 80045ac:	080045c9 	.word	0x080045c9
 80045b0:	080045d1 	.word	0x080045d1
 80045b4:	080045d9 	.word	0x080045d9
 80045b8:	080045e1 	.word	0x080045e1
 80045bc:	080045e9 	.word	0x080045e9
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045c6:	e180      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045c8:	2304      	movs	r3, #4
 80045ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ce:	e17c      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045d0:	2308      	movs	r3, #8
 80045d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045d6:	e178      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045d8:	2310      	movs	r3, #16
 80045da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045de:	e174      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045e0:	2320      	movs	r3, #32
 80045e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045e6:	e170      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045e8:	2340      	movs	r3, #64	@ 0x40
 80045ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045ee:	e16c      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045f0:	2380      	movs	r3, #128	@ 0x80
 80045f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80045f6:	e168      	b.n	80048ca <UART_SetConfig+0x5a6>
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1b      	ldr	r2, [pc, #108]	@ (800466c <UART_SetConfig+0x348>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d142      	bne.n	8004688 <UART_SetConfig+0x364>
 8004602:	4b16      	ldr	r3, [pc, #88]	@ (800465c <UART_SetConfig+0x338>)
 8004604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	2b05      	cmp	r3, #5
 800460c:	d838      	bhi.n	8004680 <UART_SetConfig+0x35c>
 800460e:	a201      	add	r2, pc, #4	@ (adr r2, 8004614 <UART_SetConfig+0x2f0>)
 8004610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004614:	0800462d 	.word	0x0800462d
 8004618:	08004635 	.word	0x08004635
 800461c:	0800463d 	.word	0x0800463d
 8004620:	08004645 	.word	0x08004645
 8004624:	08004671 	.word	0x08004671
 8004628:	08004679 	.word	0x08004679
 800462c:	2300      	movs	r3, #0
 800462e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004632:	e14a      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004634:	2304      	movs	r3, #4
 8004636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800463a:	e146      	b.n	80048ca <UART_SetConfig+0x5a6>
 800463c:	2308      	movs	r3, #8
 800463e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004642:	e142      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004644:	2310      	movs	r3, #16
 8004646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800464a:	e13e      	b.n	80048ca <UART_SetConfig+0x5a6>
 800464c:	cfff69f3 	.word	0xcfff69f3
 8004650:	58000c00 	.word	0x58000c00
 8004654:	11fff4ff 	.word	0x11fff4ff
 8004658:	40011000 	.word	0x40011000
 800465c:	58024400 	.word	0x58024400
 8004660:	40004400 	.word	0x40004400
 8004664:	40004800 	.word	0x40004800
 8004668:	40004c00 	.word	0x40004c00
 800466c:	40005000 	.word	0x40005000
 8004670:	2320      	movs	r3, #32
 8004672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004676:	e128      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004678:	2340      	movs	r3, #64	@ 0x40
 800467a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800467e:	e124      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004680:	2380      	movs	r3, #128	@ 0x80
 8004682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004686:	e120      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4acb      	ldr	r2, [pc, #812]	@ (80049bc <UART_SetConfig+0x698>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d176      	bne.n	8004780 <UART_SetConfig+0x45c>
 8004692:	4bcb      	ldr	r3, [pc, #812]	@ (80049c0 <UART_SetConfig+0x69c>)
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800469a:	2b28      	cmp	r3, #40	@ 0x28
 800469c:	d86c      	bhi.n	8004778 <UART_SetConfig+0x454>
 800469e:	a201      	add	r2, pc, #4	@ (adr r2, 80046a4 <UART_SetConfig+0x380>)
 80046a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a4:	08004749 	.word	0x08004749
 80046a8:	08004779 	.word	0x08004779
 80046ac:	08004779 	.word	0x08004779
 80046b0:	08004779 	.word	0x08004779
 80046b4:	08004779 	.word	0x08004779
 80046b8:	08004779 	.word	0x08004779
 80046bc:	08004779 	.word	0x08004779
 80046c0:	08004779 	.word	0x08004779
 80046c4:	08004751 	.word	0x08004751
 80046c8:	08004779 	.word	0x08004779
 80046cc:	08004779 	.word	0x08004779
 80046d0:	08004779 	.word	0x08004779
 80046d4:	08004779 	.word	0x08004779
 80046d8:	08004779 	.word	0x08004779
 80046dc:	08004779 	.word	0x08004779
 80046e0:	08004779 	.word	0x08004779
 80046e4:	08004759 	.word	0x08004759
 80046e8:	08004779 	.word	0x08004779
 80046ec:	08004779 	.word	0x08004779
 80046f0:	08004779 	.word	0x08004779
 80046f4:	08004779 	.word	0x08004779
 80046f8:	08004779 	.word	0x08004779
 80046fc:	08004779 	.word	0x08004779
 8004700:	08004779 	.word	0x08004779
 8004704:	08004761 	.word	0x08004761
 8004708:	08004779 	.word	0x08004779
 800470c:	08004779 	.word	0x08004779
 8004710:	08004779 	.word	0x08004779
 8004714:	08004779 	.word	0x08004779
 8004718:	08004779 	.word	0x08004779
 800471c:	08004779 	.word	0x08004779
 8004720:	08004779 	.word	0x08004779
 8004724:	08004769 	.word	0x08004769
 8004728:	08004779 	.word	0x08004779
 800472c:	08004779 	.word	0x08004779
 8004730:	08004779 	.word	0x08004779
 8004734:	08004779 	.word	0x08004779
 8004738:	08004779 	.word	0x08004779
 800473c:	08004779 	.word	0x08004779
 8004740:	08004779 	.word	0x08004779
 8004744:	08004771 	.word	0x08004771
 8004748:	2301      	movs	r3, #1
 800474a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800474e:	e0bc      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004750:	2304      	movs	r3, #4
 8004752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004756:	e0b8      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004758:	2308      	movs	r3, #8
 800475a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800475e:	e0b4      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004760:	2310      	movs	r3, #16
 8004762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004766:	e0b0      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004768:	2320      	movs	r3, #32
 800476a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800476e:	e0ac      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004770:	2340      	movs	r3, #64	@ 0x40
 8004772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004776:	e0a8      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004778:	2380      	movs	r3, #128	@ 0x80
 800477a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800477e:	e0a4      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a8f      	ldr	r2, [pc, #572]	@ (80049c4 <UART_SetConfig+0x6a0>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d130      	bne.n	80047ec <UART_SetConfig+0x4c8>
 800478a:	4b8d      	ldr	r3, [pc, #564]	@ (80049c0 <UART_SetConfig+0x69c>)
 800478c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	2b05      	cmp	r3, #5
 8004794:	d826      	bhi.n	80047e4 <UART_SetConfig+0x4c0>
 8004796:	a201      	add	r2, pc, #4	@ (adr r2, 800479c <UART_SetConfig+0x478>)
 8004798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800479c:	080047b5 	.word	0x080047b5
 80047a0:	080047bd 	.word	0x080047bd
 80047a4:	080047c5 	.word	0x080047c5
 80047a8:	080047cd 	.word	0x080047cd
 80047ac:	080047d5 	.word	0x080047d5
 80047b0:	080047dd 	.word	0x080047dd
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ba:	e086      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047bc:	2304      	movs	r3, #4
 80047be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047c2:	e082      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047c4:	2308      	movs	r3, #8
 80047c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ca:	e07e      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047cc:	2310      	movs	r3, #16
 80047ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047d2:	e07a      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047d4:	2320      	movs	r3, #32
 80047d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047da:	e076      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047dc:	2340      	movs	r3, #64	@ 0x40
 80047de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047e2:	e072      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047e4:	2380      	movs	r3, #128	@ 0x80
 80047e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80047ea:	e06e      	b.n	80048ca <UART_SetConfig+0x5a6>
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a75      	ldr	r2, [pc, #468]	@ (80049c8 <UART_SetConfig+0x6a4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d130      	bne.n	8004858 <UART_SetConfig+0x534>
 80047f6:	4b72      	ldr	r3, [pc, #456]	@ (80049c0 <UART_SetConfig+0x69c>)
 80047f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fa:	f003 0307 	and.w	r3, r3, #7
 80047fe:	2b05      	cmp	r3, #5
 8004800:	d826      	bhi.n	8004850 <UART_SetConfig+0x52c>
 8004802:	a201      	add	r2, pc, #4	@ (adr r2, 8004808 <UART_SetConfig+0x4e4>)
 8004804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004808:	08004821 	.word	0x08004821
 800480c:	08004829 	.word	0x08004829
 8004810:	08004831 	.word	0x08004831
 8004814:	08004839 	.word	0x08004839
 8004818:	08004841 	.word	0x08004841
 800481c:	08004849 	.word	0x08004849
 8004820:	2300      	movs	r3, #0
 8004822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004826:	e050      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004828:	2304      	movs	r3, #4
 800482a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800482e:	e04c      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004830:	2308      	movs	r3, #8
 8004832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004836:	e048      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004838:	2310      	movs	r3, #16
 800483a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800483e:	e044      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004840:	2320      	movs	r3, #32
 8004842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004846:	e040      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004848:	2340      	movs	r3, #64	@ 0x40
 800484a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800484e:	e03c      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004850:	2380      	movs	r3, #128	@ 0x80
 8004852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004856:	e038      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a5b      	ldr	r2, [pc, #364]	@ (80049cc <UART_SetConfig+0x6a8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d130      	bne.n	80048c4 <UART_SetConfig+0x5a0>
 8004862:	4b57      	ldr	r3, [pc, #348]	@ (80049c0 <UART_SetConfig+0x69c>)
 8004864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004866:	f003 0307 	and.w	r3, r3, #7
 800486a:	2b05      	cmp	r3, #5
 800486c:	d826      	bhi.n	80048bc <UART_SetConfig+0x598>
 800486e:	a201      	add	r2, pc, #4	@ (adr r2, 8004874 <UART_SetConfig+0x550>)
 8004870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004874:	0800488d 	.word	0x0800488d
 8004878:	08004895 	.word	0x08004895
 800487c:	0800489d 	.word	0x0800489d
 8004880:	080048a5 	.word	0x080048a5
 8004884:	080048ad 	.word	0x080048ad
 8004888:	080048b5 	.word	0x080048b5
 800488c:	2302      	movs	r3, #2
 800488e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004892:	e01a      	b.n	80048ca <UART_SetConfig+0x5a6>
 8004894:	2304      	movs	r3, #4
 8004896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800489a:	e016      	b.n	80048ca <UART_SetConfig+0x5a6>
 800489c:	2308      	movs	r3, #8
 800489e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048a2:	e012      	b.n	80048ca <UART_SetConfig+0x5a6>
 80048a4:	2310      	movs	r3, #16
 80048a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048aa:	e00e      	b.n	80048ca <UART_SetConfig+0x5a6>
 80048ac:	2320      	movs	r3, #32
 80048ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048b2:	e00a      	b.n	80048ca <UART_SetConfig+0x5a6>
 80048b4:	2340      	movs	r3, #64	@ 0x40
 80048b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048ba:	e006      	b.n	80048ca <UART_SetConfig+0x5a6>
 80048bc:	2380      	movs	r3, #128	@ 0x80
 80048be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80048c2:	e002      	b.n	80048ca <UART_SetConfig+0x5a6>
 80048c4:	2380      	movs	r3, #128	@ 0x80
 80048c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a3f      	ldr	r2, [pc, #252]	@ (80049cc <UART_SetConfig+0x6a8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	f040 80f8 	bne.w	8004ac6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80048da:	2b20      	cmp	r3, #32
 80048dc:	dc46      	bgt.n	800496c <UART_SetConfig+0x648>
 80048de:	2b02      	cmp	r3, #2
 80048e0:	f2c0 8082 	blt.w	80049e8 <UART_SetConfig+0x6c4>
 80048e4:	3b02      	subs	r3, #2
 80048e6:	2b1e      	cmp	r3, #30
 80048e8:	d87e      	bhi.n	80049e8 <UART_SetConfig+0x6c4>
 80048ea:	a201      	add	r2, pc, #4	@ (adr r2, 80048f0 <UART_SetConfig+0x5cc>)
 80048ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f0:	08004973 	.word	0x08004973
 80048f4:	080049e9 	.word	0x080049e9
 80048f8:	0800497b 	.word	0x0800497b
 80048fc:	080049e9 	.word	0x080049e9
 8004900:	080049e9 	.word	0x080049e9
 8004904:	080049e9 	.word	0x080049e9
 8004908:	0800498b 	.word	0x0800498b
 800490c:	080049e9 	.word	0x080049e9
 8004910:	080049e9 	.word	0x080049e9
 8004914:	080049e9 	.word	0x080049e9
 8004918:	080049e9 	.word	0x080049e9
 800491c:	080049e9 	.word	0x080049e9
 8004920:	080049e9 	.word	0x080049e9
 8004924:	080049e9 	.word	0x080049e9
 8004928:	0800499b 	.word	0x0800499b
 800492c:	080049e9 	.word	0x080049e9
 8004930:	080049e9 	.word	0x080049e9
 8004934:	080049e9 	.word	0x080049e9
 8004938:	080049e9 	.word	0x080049e9
 800493c:	080049e9 	.word	0x080049e9
 8004940:	080049e9 	.word	0x080049e9
 8004944:	080049e9 	.word	0x080049e9
 8004948:	080049e9 	.word	0x080049e9
 800494c:	080049e9 	.word	0x080049e9
 8004950:	080049e9 	.word	0x080049e9
 8004954:	080049e9 	.word	0x080049e9
 8004958:	080049e9 	.word	0x080049e9
 800495c:	080049e9 	.word	0x080049e9
 8004960:	080049e9 	.word	0x080049e9
 8004964:	080049e9 	.word	0x080049e9
 8004968:	080049db 	.word	0x080049db
 800496c:	2b40      	cmp	r3, #64	@ 0x40
 800496e:	d037      	beq.n	80049e0 <UART_SetConfig+0x6bc>
 8004970:	e03a      	b.n	80049e8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004972:	f7ff f865 	bl	8003a40 <HAL_RCCEx_GetD3PCLK1Freq>
 8004976:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004978:	e03c      	b.n	80049f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800497a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff f874 	bl	8003a6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004988:	e034      	b.n	80049f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800498a:	f107 0318 	add.w	r3, r7, #24
 800498e:	4618      	mov	r0, r3
 8004990:	f7ff f9c0 	bl	8003d14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004998:	e02c      	b.n	80049f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800499a:	4b09      	ldr	r3, [pc, #36]	@ (80049c0 <UART_SetConfig+0x69c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d016      	beq.n	80049d4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80049a6:	4b06      	ldr	r3, [pc, #24]	@ (80049c0 <UART_SetConfig+0x69c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	08db      	lsrs	r3, r3, #3
 80049ac:	f003 0303 	and.w	r3, r3, #3
 80049b0:	4a07      	ldr	r2, [pc, #28]	@ (80049d0 <UART_SetConfig+0x6ac>)
 80049b2:	fa22 f303 	lsr.w	r3, r2, r3
 80049b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80049b8:	e01c      	b.n	80049f4 <UART_SetConfig+0x6d0>
 80049ba:	bf00      	nop
 80049bc:	40011400 	.word	0x40011400
 80049c0:	58024400 	.word	0x58024400
 80049c4:	40007800 	.word	0x40007800
 80049c8:	40007c00 	.word	0x40007c00
 80049cc:	58000c00 	.word	0x58000c00
 80049d0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80049d4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c4c <UART_SetConfig+0x928>)
 80049d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049d8:	e00c      	b.n	80049f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80049da:	4b9d      	ldr	r3, [pc, #628]	@ (8004c50 <UART_SetConfig+0x92c>)
 80049dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049de:	e009      	b.n	80049f4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80049e6:	e005      	b.n	80049f4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80049f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80049f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 81de 	beq.w	8004db8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a00:	4a94      	ldr	r2, [pc, #592]	@ (8004c54 <UART_SetConfig+0x930>)
 8004a02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a06:	461a      	mov	r2, r3
 8004a08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a0e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	4613      	mov	r3, r2
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	4413      	add	r3, r2
 8004a1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d305      	bcc.n	8004a2c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d903      	bls.n	8004a34 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004a32:	e1c1      	b.n	8004db8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a36:	2200      	movs	r2, #0
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	60fa      	str	r2, [r7, #12]
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	4a84      	ldr	r2, [pc, #528]	@ (8004c54 <UART_SetConfig+0x930>)
 8004a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2200      	movs	r2, #0
 8004a4a:	603b      	str	r3, [r7, #0]
 8004a4c:	607a      	str	r2, [r7, #4]
 8004a4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a52:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a56:	f7fb fc93 	bl	8000380 <__aeabi_uldivmod>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	f04f 0200 	mov.w	r2, #0
 8004a66:	f04f 0300 	mov.w	r3, #0
 8004a6a:	020b      	lsls	r3, r1, #8
 8004a6c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004a70:	0202      	lsls	r2, r0, #8
 8004a72:	6979      	ldr	r1, [r7, #20]
 8004a74:	6849      	ldr	r1, [r1, #4]
 8004a76:	0849      	lsrs	r1, r1, #1
 8004a78:	2000      	movs	r0, #0
 8004a7a:	460c      	mov	r4, r1
 8004a7c:	4605      	mov	r5, r0
 8004a7e:	eb12 0804 	adds.w	r8, r2, r4
 8004a82:	eb43 0905 	adc.w	r9, r3, r5
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	469a      	mov	sl, r3
 8004a8e:	4693      	mov	fp, r2
 8004a90:	4652      	mov	r2, sl
 8004a92:	465b      	mov	r3, fp
 8004a94:	4640      	mov	r0, r8
 8004a96:	4649      	mov	r1, r9
 8004a98:	f7fb fc72 	bl	8000380 <__aeabi_uldivmod>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aaa:	d308      	bcc.n	8004abe <UART_SetConfig+0x79a>
 8004aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ab2:	d204      	bcs.n	8004abe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004aba:	60da      	str	r2, [r3, #12]
 8004abc:	e17c      	b.n	8004db8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004ac4:	e178      	b.n	8004db8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ace:	f040 80c5 	bne.w	8004c5c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004ad2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004ad6:	2b20      	cmp	r3, #32
 8004ad8:	dc48      	bgt.n	8004b6c <UART_SetConfig+0x848>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	db7b      	blt.n	8004bd6 <UART_SetConfig+0x8b2>
 8004ade:	2b20      	cmp	r3, #32
 8004ae0:	d879      	bhi.n	8004bd6 <UART_SetConfig+0x8b2>
 8004ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae8 <UART_SetConfig+0x7c4>)
 8004ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae8:	08004b73 	.word	0x08004b73
 8004aec:	08004b7b 	.word	0x08004b7b
 8004af0:	08004bd7 	.word	0x08004bd7
 8004af4:	08004bd7 	.word	0x08004bd7
 8004af8:	08004b83 	.word	0x08004b83
 8004afc:	08004bd7 	.word	0x08004bd7
 8004b00:	08004bd7 	.word	0x08004bd7
 8004b04:	08004bd7 	.word	0x08004bd7
 8004b08:	08004b93 	.word	0x08004b93
 8004b0c:	08004bd7 	.word	0x08004bd7
 8004b10:	08004bd7 	.word	0x08004bd7
 8004b14:	08004bd7 	.word	0x08004bd7
 8004b18:	08004bd7 	.word	0x08004bd7
 8004b1c:	08004bd7 	.word	0x08004bd7
 8004b20:	08004bd7 	.word	0x08004bd7
 8004b24:	08004bd7 	.word	0x08004bd7
 8004b28:	08004ba3 	.word	0x08004ba3
 8004b2c:	08004bd7 	.word	0x08004bd7
 8004b30:	08004bd7 	.word	0x08004bd7
 8004b34:	08004bd7 	.word	0x08004bd7
 8004b38:	08004bd7 	.word	0x08004bd7
 8004b3c:	08004bd7 	.word	0x08004bd7
 8004b40:	08004bd7 	.word	0x08004bd7
 8004b44:	08004bd7 	.word	0x08004bd7
 8004b48:	08004bd7 	.word	0x08004bd7
 8004b4c:	08004bd7 	.word	0x08004bd7
 8004b50:	08004bd7 	.word	0x08004bd7
 8004b54:	08004bd7 	.word	0x08004bd7
 8004b58:	08004bd7 	.word	0x08004bd7
 8004b5c:	08004bd7 	.word	0x08004bd7
 8004b60:	08004bd7 	.word	0x08004bd7
 8004b64:	08004bd7 	.word	0x08004bd7
 8004b68:	08004bc9 	.word	0x08004bc9
 8004b6c:	2b40      	cmp	r3, #64	@ 0x40
 8004b6e:	d02e      	beq.n	8004bce <UART_SetConfig+0x8aa>
 8004b70:	e031      	b.n	8004bd6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b72:	f7fd fcef 	bl	8002554 <HAL_RCC_GetPCLK1Freq>
 8004b76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004b78:	e033      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b7a:	f7fd fd01 	bl	8002580 <HAL_RCC_GetPCLK2Freq>
 8004b7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004b80:	e02f      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe ff70 	bl	8003a6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004b90:	e027      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004b92:	f107 0318 	add.w	r3, r7, #24
 8004b96:	4618      	mov	r0, r3
 8004b98:	f7ff f8bc 	bl	8003d14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ba0:	e01f      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8004c58 <UART_SetConfig+0x934>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0320 	and.w	r3, r3, #32
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d009      	beq.n	8004bc2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004bae:	4b2a      	ldr	r3, [pc, #168]	@ (8004c58 <UART_SetConfig+0x934>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	08db      	lsrs	r3, r3, #3
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	4a24      	ldr	r2, [pc, #144]	@ (8004c4c <UART_SetConfig+0x928>)
 8004bba:	fa22 f303 	lsr.w	r3, r2, r3
 8004bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004bc0:	e00f      	b.n	8004be2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8004bc2:	4b22      	ldr	r3, [pc, #136]	@ (8004c4c <UART_SetConfig+0x928>)
 8004bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bc6:	e00c      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004bc8:	4b21      	ldr	r3, [pc, #132]	@ (8004c50 <UART_SetConfig+0x92c>)
 8004bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bcc:	e009      	b.n	8004be2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004bd4:	e005      	b.n	8004be2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004be0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004be2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 80e7 	beq.w	8004db8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	4a19      	ldr	r2, [pc, #100]	@ (8004c54 <UART_SetConfig+0x930>)
 8004bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004bfc:	005a      	lsls	r2, r3, #1
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	085b      	lsrs	r3, r3, #1
 8004c04:	441a      	add	r2, r3
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c12:	2b0f      	cmp	r3, #15
 8004c14:	d916      	bls.n	8004c44 <UART_SetConfig+0x920>
 8004c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c1c:	d212      	bcs.n	8004c44 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	f023 030f 	bic.w	r3, r3, #15
 8004c26:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2a:	085b      	lsrs	r3, r3, #1
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	f003 0307 	and.w	r3, r3, #7
 8004c32:	b29a      	uxth	r2, r3
 8004c34:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004c36:	4313      	orrs	r3, r2
 8004c38:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8004c40:	60da      	str	r2, [r3, #12]
 8004c42:	e0b9      	b.n	8004db8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8004c4a:	e0b5      	b.n	8004db8 <UART_SetConfig+0xa94>
 8004c4c:	03d09000 	.word	0x03d09000
 8004c50:	003d0900 	.word	0x003d0900
 8004c54:	0800a388 	.word	0x0800a388
 8004c58:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c5c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004c60:	2b20      	cmp	r3, #32
 8004c62:	dc49      	bgt.n	8004cf8 <UART_SetConfig+0x9d4>
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	db7c      	blt.n	8004d62 <UART_SetConfig+0xa3e>
 8004c68:	2b20      	cmp	r3, #32
 8004c6a:	d87a      	bhi.n	8004d62 <UART_SetConfig+0xa3e>
 8004c6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c74 <UART_SetConfig+0x950>)
 8004c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c72:	bf00      	nop
 8004c74:	08004cff 	.word	0x08004cff
 8004c78:	08004d07 	.word	0x08004d07
 8004c7c:	08004d63 	.word	0x08004d63
 8004c80:	08004d63 	.word	0x08004d63
 8004c84:	08004d0f 	.word	0x08004d0f
 8004c88:	08004d63 	.word	0x08004d63
 8004c8c:	08004d63 	.word	0x08004d63
 8004c90:	08004d63 	.word	0x08004d63
 8004c94:	08004d1f 	.word	0x08004d1f
 8004c98:	08004d63 	.word	0x08004d63
 8004c9c:	08004d63 	.word	0x08004d63
 8004ca0:	08004d63 	.word	0x08004d63
 8004ca4:	08004d63 	.word	0x08004d63
 8004ca8:	08004d63 	.word	0x08004d63
 8004cac:	08004d63 	.word	0x08004d63
 8004cb0:	08004d63 	.word	0x08004d63
 8004cb4:	08004d2f 	.word	0x08004d2f
 8004cb8:	08004d63 	.word	0x08004d63
 8004cbc:	08004d63 	.word	0x08004d63
 8004cc0:	08004d63 	.word	0x08004d63
 8004cc4:	08004d63 	.word	0x08004d63
 8004cc8:	08004d63 	.word	0x08004d63
 8004ccc:	08004d63 	.word	0x08004d63
 8004cd0:	08004d63 	.word	0x08004d63
 8004cd4:	08004d63 	.word	0x08004d63
 8004cd8:	08004d63 	.word	0x08004d63
 8004cdc:	08004d63 	.word	0x08004d63
 8004ce0:	08004d63 	.word	0x08004d63
 8004ce4:	08004d63 	.word	0x08004d63
 8004ce8:	08004d63 	.word	0x08004d63
 8004cec:	08004d63 	.word	0x08004d63
 8004cf0:	08004d63 	.word	0x08004d63
 8004cf4:	08004d55 	.word	0x08004d55
 8004cf8:	2b40      	cmp	r3, #64	@ 0x40
 8004cfa:	d02e      	beq.n	8004d5a <UART_SetConfig+0xa36>
 8004cfc:	e031      	b.n	8004d62 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cfe:	f7fd fc29 	bl	8002554 <HAL_RCC_GetPCLK1Freq>
 8004d02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d04:	e033      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d06:	f7fd fc3b 	bl	8002580 <HAL_RCC_GetPCLK2Freq>
 8004d0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8004d0c:	e02f      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fe feaa 	bl	8003a6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d1c:	e027      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d1e:	f107 0318 	add.w	r3, r7, #24
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7fe fff6 	bl	8003d14 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d2c:	e01f      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8004de4 <UART_SetConfig+0xac0>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d009      	beq.n	8004d4e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8004de4 <UART_SetConfig+0xac0>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	08db      	lsrs	r3, r3, #3
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	4a28      	ldr	r2, [pc, #160]	@ (8004de8 <UART_SetConfig+0xac4>)
 8004d46:	fa22 f303 	lsr.w	r3, r2, r3
 8004d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004d4c:	e00f      	b.n	8004d6e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8004d4e:	4b26      	ldr	r3, [pc, #152]	@ (8004de8 <UART_SetConfig+0xac4>)
 8004d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d52:	e00c      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004d54:	4b25      	ldr	r3, [pc, #148]	@ (8004dec <UART_SetConfig+0xac8>)
 8004d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d58:	e009      	b.n	8004d6e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004d60:	e005      	b.n	8004d6e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8004d6c:	bf00      	nop
    }

    if (pclk != 0U)
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d021      	beq.n	8004db8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d78:	4a1d      	ldr	r2, [pc, #116]	@ (8004df0 <UART_SetConfig+0xacc>)
 8004d7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d82:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	085b      	lsrs	r3, r3, #1
 8004d8c:	441a      	add	r2, r3
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d96:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9a:	2b0f      	cmp	r3, #15
 8004d9c:	d909      	bls.n	8004db2 <UART_SetConfig+0xa8e>
 8004d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da4:	d205      	bcs.n	8004db2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60da      	str	r2, [r3, #12]
 8004db0:	e002      	b.n	8004db8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004dd4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3748      	adds	r7, #72	@ 0x48
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004de2:	bf00      	nop
 8004de4:	58024400 	.word	0x58024400
 8004de8:	03d09000 	.word	0x03d09000
 8004dec:	003d0900 	.word	0x003d0900
 8004df0:	0800a388 	.word	0x0800a388

08004df4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00a      	beq.n	8004e1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	430a      	orrs	r2, r1
 8004e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00a      	beq.n	8004e40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e44:	f003 0302 	and.w	r3, r3, #2
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	430a      	orrs	r2, r1
 8004e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e88:	f003 0310 	and.w	r3, r3, #16
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00a      	beq.n	8004ea6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d00a      	beq.n	8004ec8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ecc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d01a      	beq.n	8004f0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ef2:	d10a      	bne.n	8004f0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	430a      	orrs	r2, r1
 8004f08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	605a      	str	r2, [r3, #4]
  }
}
 8004f2c:	bf00      	nop
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b098      	sub	sp, #96	@ 0x60
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2200      	movs	r2, #0
 8004f44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f48:	f7fc f860 	bl	800100c <HAL_GetTick>
 8004f4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0308 	and.w	r3, r3, #8
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d12f      	bne.n	8004fbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f64:	2200      	movs	r2, #0
 8004f66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f88e 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d022      	beq.n	8004fbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7e:	e853 3f00 	ldrex	r3, [r3]
 8004f82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	461a      	mov	r2, r3
 8004f92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f96:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f9c:	e841 2300 	strex	r3, r2, [r1]
 8004fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1e6      	bne.n	8004f76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2220      	movs	r2, #32
 8004fac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e063      	b.n	8005084 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d149      	bne.n	800505e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f857 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d03c      	beq.n	800505e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	e853 3f00 	ldrex	r3, [r3]
 8004ff0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ff8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	461a      	mov	r2, r3
 8005000:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005002:	633b      	str	r3, [r7, #48]	@ 0x30
 8005004:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005006:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800500a:	e841 2300 	strex	r3, r2, [r1]
 800500e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1e6      	bne.n	8004fe4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	3308      	adds	r3, #8
 800501c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	e853 3f00 	ldrex	r3, [r3]
 8005024:	60fb      	str	r3, [r7, #12]
   return(result);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f023 0301 	bic.w	r3, r3, #1
 800502c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3308      	adds	r3, #8
 8005034:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005036:	61fa      	str	r2, [r7, #28]
 8005038:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503a:	69b9      	ldr	r1, [r7, #24]
 800503c:	69fa      	ldr	r2, [r7, #28]
 800503e:	e841 2300 	strex	r3, r2, [r1]
 8005042:	617b      	str	r3, [r7, #20]
   return(result);
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d1e5      	bne.n	8005016 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2220      	movs	r2, #32
 800504e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e012      	b.n	8005084 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3758      	adds	r7, #88	@ 0x58
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	4613      	mov	r3, r2
 800509a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509c:	e04f      	b.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050a4:	d04b      	beq.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a6:	f7fb ffb1 	bl	800100c <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d302      	bcc.n	80050bc <UART_WaitOnFlagUntilTimeout+0x30>
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d101      	bne.n	80050c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e04e      	b.n	800515e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d037      	beq.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b80      	cmp	r3, #128	@ 0x80
 80050d2:	d034      	beq.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b40      	cmp	r3, #64	@ 0x40
 80050d8:	d031      	beq.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
 80050e0:	f003 0308 	and.w	r3, r3, #8
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	d110      	bne.n	800510a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2208      	movs	r2, #8
 80050ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f000 f839 	bl	8005168 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2208      	movs	r2, #8
 80050fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e029      	b.n	800515e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	69db      	ldr	r3, [r3, #28]
 8005110:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005118:	d111      	bne.n	800513e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005122:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 f81f 	bl	8005168 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2220      	movs	r2, #32
 800512e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e00f      	b.n	800515e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	69da      	ldr	r2, [r3, #28]
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4013      	ands	r3, r2
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	429a      	cmp	r2, r3
 800514c:	bf0c      	ite	eq
 800514e:	2301      	moveq	r3, #1
 8005150:	2300      	movne	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	461a      	mov	r2, r3
 8005156:	79fb      	ldrb	r3, [r7, #7]
 8005158:	429a      	cmp	r2, r3
 800515a:	d0a0      	beq.n	800509e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005168:	b480      	push	{r7}
 800516a:	b095      	sub	sp, #84	@ 0x54
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005178:	e853 3f00 	ldrex	r3, [r3]
 800517c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800517e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005180:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005184:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800518e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005190:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005192:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005194:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005196:	e841 2300 	strex	r3, r2, [r1]
 800519a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1e6      	bne.n	8005170 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	3308      	adds	r3, #8
 80051a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	6a3b      	ldr	r3, [r7, #32]
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005230 <UART_EndRxTransfer+0xc8>)
 80051b6:	4013      	ands	r3, r2
 80051b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	3308      	adds	r3, #8
 80051c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e5      	bne.n	80051a2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d118      	bne.n	8005210 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f023 0310 	bic.w	r3, r3, #16
 80051f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	461a      	mov	r2, r3
 80051fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005200:	6979      	ldr	r1, [r7, #20]
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	e841 2300 	strex	r3, r2, [r1]
 8005208:	613b      	str	r3, [r7, #16]
   return(result);
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1e6      	bne.n	80051de <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005224:	bf00      	nop
 8005226:	3754      	adds	r7, #84	@ 0x54
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	effffffe 	.word	0xeffffffe

08005234 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005242:	2b01      	cmp	r3, #1
 8005244:	d101      	bne.n	800524a <HAL_UARTEx_DisableFifoMode+0x16>
 8005246:	2302      	movs	r3, #2
 8005248:	e027      	b.n	800529a <HAL_UARTEx_DisableFifoMode+0x66>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2224      	movs	r2, #36	@ 0x24
 8005256:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0201 	bic.w	r2, r2, #1
 8005270:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005278:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052a6:	b580      	push	{r7, lr}
 80052a8:	b084      	sub	sp, #16
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
 80052ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80052b6:	2b01      	cmp	r3, #1
 80052b8:	d101      	bne.n	80052be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052ba:	2302      	movs	r3, #2
 80052bc:	e02d      	b.n	800531a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2224      	movs	r2, #36	@ 0x24
 80052ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f022 0201 	bic.w	r2, r2, #1
 80052e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f850 	bl	80053a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2220      	movs	r2, #32
 800530c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3710      	adds	r7, #16
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b084      	sub	sp, #16
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005332:	2b01      	cmp	r3, #1
 8005334:	d101      	bne.n	800533a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005336:	2302      	movs	r3, #2
 8005338:	e02d      	b.n	8005396 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2224      	movs	r2, #36	@ 0x24
 8005346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 0201 	bic.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f812 	bl	80053a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2220      	movs	r2, #32
 8005388:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005394:	2300      	movs	r3, #0
}
 8005396:	4618      	mov	r0, r3
 8005398:	3710      	adds	r7, #16
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
	...

080053a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d108      	bne.n	80053c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053c0:	e031      	b.n	8005426 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053c2:	2310      	movs	r3, #16
 80053c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053c6:	2310      	movs	r3, #16
 80053c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	0e5b      	lsrs	r3, r3, #25
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	0f5b      	lsrs	r3, r3, #29
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	f003 0307 	and.w	r3, r3, #7
 80053e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053ea:	7bbb      	ldrb	r3, [r7, #14]
 80053ec:	7b3a      	ldrb	r2, [r7, #12]
 80053ee:	4911      	ldr	r1, [pc, #68]	@ (8005434 <UARTEx_SetNbDataToProcess+0x94>)
 80053f0:	5c8a      	ldrb	r2, [r1, r2]
 80053f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80053f6:	7b3a      	ldrb	r2, [r7, #12]
 80053f8:	490f      	ldr	r1, [pc, #60]	@ (8005438 <UARTEx_SetNbDataToProcess+0x98>)
 80053fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005400:	b29a      	uxth	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005408:	7bfb      	ldrb	r3, [r7, #15]
 800540a:	7b7a      	ldrb	r2, [r7, #13]
 800540c:	4909      	ldr	r1, [pc, #36]	@ (8005434 <UARTEx_SetNbDataToProcess+0x94>)
 800540e:	5c8a      	ldrb	r2, [r1, r2]
 8005410:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005414:	7b7a      	ldrb	r2, [r7, #13]
 8005416:	4908      	ldr	r1, [pc, #32]	@ (8005438 <UARTEx_SetNbDataToProcess+0x98>)
 8005418:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800541a:	fb93 f3f2 	sdiv	r3, r3, r2
 800541e:	b29a      	uxth	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005426:	bf00      	nop
 8005428:	3714      	adds	r7, #20
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	0800a3a0 	.word	0x0800a3a0
 8005438:	0800a3a8 	.word	0x0800a3a8

0800543c <ai_log_err>:

// simulated spectrogram 64 mel bands × 258 time frames = 16512 float values
// float dummy_mel_spectrogram[64 * 258];

static void ai_log_err(const ai_error err, const char *fct)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d009      	beq.n	8005460 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 800544c:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800544e:	461a      	mov	r2, r3
        err.type, err.code);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8005456:	6839      	ldr	r1, [r7, #0]
 8005458:	4807      	ldr	r0, [pc, #28]	@ (8005478 <ai_log_err+0x3c>)
 800545a:	f004 f8af 	bl	80095bc <iprintf>
 800545e:	e009      	b.n	8005474 <ai_log_err+0x38>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8005460:	793b      	ldrb	r3, [r7, #4]
 8005462:	4619      	mov	r1, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800546a:	461a      	mov	r2, r3
 800546c:	4803      	ldr	r0, [pc, #12]	@ (800547c <ai_log_err+0x40>)
 800546e:	f004 f8a5 	bl	80095bc <iprintf>

  do {} while (1);
 8005472:	bf00      	nop
 8005474:	bf00      	nop
 8005476:	e7fd      	b.n	8005474 <ai_log_err+0x38>
 8005478:	0800a220 	.word	0x0800a220
 800547c:	0800a254 	.word	0x0800a254

08005480 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_tinyaudiocnn_create_and_init(&tinyaudiocnn, act_addr, NULL);
 8005488:	2200      	movs	r2, #0
 800548a:	6879      	ldr	r1, [r7, #4]
 800548c:	4828      	ldr	r0, [pc, #160]	@ (8005530 <ai_boostrap+0xb0>)
 800548e:	f000 fab9 	bl	8005a04 <ai_tinyaudiocnn_create_and_init>
 8005492:	4603      	mov	r3, r0
 8005494:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8005496:	7b3b      	ldrb	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d006      	beq.n	80054aa <ai_boostrap+0x2a>
    ai_log_err(err, "ai_tinyaudiocnn_create_and_init");
 800549c:	4925      	ldr	r1, [pc, #148]	@ (8005534 <ai_boostrap+0xb4>)
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7ff ffcc 	bl	800543c <ai_log_err>
    return -1;
 80054a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054a8:	e03e      	b.n	8005528 <ai_boostrap+0xa8>
  }

  ai_input = ai_tinyaudiocnn_inputs_get(tinyaudiocnn, NULL);
 80054aa:	4b21      	ldr	r3, [pc, #132]	@ (8005530 <ai_boostrap+0xb0>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2100      	movs	r1, #0
 80054b0:	4618      	mov	r0, r3
 80054b2:	f000 fb25 	bl	8005b00 <ai_tinyaudiocnn_inputs_get>
 80054b6:	4603      	mov	r3, r0
 80054b8:	4a1f      	ldr	r2, [pc, #124]	@ (8005538 <ai_boostrap+0xb8>)
 80054ba:	6013      	str	r3, [r2, #0]
  ai_output = ai_tinyaudiocnn_outputs_get(tinyaudiocnn, NULL);
 80054bc:	4b1c      	ldr	r3, [pc, #112]	@ (8005530 <ai_boostrap+0xb0>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2100      	movs	r1, #0
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 fb36 	bl	8005b34 <ai_tinyaudiocnn_outputs_get>
 80054c8:	4603      	mov	r3, r0
 80054ca:	4a1c      	ldr	r2, [pc, #112]	@ (800553c <ai_boostrap+0xbc>)
 80054cc:	6013      	str	r3, [r2, #0]

#if defined(AI_TINYAUDIOCNN_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_TINYAUDIOCNN_IN_NUM; idx++) {
 80054ce:	2300      	movs	r3, #0
 80054d0:	617b      	str	r3, [r7, #20]
 80054d2:	e00f      	b.n	80054f4 <ai_boostrap+0x74>
	data_ins[idx] = ai_input[idx].data;
 80054d4:	4b18      	ldr	r3, [pc, #96]	@ (8005538 <ai_boostrap+0xb8>)
 80054d6:	6819      	ldr	r1, [r3, #0]
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	4613      	mov	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	1a9b      	subs	r3, r3, r2
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	440b      	add	r3, r1
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	4916      	ldr	r1, [pc, #88]	@ (8005540 <ai_boostrap+0xc0>)
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_TINYAUDIOCNN_IN_NUM; idx++) {
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	3301      	adds	r3, #1
 80054f2:	617b      	str	r3, [r7, #20]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	ddec      	ble.n	80054d4 <ai_boostrap+0x54>

#if defined(AI_TINYAUDIOCNN_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_TINYAUDIOCNN_OUT_NUM; idx++) {
 80054fa:	2300      	movs	r3, #0
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	e00f      	b.n	8005520 <ai_boostrap+0xa0>
	data_outs[idx] = ai_output[idx].data;
 8005500:	4b0e      	ldr	r3, [pc, #56]	@ (800553c <ai_boostrap+0xbc>)
 8005502:	6819      	ldr	r1, [r3, #0]
 8005504:	693a      	ldr	r2, [r7, #16]
 8005506:	4613      	mov	r3, r2
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	1a9b      	subs	r3, r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	440b      	add	r3, r1
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	490c      	ldr	r1, [pc, #48]	@ (8005544 <ai_boostrap+0xc4>)
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_TINYAUDIOCNN_OUT_NUM; idx++) {
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	3301      	adds	r3, #1
 800551e:	613b      	str	r3, [r7, #16]
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	ddec      	ble.n	8005500 <ai_boostrap+0x80>
  for (int idx=0; idx < AI_TINYAUDIOCNN_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3718      	adds	r7, #24
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	24030e00 	.word	0x24030e00
 8005534:	0800a284 	.word	0x0800a284
 8005538:	24030e04 	.word	0x24030e04
 800553c:	24030e08 	.word	0x24030e08
 8005540:	24000bb8 	.word	0x24000bb8
 8005544:	24000bbc 	.word	0x24000bbc

08005548 <ai_run>:

static int ai_run(void)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
  ai_i32 batch;

  batch = ai_tinyaudiocnn_run(tinyaudiocnn, ai_input, ai_output);
 800554e:	4b0f      	ldr	r3, [pc, #60]	@ (800558c <ai_run+0x44>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4a0f      	ldr	r2, [pc, #60]	@ (8005590 <ai_run+0x48>)
 8005554:	6811      	ldr	r1, [r2, #0]
 8005556:	4a0f      	ldr	r2, [pc, #60]	@ (8005594 <ai_run+0x4c>)
 8005558:	6812      	ldr	r2, [r2, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f000 fb40 	bl	8005be0 <ai_tinyaudiocnn_run>
 8005560:	6078      	str	r0, [r7, #4]
  if (batch != 1) {
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d00c      	beq.n	8005582 <ai_run+0x3a>
    ai_log_err(ai_tinyaudiocnn_get_error(tinyaudiocnn),
 8005568:	4b08      	ldr	r3, [pc, #32]	@ (800558c <ai_run+0x44>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f000 fa27 	bl	80059c0 <ai_tinyaudiocnn_get_error>
 8005572:	4603      	mov	r3, r0
 8005574:	4908      	ldr	r1, [pc, #32]	@ (8005598 <ai_run+0x50>)
 8005576:	4618      	mov	r0, r3
 8005578:	f7ff ff60 	bl	800543c <ai_log_err>
        "ai_tinyaudiocnn_run");
    return -1;
 800557c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005580:	e000      	b.n	8005584 <ai_run+0x3c>
  }

  return 0;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	24030e00 	.word	0x24030e00
 8005590:	24030e04 	.word	0x24030e04
 8005594:	24030e08 	.word	0x24030e08
 8005598:	0800a2a4 	.word	0x0800a2a4

0800559c <acquire_and_process_data>:
// non dummy integration part
// extern float mel_spec_buffer[64 * 258]; 

/* USER CODE BEGIN 2 */
int acquire_and_process_data(ai_i8* data[])
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  }

  */

    // data[0] is a void pointer to a float buffer
    float *dst = (float *)data[0]; 
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60bb      	str	r3, [r7, #8]

    // fill dummy spectrogram with constant or patterned float values
    for (int i = 0; i < AI_TINYAUDIOCNN_IN_1_SIZE; ++i) {
 80055aa:	2300      	movs	r3, #0
 80055ac:	60fb      	str	r3, [r7, #12]
 80055ae:	e009      	b.n	80055c4 <acquire_and_process_data+0x28>
        // use normalized mid values
        dst[i] = 0.5f;  
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	68ba      	ldr	r2, [r7, #8]
 80055b6:	4413      	add	r3, r2
 80055b8:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80055bc:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < AI_TINYAUDIOCNN_IN_1_SIZE; ++i) {
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3301      	adds	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f5b3 4f81 	cmp.w	r3, #16512	@ 0x4080
 80055ca:	dbf1      	blt.n	80055b0 <acquire_and_process_data+0x14>
    }

    printf("Dummy input spectrogram to model input buffer.\r\n");
 80055cc:	4803      	ldr	r0, [pc, #12]	@ (80055dc <acquire_and_process_data+0x40>)
 80055ce:	f004 f85d 	bl	800968c <puts>

    return 0;
 80055d2:	2300      	movs	r3, #0
//     for (int i = 0; i < 40 * 20; ++i) {
//         input_tensor[i] = mel_spec_buffer[i];
//     }

//   return 0;
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	0800a2b8 	.word	0x0800a2b8

080055e0 <post_process>:

int post_process(ai_i8* data[])
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  }

  */

    // data[0] is a void pointer to a float buffer
    float *predictions = (float *)data[0]; 
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	60bb      	str	r3, [r7, #8]

    printf("Model Predictions: \r\n");
 80055ee:	480f      	ldr	r0, [pc, #60]	@ (800562c <post_process+0x4c>)
 80055f0:	f004 f84c 	bl	800968c <puts>
    for (int i = 0; i < AI_TINYAUDIOCNN_OUT_1_SIZE; ++i) {
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]
 80055f8:	e010      	b.n	800561c <post_process+0x3c>
        printf("Class %d: %.5f\r\n", i, predictions[i]);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	4413      	add	r3, r2
 8005602:	edd3 7a00 	vldr	s15, [r3]
 8005606:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800560a:	ec53 2b17 	vmov	r2, r3, d7
 800560e:	68f9      	ldr	r1, [r7, #12]
 8005610:	4807      	ldr	r0, [pc, #28]	@ (8005630 <post_process+0x50>)
 8005612:	f003 ffd3 	bl	80095bc <iprintf>
    for (int i = 0; i < AI_TINYAUDIOCNN_OUT_1_SIZE; ++i) {
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3301      	adds	r3, #1
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2b05      	cmp	r3, #5
 8005620:	ddeb      	ble.n	80055fa <post_process+0x1a>
    }

    return 0;
 8005622:	2300      	movs	r3, #0
    //     }
    // }

    // printf("Predicted class: %d with confidence %.2f\n", max_idx, max_val);
    // return 0;
}
 8005624:	4618      	mov	r0, r3
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	0800a2e8 	.word	0x0800a2e8
 8005630:	0800a300 	.word	0x0800a300

08005634 <MX_X_CUBE_AI_Init>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8005638:	4803      	ldr	r0, [pc, #12]	@ (8005648 <MX_X_CUBE_AI_Init+0x14>)
 800563a:	f004 f827 	bl	800968c <puts>

  ai_boostrap(data_activations0);
 800563e:	4803      	ldr	r0, [pc, #12]	@ (800564c <MX_X_CUBE_AI_Init+0x18>)
 8005640:	f7ff ff1e 	bl	8005480 <ai_boostrap>
    /* USER CODE END 5 */
}
 8005644:	bf00      	nop
 8005646:	bd80      	pop	{r7, pc}
 8005648:	0800a314 	.word	0x0800a314
 800564c:	24000010 	.word	0x24000010

08005650 <MX_X_CUBE_AI_Process>:

void MX_X_CUBE_AI_Process(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 6 */
  int res = -1;
 8005656:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800565a:	607b      	str	r3, [r7, #4]

  if (tinyaudiocnn) {
 800565c:	4b14      	ldr	r3, [pc, #80]	@ (80056b0 <MX_X_CUBE_AI_Process+0x60>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d013      	beq.n	800568c <MX_X_CUBE_AI_Process+0x3c>

    do {
      /* 1 - acquire and pre-process input data */
      res = acquire_and_process_data(data_ins);
 8005664:	4813      	ldr	r0, [pc, #76]	@ (80056b4 <MX_X_CUBE_AI_Process+0x64>)
 8005666:	f7ff ff99 	bl	800559c <acquire_and_process_data>
 800566a:	6078      	str	r0, [r7, #4]
      /* 2 - process the data - call inference engine */
      if (res == 0)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d102      	bne.n	8005678 <MX_X_CUBE_AI_Process+0x28>
        res = ai_run();
 8005672:	f7ff ff69 	bl	8005548 <ai_run>
 8005676:	6078      	str	r0, [r7, #4]
      /* 3- post-process the predictions */
      if (res == 0)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d103      	bne.n	8005686 <MX_X_CUBE_AI_Process+0x36>
        res = post_process(data_outs);
 800567e:	480e      	ldr	r0, [pc, #56]	@ (80056b8 <MX_X_CUBE_AI_Process+0x68>)
 8005680:	f7ff ffae 	bl	80055e0 <post_process>
 8005684:	6078      	str	r0, [r7, #4]
    } while (res==0);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d0eb      	beq.n	8005664 <MX_X_CUBE_AI_Process+0x14>
  }

  if (res) {
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00a      	beq.n	80056a8 <MX_X_CUBE_AI_Process+0x58>
    ai_error err = {AI_ERROR_INVALID_STATE, AI_ERROR_CODE_NETWORK};
 8005692:	2311      	movs	r3, #17
 8005694:	703b      	strb	r3, [r7, #0]
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2210      	movs	r2, #16
 800569a:	f362 231f 	bfi	r3, r2, #8, #24
 800569e:	603b      	str	r3, [r7, #0]
    ai_log_err(err, "Process has FAILED");
 80056a0:	4906      	ldr	r1, [pc, #24]	@ (80056bc <MX_X_CUBE_AI_Process+0x6c>)
 80056a2:	6838      	ldr	r0, [r7, #0]
 80056a4:	f7ff feca 	bl	800543c <ai_log_err>
  }
    /* USER CODE END 6 */
}
 80056a8:	bf00      	nop
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	24030e00 	.word	0x24030e00
 80056b4:	24000bb8 	.word	0x24000bb8
 80056b8:	24000bbc 	.word	0x24000bbc
 80056bc:	0800a334 	.word	0x0800a334

080056c0 <tinyaudiocnn_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool tinyaudiocnn_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_tinyaudiocnn_activations_map, 1, params)) {
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	2101      	movs	r1, #1
 80056ce:	484d      	ldr	r0, [pc, #308]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80056d0:	f000 fb5e 	bl	8005d90 <ai_platform_get_activations_map>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 808a 	beq.w	80057f0 <tinyaudiocnn_configure_activations+0x130>
    /* Updating activations (byte) offsets */
    
    serving_default_args_00_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 85848);
 80056dc:	4b49      	ldr	r3, [pc, #292]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	4b49      	ldr	r3, [pc, #292]	@ (8005808 <tinyaudiocnn_configure_activations+0x148>)
 80056e2:	4413      	add	r3, r2
 80056e4:	4a49      	ldr	r2, [pc, #292]	@ (800580c <tinyaudiocnn_configure_activations+0x14c>)
 80056e6:	6093      	str	r3, [r2, #8]
    serving_default_args_00_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 85848);
 80056e8:	4b46      	ldr	r3, [pc, #280]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	4b46      	ldr	r3, [pc, #280]	@ (8005808 <tinyaudiocnn_configure_activations+0x148>)
 80056ee:	4413      	add	r3, r2
 80056f0:	4a46      	ldr	r2, [pc, #280]	@ (800580c <tinyaudiocnn_configure_activations+0x14c>)
 80056f2:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 151896);
 80056f4:	4b43      	ldr	r3, [pc, #268]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	4b45      	ldr	r3, [pc, #276]	@ (8005810 <tinyaudiocnn_configure_activations+0x150>)
 80056fa:	4413      	add	r3, r2
 80056fc:	4a45      	ldr	r2, [pc, #276]	@ (8005814 <tinyaudiocnn_configure_activations+0x154>)
 80056fe:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 151896);
 8005700:	4b40      	ldr	r3, [pc, #256]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	4b42      	ldr	r3, [pc, #264]	@ (8005810 <tinyaudiocnn_configure_activations+0x150>)
 8005706:	4413      	add	r3, r2
 8005708:	4a42      	ldr	r2, [pc, #264]	@ (8005814 <tinyaudiocnn_configure_activations+0x154>)
 800570a:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch1_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 151932);
 800570c:	4b3d      	ldr	r3, [pc, #244]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	4b41      	ldr	r3, [pc, #260]	@ (8005818 <tinyaudiocnn_configure_activations+0x158>)
 8005712:	4413      	add	r3, r2
 8005714:	4a41      	ldr	r2, [pc, #260]	@ (800581c <tinyaudiocnn_configure_activations+0x15c>)
 8005716:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 151932);
 8005718:	4b3a      	ldr	r3, [pc, #232]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	4b3e      	ldr	r3, [pc, #248]	@ (8005818 <tinyaudiocnn_configure_activations+0x158>)
 800571e:	4413      	add	r3, r2
 8005720:	4a3e      	ldr	r2, [pc, #248]	@ (800581c <tinyaudiocnn_configure_activations+0x15c>)
 8005722:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 8352);
 8005724:	4b37      	ldr	r3, [pc, #220]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	f242 03a0 	movw	r3, #8352	@ 0x20a0
 800572c:	4413      	add	r3, r2
 800572e:	4a3c      	ldr	r2, [pc, #240]	@ (8005820 <tinyaudiocnn_configure_activations+0x160>)
 8005730:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 8352);
 8005732:	4b34      	ldr	r3, [pc, #208]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	f242 03a0 	movw	r3, #8352	@ 0x20a0
 800573a:	4413      	add	r3, r2
 800573c:	4a38      	ldr	r2, [pc, #224]	@ (8005820 <tinyaudiocnn_configure_activations+0x160>)
 800573e:	60d3      	str	r3, [r2, #12]
    conv2d_3_scratch0_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 140448);
 8005740:	4b30      	ldr	r3, [pc, #192]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	4b37      	ldr	r3, [pc, #220]	@ (8005824 <tinyaudiocnn_configure_activations+0x164>)
 8005746:	4413      	add	r3, r2
 8005748:	4a37      	ldr	r2, [pc, #220]	@ (8005828 <tinyaudiocnn_configure_activations+0x168>)
 800574a:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch0_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 140448);
 800574c:	4b2d      	ldr	r3, [pc, #180]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	4b34      	ldr	r3, [pc, #208]	@ (8005824 <tinyaudiocnn_configure_activations+0x164>)
 8005752:	4413      	add	r3, r2
 8005754:	4a34      	ldr	r2, [pc, #208]	@ (8005828 <tinyaudiocnn_configure_activations+0x168>)
 8005756:	60d3      	str	r3, [r2, #12]
    conv2d_3_scratch1_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 140736);
 8005758:	4b2a      	ldr	r3, [pc, #168]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	4b33      	ldr	r3, [pc, #204]	@ (800582c <tinyaudiocnn_configure_activations+0x16c>)
 800575e:	4413      	add	r3, r2
 8005760:	4a33      	ldr	r2, [pc, #204]	@ (8005830 <tinyaudiocnn_configure_activations+0x170>)
 8005762:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch1_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 140736);
 8005764:	4b27      	ldr	r3, [pc, #156]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	4b30      	ldr	r3, [pc, #192]	@ (800582c <tinyaudiocnn_configure_activations+0x16c>)
 800576a:	4413      	add	r3, r2
 800576c:	4a30      	ldr	r2, [pc, #192]	@ (8005830 <tinyaudiocnn_configure_activations+0x170>)
 800576e:	60d3      	str	r3, [r2, #12]
    conv2d_3_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 0);
 8005770:	4b24      	ldr	r3, [pc, #144]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a2f      	ldr	r2, [pc, #188]	@ (8005834 <tinyaudiocnn_configure_activations+0x174>)
 8005776:	6093      	str	r3, [r2, #8]
    conv2d_3_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 0);
 8005778:	4b22      	ldr	r3, [pc, #136]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a2d      	ldr	r2, [pc, #180]	@ (8005834 <tinyaudiocnn_configure_activations+0x174>)
 800577e:	60d3      	str	r3, [r2, #12]
    conv2d_5_scratch0_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 65536);
 8005780:	4b20      	ldr	r3, [pc, #128]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005788:	4a2b      	ldr	r2, [pc, #172]	@ (8005838 <tinyaudiocnn_configure_activations+0x178>)
 800578a:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch0_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 65536);
 800578c:	4b1d      	ldr	r3, [pc, #116]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005794:	4a28      	ldr	r2, [pc, #160]	@ (8005838 <tinyaudiocnn_configure_activations+0x178>)
 8005796:	60d3      	str	r3, [r2, #12]
    conv2d_5_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 66112);
 8005798:	4b1a      	ldr	r3, [pc, #104]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	4b27      	ldr	r3, [pc, #156]	@ (800583c <tinyaudiocnn_configure_activations+0x17c>)
 800579e:	4413      	add	r3, r2
 80057a0:	4a27      	ldr	r2, [pc, #156]	@ (8005840 <tinyaudiocnn_configure_activations+0x180>)
 80057a2:	6093      	str	r3, [r2, #8]
    conv2d_5_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 66112);
 80057a4:	4b17      	ldr	r3, [pc, #92]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	4b24      	ldr	r3, [pc, #144]	@ (800583c <tinyaudiocnn_configure_activations+0x17c>)
 80057aa:	4413      	add	r3, r2
 80057ac:	4a24      	ldr	r2, [pc, #144]	@ (8005840 <tinyaudiocnn_configure_activations+0x180>)
 80057ae:	60d3      	str	r3, [r2, #12]
    nl_5_nl_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 66112);
 80057b0:	4b14      	ldr	r3, [pc, #80]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	4b21      	ldr	r3, [pc, #132]	@ (800583c <tinyaudiocnn_configure_activations+0x17c>)
 80057b6:	4413      	add	r3, r2
 80057b8:	4a22      	ldr	r2, [pc, #136]	@ (8005844 <tinyaudiocnn_configure_activations+0x184>)
 80057ba:	6093      	str	r3, [r2, #8]
    nl_5_nl_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 66112);
 80057bc:	4b11      	ldr	r3, [pc, #68]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	4b1e      	ldr	r3, [pc, #120]	@ (800583c <tinyaudiocnn_configure_activations+0x17c>)
 80057c2:	4413      	add	r3, r2
 80057c4:	4a1f      	ldr	r2, [pc, #124]	@ (8005844 <tinyaudiocnn_configure_activations+0x184>)
 80057c6:	60d3      	str	r3, [r2, #12]
    reduce_6_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 0);
 80057c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <tinyaudiocnn_configure_activations+0x188>)
 80057ce:	6093      	str	r3, [r2, #8]
    reduce_6_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 0);
 80057d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <tinyaudiocnn_configure_activations+0x188>)
 80057d6:	60d3      	str	r3, [r2, #12]
    gemm_7_output_array.data = AI_PTR(g_tinyaudiocnn_activations_map[0] + 128);
 80057d8:	4b0a      	ldr	r3, [pc, #40]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3380      	adds	r3, #128	@ 0x80
 80057de:	4a1b      	ldr	r2, [pc, #108]	@ (800584c <tinyaudiocnn_configure_activations+0x18c>)
 80057e0:	6093      	str	r3, [r2, #8]
    gemm_7_output_array.data_start = AI_PTR(g_tinyaudiocnn_activations_map[0] + 128);
 80057e2:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <tinyaudiocnn_configure_activations+0x144>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	3380      	adds	r3, #128	@ 0x80
 80057e8:	4a18      	ldr	r2, [pc, #96]	@ (800584c <tinyaudiocnn_configure_activations+0x18c>)
 80057ea:	60d3      	str	r3, [r2, #12]
    return true;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e005      	b.n	80057fc <tinyaudiocnn_configure_activations+0x13c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80057f0:	2213      	movs	r2, #19
 80057f2:	2130      	movs	r1, #48	@ 0x30
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 fb4b 	bl	8005e90 <ai_platform_network_set_error>
  return false;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	24030e0c 	.word	0x24030e0c
 8005808:	00014f58 	.word	0x00014f58
 800580c:	24000014 	.word	0x24000014
 8005810:	00025158 	.word	0x00025158
 8005814:	24000104 	.word	0x24000104
 8005818:	0002517c 	.word	0x0002517c
 800581c:	24000114 	.word	0x24000114
 8005820:	24000024 	.word	0x24000024
 8005824:	000224a0 	.word	0x000224a0
 8005828:	24000124 	.word	0x24000124
 800582c:	000225c0 	.word	0x000225c0
 8005830:	24000134 	.word	0x24000134
 8005834:	24000034 	.word	0x24000034
 8005838:	24000144 	.word	0x24000144
 800583c:	00010240 	.word	0x00010240
 8005840:	24000044 	.word	0x24000044
 8005844:	24000054 	.word	0x24000054
 8005848:	24000064 	.word	0x24000064
 800584c:	24000074 	.word	0x24000074

08005850 <tinyaudiocnn_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool tinyaudiocnn_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b082      	sub	sp, #8
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_tinyaudiocnn_weights_map, 1, params)) {
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	2101      	movs	r1, #1
 800585e:	484f      	ldr	r0, [pc, #316]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005860:	f000 fa3e 	bl	8005ce0 <ai_platform_get_weights_map>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	f000 808e 	beq.w	8005988 <tinyaudiocnn_configure_weights+0x138>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800586c:	4b4c      	ldr	r3, [pc, #304]	@ (80059a0 <tinyaudiocnn_configure_weights+0x150>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005874:	4a4a      	ldr	r2, [pc, #296]	@ (80059a0 <tinyaudiocnn_configure_weights+0x150>)
 8005876:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 0);
 8005878:	4b48      	ldr	r3, [pc, #288]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a48      	ldr	r2, [pc, #288]	@ (80059a0 <tinyaudiocnn_configure_weights+0x150>)
 800587e:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 0);
 8005880:	4b46      	ldr	r3, [pc, #280]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a46      	ldr	r2, [pc, #280]	@ (80059a0 <tinyaudiocnn_configure_weights+0x150>)
 8005886:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8005888:	4b46      	ldr	r3, [pc, #280]	@ (80059a4 <tinyaudiocnn_configure_weights+0x154>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005890:	4a44      	ldr	r2, [pc, #272]	@ (80059a4 <tinyaudiocnn_configure_weights+0x154>)
 8005892:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 288);
 8005894:	4b41      	ldr	r3, [pc, #260]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800589c:	4a41      	ldr	r2, [pc, #260]	@ (80059a4 <tinyaudiocnn_configure_weights+0x154>)
 800589e:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 288);
 80058a0:	4b3e      	ldr	r3, [pc, #248]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 80058a8:	4a3e      	ldr	r2, [pc, #248]	@ (80059a4 <tinyaudiocnn_configure_weights+0x154>)
 80058aa:	60d3      	str	r3, [r2, #12]
    conv2d_3_weights_array.format |= AI_FMT_FLAG_CONST;
 80058ac:	4b3e      	ldr	r3, [pc, #248]	@ (80059a8 <tinyaudiocnn_configure_weights+0x158>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058b4:	4a3c      	ldr	r2, [pc, #240]	@ (80059a8 <tinyaudiocnn_configure_weights+0x158>)
 80058b6:	6013      	str	r3, [r2, #0]
    conv2d_3_weights_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 320);
 80058b8:	4b38      	ldr	r3, [pc, #224]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80058c0:	4a39      	ldr	r2, [pc, #228]	@ (80059a8 <tinyaudiocnn_configure_weights+0x158>)
 80058c2:	6093      	str	r3, [r2, #8]
    conv2d_3_weights_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 320);
 80058c4:	4b35      	ldr	r3, [pc, #212]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80058cc:	4a36      	ldr	r2, [pc, #216]	@ (80059a8 <tinyaudiocnn_configure_weights+0x158>)
 80058ce:	60d3      	str	r3, [r2, #12]
    conv2d_3_bias_array.format |= AI_FMT_FLAG_CONST;
 80058d0:	4b36      	ldr	r3, [pc, #216]	@ (80059ac <tinyaudiocnn_configure_weights+0x15c>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058d8:	4a34      	ldr	r2, [pc, #208]	@ (80059ac <tinyaudiocnn_configure_weights+0x15c>)
 80058da:	6013      	str	r3, [r2, #0]
    conv2d_3_bias_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 4928);
 80058dc:	4b2f      	ldr	r3, [pc, #188]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 80058e4:	4a31      	ldr	r2, [pc, #196]	@ (80059ac <tinyaudiocnn_configure_weights+0x15c>)
 80058e6:	6093      	str	r3, [r2, #8]
    conv2d_3_bias_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 4928);
 80058e8:	4b2c      	ldr	r3, [pc, #176]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 80058f0:	4a2e      	ldr	r2, [pc, #184]	@ (80059ac <tinyaudiocnn_configure_weights+0x15c>)
 80058f2:	60d3      	str	r3, [r2, #12]
    conv2d_5_weights_array.format |= AI_FMT_FLAG_CONST;
 80058f4:	4b2e      	ldr	r3, [pc, #184]	@ (80059b0 <tinyaudiocnn_configure_weights+0x160>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058fc:	4a2c      	ldr	r2, [pc, #176]	@ (80059b0 <tinyaudiocnn_configure_weights+0x160>)
 80058fe:	6013      	str	r3, [r2, #0]
    conv2d_5_weights_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 4992);
 8005900:	4b26      	ldr	r3, [pc, #152]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8005908:	4a29      	ldr	r2, [pc, #164]	@ (80059b0 <tinyaudiocnn_configure_weights+0x160>)
 800590a:	6093      	str	r3, [r2, #8]
    conv2d_5_weights_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 4992);
 800590c:	4b23      	ldr	r3, [pc, #140]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8005914:	4a26      	ldr	r2, [pc, #152]	@ (80059b0 <tinyaudiocnn_configure_weights+0x160>)
 8005916:	60d3      	str	r3, [r2, #12]
    conv2d_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8005918:	4b26      	ldr	r3, [pc, #152]	@ (80059b4 <tinyaudiocnn_configure_weights+0x164>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005920:	4a24      	ldr	r2, [pc, #144]	@ (80059b4 <tinyaudiocnn_configure_weights+0x164>)
 8005922:	6013      	str	r3, [r2, #0]
    conv2d_5_bias_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 23424);
 8005924:	4b1d      	ldr	r3, [pc, #116]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f503 43b7 	add.w	r3, r3, #23424	@ 0x5b80
 800592c:	4a21      	ldr	r2, [pc, #132]	@ (80059b4 <tinyaudiocnn_configure_weights+0x164>)
 800592e:	6093      	str	r3, [r2, #8]
    conv2d_5_bias_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 23424);
 8005930:	4b1a      	ldr	r3, [pc, #104]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f503 43b7 	add.w	r3, r3, #23424	@ 0x5b80
 8005938:	4a1e      	ldr	r2, [pc, #120]	@ (80059b4 <tinyaudiocnn_configure_weights+0x164>)
 800593a:	60d3      	str	r3, [r2, #12]
    gemm_7_weights_array.format |= AI_FMT_FLAG_CONST;
 800593c:	4b1e      	ldr	r3, [pc, #120]	@ (80059b8 <tinyaudiocnn_configure_weights+0x168>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005944:	4a1c      	ldr	r2, [pc, #112]	@ (80059b8 <tinyaudiocnn_configure_weights+0x168>)
 8005946:	6013      	str	r3, [r2, #0]
    gemm_7_weights_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 23552);
 8005948:	4b14      	ldr	r3, [pc, #80]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f503 43b8 	add.w	r3, r3, #23552	@ 0x5c00
 8005950:	4a19      	ldr	r2, [pc, #100]	@ (80059b8 <tinyaudiocnn_configure_weights+0x168>)
 8005952:	6093      	str	r3, [r2, #8]
    gemm_7_weights_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 23552);
 8005954:	4b11      	ldr	r3, [pc, #68]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f503 43b8 	add.w	r3, r3, #23552	@ 0x5c00
 800595c:	4a16      	ldr	r2, [pc, #88]	@ (80059b8 <tinyaudiocnn_configure_weights+0x168>)
 800595e:	60d3      	str	r3, [r2, #12]
    gemm_7_bias_array.format |= AI_FMT_FLAG_CONST;
 8005960:	4b16      	ldr	r3, [pc, #88]	@ (80059bc <tinyaudiocnn_configure_weights+0x16c>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005968:	4a14      	ldr	r2, [pc, #80]	@ (80059bc <tinyaudiocnn_configure_weights+0x16c>)
 800596a:	6013      	str	r3, [r2, #0]
    gemm_7_bias_array.data = AI_PTR(g_tinyaudiocnn_weights_map[0] + 24320);
 800596c:	4b0b      	ldr	r3, [pc, #44]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f503 43be 	add.w	r3, r3, #24320	@ 0x5f00
 8005974:	4a11      	ldr	r2, [pc, #68]	@ (80059bc <tinyaudiocnn_configure_weights+0x16c>)
 8005976:	6093      	str	r3, [r2, #8]
    gemm_7_bias_array.data_start = AI_PTR(g_tinyaudiocnn_weights_map[0] + 24320);
 8005978:	4b08      	ldr	r3, [pc, #32]	@ (800599c <tinyaudiocnn_configure_weights+0x14c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f503 43be 	add.w	r3, r3, #24320	@ 0x5f00
 8005980:	4a0e      	ldr	r2, [pc, #56]	@ (80059bc <tinyaudiocnn_configure_weights+0x16c>)
 8005982:	60d3      	str	r3, [r2, #12]
    return true;
 8005984:	2301      	movs	r3, #1
 8005986:	e005      	b.n	8005994 <tinyaudiocnn_configure_weights+0x144>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8005988:	2212      	movs	r2, #18
 800598a:	2130      	movs	r1, #48	@ 0x30
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 fa7f 	bl	8005e90 <ai_platform_network_set_error>
  return false;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	24030e10 	.word	0x24030e10
 80059a0:	24000084 	.word	0x24000084
 80059a4:	24000094 	.word	0x24000094
 80059a8:	240000a4 	.word	0x240000a4
 80059ac:	240000b4 	.word	0x240000b4
 80059b0:	240000c4 	.word	0x240000c4
 80059b4:	240000d4 	.word	0x240000d4
 80059b8:	240000e4 	.word	0x240000e4
 80059bc:	240000f4 	.word	0x240000f4

080059c0 <ai_tinyaudiocnn_get_error>:
}


AI_API_ENTRY
ai_error ai_tinyaudiocnn_get_error(ai_handle network)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b082      	sub	sp, #8
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 fa55 	bl	8005e78 <ai_platform_network_get_error>
 80059ce:	4603      	mov	r3, r0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3708      	adds	r7, #8
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <ai_tinyaudiocnn_create>:


AI_API_ENTRY
ai_error ai_tinyaudiocnn_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af02      	add	r7, sp, #8
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80059e2:	2300      	movs	r3, #0
 80059e4:	9301      	str	r3, [sp, #4]
 80059e6:	2305      	movs	r3, #5
 80059e8:	9300      	str	r3, [sp, #0]
 80059ea:	2301      	movs	r3, #1
 80059ec:	4a04      	ldr	r2, [pc, #16]	@ (8005a00 <ai_tinyaudiocnn_create+0x28>)
 80059ee:	6839      	ldr	r1, [r7, #0]
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 fb43 	bl	800607c <ai_platform_network_create>
 80059f6:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	240009f8 	.word	0x240009f8

08005a04 <ai_tinyaudiocnn_create_and_init>:


AI_API_ENTRY
ai_error ai_tinyaudiocnn_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b094      	sub	sp, #80	@ 0x50
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_tinyaudiocnn_create(network, AI_TINYAUDIOCNN_DATA_CONFIG);
 8005a10:	2100      	movs	r1, #0
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff ffe0 	bl	80059d8 <ai_tinyaudiocnn_create>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8005a1c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <ai_tinyaudiocnn_create_and_init+0x24>
    return err;
 8005a24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a26:	e067      	b.n	8005af8 <ai_tinyaudiocnn_create_and_init+0xf4>
  }
  
  if (ai_tinyaudiocnn_data_params_get(&params) != true) {
 8005a28:	f107 0310 	add.w	r3, r7, #16
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f000 f8e7 	bl	8005c00 <ai_tinyaudiocnn_data_params_get>
 8005a32:	4603      	mov	r3, r0
 8005a34:	f083 0301 	eor.w	r3, r3, #1
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d008      	beq.n	8005a50 <ai_tinyaudiocnn_create_and_init+0x4c>
    err = ai_tinyaudiocnn_get_error(*network);
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff ffbc 	bl	80059c0 <ai_tinyaudiocnn_get_error>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8005a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a4e:	e053      	b.n	8005af8 <ai_tinyaudiocnn_create_and_init+0xf4>
  }
#if defined(AI_TINYAUDIOCNN_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8005a50:	2300      	movs	r3, #0
 8005a52:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005a56:	e012      	b.n	8005a7e <ai_tinyaudiocnn_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8005a58:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8005a5c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	4413      	add	r3, r2
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	f107 0310 	add.w	r3, r7, #16
 8005a6c:	330c      	adds	r3, #12
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 f928 	bl	8005cc4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8005a74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005a78:	3301      	adds	r3, #1
 8005a7a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d004      	beq.n	8005a8e <ai_tinyaudiocnn_create_and_init+0x8a>
 8005a84:	8bfb      	ldrh	r3, [r7, #30]
 8005a86:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d3e4      	bcc.n	8005a58 <ai_tinyaudiocnn_create_and_init+0x54>
  }
#endif
#if defined(AI_TINYAUDIOCNN_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8005a8e:	2300      	movs	r3, #0
 8005a90:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005a94:	e012      	b.n	8005abc <ai_tinyaudiocnn_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8005a96:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8005a9a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	f107 0310 	add.w	r3, r7, #16
 8005aaa:	3304      	adds	r3, #4
 8005aac:	4618      	mov	r0, r3
 8005aae:	f000 f909 	bl	8005cc4 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8005ab2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d004      	beq.n	8005acc <ai_tinyaudiocnn_create_and_init+0xc8>
 8005ac2:	8afb      	ldrh	r3, [r7, #22]
 8005ac4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d3e4      	bcc.n	8005a96 <ai_tinyaudiocnn_create_and_init+0x92>
  }
#endif
  if (ai_tinyaudiocnn_init(*network, &params) != true) {
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f107 0210 	add.w	r2, r7, #16
 8005ad4:	4611      	mov	r1, r2
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 f846 	bl	8005b68 <ai_tinyaudiocnn_init>
 8005adc:	4603      	mov	r3, r0
 8005ade:	f083 0301 	eor.w	r3, r3, #1
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d006      	beq.n	8005af6 <ai_tinyaudiocnn_create_and_init+0xf2>
    err = ai_tinyaudiocnn_get_error(*network);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7ff ff67 	bl	80059c0 <ai_tinyaudiocnn_get_error>
 8005af2:	4603      	mov	r3, r0
 8005af4:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 8005af6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3750      	adds	r7, #80	@ 0x50
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <ai_tinyaudiocnn_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_tinyaudiocnn_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b082      	sub	sp, #8
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d104      	bne.n	8005b1a <ai_tinyaudiocnn_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005b10:	4b06      	ldr	r3, [pc, #24]	@ (8005b2c <ai_tinyaudiocnn_inputs_get+0x2c>)
 8005b12:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a06      	ldr	r2, [pc, #24]	@ (8005b30 <ai_tinyaudiocnn_inputs_get+0x30>)
 8005b18:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8005b1a:	6839      	ldr	r1, [r7, #0]
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f9bd 	bl	8005e9c <ai_platform_inputs_get>
 8005b22:	4603      	mov	r3, r0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	240009f8 	.word	0x240009f8
 8005b30:	a1c00100 	.word	0xa1c00100

08005b34 <ai_tinyaudiocnn_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_tinyaudiocnn_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d104      	bne.n	8005b4e <ai_tinyaudiocnn_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005b44:	4b06      	ldr	r3, [pc, #24]	@ (8005b60 <ai_tinyaudiocnn_outputs_get+0x2c>)
 8005b46:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a06      	ldr	r2, [pc, #24]	@ (8005b64 <ai_tinyaudiocnn_outputs_get+0x30>)
 8005b4c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8005b4e:	6839      	ldr	r1, [r7, #0]
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fa1d 	bl	8005f90 <ai_platform_outputs_get>
 8005b56:	4603      	mov	r3, r0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3708      	adds	r7, #8
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	240009f8 	.word	0x240009f8
 8005b64:	a1c00100 	.word	0xa1c00100

08005b68 <ai_tinyaudiocnn_init>:


AI_API_ENTRY
ai_bool ai_tinyaudiocnn_init(
  ai_handle network, const ai_network_params* params)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8005b72:	6839      	ldr	r1, [r7, #0]
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 fac3 	bl	8006100 <ai_platform_network_init>
 8005b7a:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <ai_tinyaudiocnn_init+0x22>
 8005b86:	2300      	movs	r3, #0
 8005b88:	e026      	b.n	8005bd8 <ai_tinyaudiocnn_init+0x70>
  ok &= tinyaudiocnn_configure_weights(net_ctx, params);
 8005b8a:	6839      	ldr	r1, [r7, #0]
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff fe5f 	bl	8005850 <tinyaudiocnn_configure_weights>
 8005b92:	4603      	mov	r3, r0
 8005b94:	461a      	mov	r2, r3
 8005b96:	7afb      	ldrb	r3, [r7, #11]
 8005b98:	4013      	ands	r3, r2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	bf14      	ite	ne
 8005b9e:	2301      	movne	r3, #1
 8005ba0:	2300      	moveq	r3, #0
 8005ba2:	72fb      	strb	r3, [r7, #11]
  ok &= tinyaudiocnn_configure_activations(net_ctx, params);
 8005ba4:	6839      	ldr	r1, [r7, #0]
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f7ff fd8a 	bl	80056c0 <tinyaudiocnn_configure_activations>
 8005bac:	4603      	mov	r3, r0
 8005bae:	461a      	mov	r2, r3
 8005bb0:	7afb      	ldrb	r3, [r7, #11]
 8005bb2:	4013      	ands	r3, r2
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	bf14      	ite	ne
 8005bb8:	2301      	movne	r3, #1
 8005bba:	2300      	moveq	r3, #0
 8005bbc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 fb40 	bl	8006244 <ai_platform_network_post_init>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	7afb      	ldrb	r3, [r7, #11]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	bf14      	ite	ne
 8005bd0:	2301      	movne	r3, #1
 8005bd2:	2300      	moveq	r3, #0
 8005bd4:	72fb      	strb	r3, [r7, #11]

  return ok;
 8005bd6:	7afb      	ldrb	r3, [r7, #11]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <ai_tinyaudiocnn_run>:


AI_API_ENTRY
ai_i32 ai_tinyaudiocnn_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	60f8      	str	r0, [r7, #12]
 8005be8:	60b9      	str	r1, [r7, #8]
 8005bea:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	68b9      	ldr	r1, [r7, #8]
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 fb53 	bl	800629c <ai_platform_network_process>
 8005bf6:	4603      	mov	r3, r0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3710      	adds	r7, #16
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <ai_tinyaudiocnn_data_params_get>:
 * @ingroup tinyaudiocnn_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_tinyaudiocnn_data_params_get(ai_network_params* params)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b086      	sub	sp, #24
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <ai_tinyaudiocnn_data_params_get+0x12>
 8005c0e:	2300      	movs	r3, #0
 8005c10:	e016      	b.n	8005c40 <ai_tinyaudiocnn_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8005c12:	4a0d      	ldr	r2, [pc, #52]	@ (8005c48 <ai_tinyaudiocnn_data_params_get+0x48>)
 8005c14:	f107 0310 	add.w	r3, r7, #16
 8005c18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c1c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_TINYAUDIOCNN_DATA_ACTIVATIONS_COUNT, g_tinyaudiocnn_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8005c20:	4a0a      	ldr	r2, [pc, #40]	@ (8005c4c <ai_tinyaudiocnn_data_params_get+0x4c>)
 8005c22:	f107 0308 	add.w	r3, r7, #8
 8005c26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c2a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_TINYAUDIOCNN_DATA_WEIGHTS_COUNT, g_tinyaudiocnn_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8005c2e:	f107 0210 	add.w	r2, r7, #16
 8005c32:	f107 0308 	add.w	r3, r7, #8
 8005c36:	4619      	mov	r1, r3
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f903 	bl	8005e44 <ai_platform_bind_network_params>
 8005c3e:	4603      	mov	r3, r0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3718      	adds	r7, #24
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	0800a368 	.word	0x0800a368
 8005c4c:	0800a370 	.word	0x0800a370

08005c50 <ai_buffer_get_size>:
 8005c50:	b348      	cbz	r0, 8005ca6 <ai_buffer_get_size+0x56>
 8005c52:	4b15      	ldr	r3, [pc, #84]	@ (8005ca8 <ai_buffer_get_size+0x58>)
 8005c54:	b430      	push	{r4, r5}
 8005c56:	6802      	ldr	r2, [r0, #0]
 8005c58:	4d14      	ldr	r5, [pc, #80]	@ (8005cac <ai_buffer_get_size+0x5c>)
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	6984      	ldr	r4, [r0, #24]
 8005c5e:	42ab      	cmp	r3, r5
 8005c60:	6862      	ldr	r2, [r4, #4]
 8005c62:	d103      	bne.n	8005c6c <ai_buffer_get_size+0x1c>
 8005c64:	b111      	cbz	r1, 8005c6c <ai_buffer_get_size+0x1c>
 8005c66:	321f      	adds	r2, #31
 8005c68:	f022 021f 	bic.w	r2, r2, #31
 8005c6c:	7d03      	ldrb	r3, [r0, #20]
 8005c6e:	6941      	ldr	r1, [r0, #20]
 8005c70:	f1a3 0301 	sub.w	r3, r3, #1
 8005c74:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8005c78:	fab3 f383 	clz	r3, r3
 8005c7c:	095b      	lsrs	r3, r3, #5
 8005c7e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8005c82:	da0c      	bge.n	8005c9e <ai_buffer_get_size+0x4e>
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d103      	bne.n	8005c90 <ai_buffer_get_size+0x40>
 8005c88:	2802      	cmp	r0, #2
 8005c8a:	f04f 0302 	mov.w	r3, #2
 8005c8e:	d006      	beq.n	8005c9e <ai_buffer_get_size+0x4e>
 8005c90:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8005c94:	3301      	adds	r3, #1
 8005c96:	4298      	cmp	r0, r3
 8005c98:	fb01 f202 	mul.w	r2, r1, r2
 8005c9c:	d1f2      	bne.n	8005c84 <ai_buffer_get_size+0x34>
 8005c9e:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8005ca2:	bc30      	pop	{r4, r5}
 8005ca4:	4770      	bx	lr
 8005ca6:	4770      	bx	lr
 8005ca8:	017fffff 	.word	0x017fffff
 8005cac:	000400c0 	.word	0x000400c0

08005cb0 <ai_buffer_array_sane>:
 8005cb0:	b138      	cbz	r0, 8005cc2 <ai_buffer_array_sane+0x12>
 8005cb2:	6843      	ldr	r3, [r0, #4]
 8005cb4:	b123      	cbz	r3, 8005cc0 <ai_buffer_array_sane+0x10>
 8005cb6:	8840      	ldrh	r0, [r0, #2]
 8005cb8:	3800      	subs	r0, #0
 8005cba:	bf18      	it	ne
 8005cbc:	2001      	movne	r0, #1
 8005cbe:	4770      	bx	lr
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	4770      	bx	lr

08005cc4 <ai_buffer_array_item_set_address>:
 8005cc4:	b158      	cbz	r0, 8005cde <ai_buffer_array_item_set_address+0x1a>
 8005cc6:	6843      	ldr	r3, [r0, #4]
 8005cc8:	b143      	cbz	r3, 8005cdc <ai_buffer_array_item_set_address+0x18>
 8005cca:	8840      	ldrh	r0, [r0, #2]
 8005ccc:	b138      	cbz	r0, 8005cde <ai_buffer_array_item_set_address+0x1a>
 8005cce:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005cd2:	2001      	movs	r0, #1
 8005cd4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005cd8:	605a      	str	r2, [r3, #4]
 8005cda:	4770      	bx	lr
 8005cdc:	4618      	mov	r0, r3
 8005cde:	4770      	bx	lr

08005ce0 <ai_platform_get_weights_map>:
 8005ce0:	2900      	cmp	r1, #0
 8005ce2:	bf18      	it	ne
 8005ce4:	2800      	cmpne	r0, #0
 8005ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce8:	bf0c      	ite	eq
 8005cea:	2401      	moveq	r4, #1
 8005cec:	2400      	movne	r4, #0
 8005cee:	2a00      	cmp	r2, #0
 8005cf0:	bf08      	it	eq
 8005cf2:	f044 0401 	orreq.w	r4, r4, #1
 8005cf6:	b114      	cbz	r4, 8005cfe <ai_platform_get_weights_map+0x1e>
 8005cf8:	2400      	movs	r4, #0
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cfe:	4616      	mov	r6, r2
 8005d00:	4b22      	ldr	r3, [pc, #136]	@ (8005d8c <ai_platform_get_weights_map+0xac>)
 8005d02:	6812      	ldr	r2, [r2, #0]
 8005d04:	4605      	mov	r5, r0
 8005d06:	460f      	mov	r7, r1
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d024      	beq.n	8005d56 <ai_platform_get_weights_map+0x76>
 8005d0c:	6870      	ldr	r0, [r6, #4]
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	d0f2      	beq.n	8005cf8 <ai_platform_get_weights_map+0x18>
 8005d12:	6806      	ldr	r6, [r0, #0]
 8005d14:	429e      	cmp	r6, r3
 8005d16:	d006      	beq.n	8005d26 <ai_platform_get_weights_map+0x46>
 8005d18:	f1a1 0401 	sub.w	r4, r1, #1
 8005d1c:	6028      	str	r0, [r5, #0]
 8005d1e:	fab4 f484 	clz	r4, r4
 8005d22:	0964      	lsrs	r4, r4, #5
 8005d24:	e7e9      	b.n	8005cfa <ai_platform_get_weights_map+0x1a>
 8005d26:	3d04      	subs	r5, #4
 8005d28:	4601      	mov	r1, r0
 8005d2a:	4623      	mov	r3, r4
 8005d2c:	e004      	b.n	8005d38 <ai_platform_get_weights_map+0x58>
 8005d2e:	3301      	adds	r3, #1
 8005d30:	f845 2f04 	str.w	r2, [r5, #4]!
 8005d34:	429f      	cmp	r7, r3
 8005d36:	d903      	bls.n	8005d40 <ai_platform_get_weights_map+0x60>
 8005d38:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8005d3c:	42b2      	cmp	r2, r6
 8005d3e:	d1f6      	bne.n	8005d2e <ai_platform_get_weights_map+0x4e>
 8005d40:	429f      	cmp	r7, r3
 8005d42:	d1da      	bne.n	8005cfa <ai_platform_get_weights_map+0x1a>
 8005d44:	1c79      	adds	r1, r7, #1
 8005d46:	4b11      	ldr	r3, [pc, #68]	@ (8005d8c <ai_platform_get_weights_map+0xac>)
 8005d48:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8005d4c:	1ae4      	subs	r4, r4, r3
 8005d4e:	fab4 f484 	clz	r4, r4
 8005d52:	0964      	lsrs	r4, r4, #5
 8005d54:	e7d1      	b.n	8005cfa <ai_platform_get_weights_map+0x1a>
 8005d56:	1d30      	adds	r0, r6, #4
 8005d58:	f7ff ffaa 	bl	8005cb0 <ai_buffer_array_sane>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d0cb      	beq.n	8005cf8 <ai_platform_get_weights_map+0x18>
 8005d60:	88f3      	ldrh	r3, [r6, #6]
 8005d62:	429f      	cmp	r7, r3
 8005d64:	d1c8      	bne.n	8005cf8 <ai_platform_get_weights_map+0x18>
 8005d66:	3d04      	subs	r5, #4
 8005d68:	4622      	mov	r2, r4
 8005d6a:	e004      	b.n	8005d76 <ai_platform_get_weights_map+0x96>
 8005d6c:	3201      	adds	r2, #1
 8005d6e:	f845 3f04 	str.w	r3, [r5, #4]!
 8005d72:	4297      	cmp	r7, r2
 8005d74:	d905      	bls.n	8005d82 <ai_platform_get_weights_map+0xa2>
 8005d76:	68b3      	ldr	r3, [r6, #8]
 8005d78:	4423      	add	r3, r4
 8005d7a:	341c      	adds	r4, #28
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1f4      	bne.n	8005d6c <ai_platform_get_weights_map+0x8c>
 8005d82:	1abc      	subs	r4, r7, r2
 8005d84:	fab4 f484 	clz	r4, r4
 8005d88:	0964      	lsrs	r4, r4, #5
 8005d8a:	e7b6      	b.n	8005cfa <ai_platform_get_weights_map+0x1a>
 8005d8c:	a1facade 	.word	0xa1facade

08005d90 <ai_platform_get_activations_map>:
 8005d90:	2900      	cmp	r1, #0
 8005d92:	bf18      	it	ne
 8005d94:	2800      	cmpne	r0, #0
 8005d96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d98:	bf0c      	ite	eq
 8005d9a:	2401      	moveq	r4, #1
 8005d9c:	2400      	movne	r4, #0
 8005d9e:	2a00      	cmp	r2, #0
 8005da0:	bf08      	it	eq
 8005da2:	f044 0401 	orreq.w	r4, r4, #1
 8005da6:	b114      	cbz	r4, 8005dae <ai_platform_get_activations_map+0x1e>
 8005da8:	2400      	movs	r4, #0
 8005daa:	4620      	mov	r0, r4
 8005dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dae:	4616      	mov	r6, r2
 8005db0:	4b23      	ldr	r3, [pc, #140]	@ (8005e40 <ai_platform_get_activations_map+0xb0>)
 8005db2:	6812      	ldr	r2, [r2, #0]
 8005db4:	4605      	mov	r5, r0
 8005db6:	460f      	mov	r7, r1
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d024      	beq.n	8005e06 <ai_platform_get_activations_map+0x76>
 8005dbc:	6a30      	ldr	r0, [r6, #32]
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	d0f2      	beq.n	8005da8 <ai_platform_get_activations_map+0x18>
 8005dc2:	6806      	ldr	r6, [r0, #0]
 8005dc4:	429e      	cmp	r6, r3
 8005dc6:	d006      	beq.n	8005dd6 <ai_platform_get_activations_map+0x46>
 8005dc8:	f1a1 0401 	sub.w	r4, r1, #1
 8005dcc:	6028      	str	r0, [r5, #0]
 8005dce:	fab4 f484 	clz	r4, r4
 8005dd2:	0964      	lsrs	r4, r4, #5
 8005dd4:	e7e9      	b.n	8005daa <ai_platform_get_activations_map+0x1a>
 8005dd6:	3d04      	subs	r5, #4
 8005dd8:	4601      	mov	r1, r0
 8005dda:	4623      	mov	r3, r4
 8005ddc:	e004      	b.n	8005de8 <ai_platform_get_activations_map+0x58>
 8005dde:	3301      	adds	r3, #1
 8005de0:	f845 2f04 	str.w	r2, [r5, #4]!
 8005de4:	429f      	cmp	r7, r3
 8005de6:	d903      	bls.n	8005df0 <ai_platform_get_activations_map+0x60>
 8005de8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8005dec:	42b2      	cmp	r2, r6
 8005dee:	d1f6      	bne.n	8005dde <ai_platform_get_activations_map+0x4e>
 8005df0:	429f      	cmp	r7, r3
 8005df2:	d1da      	bne.n	8005daa <ai_platform_get_activations_map+0x1a>
 8005df4:	1c79      	adds	r1, r7, #1
 8005df6:	4b12      	ldr	r3, [pc, #72]	@ (8005e40 <ai_platform_get_activations_map+0xb0>)
 8005df8:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8005dfc:	1ae4      	subs	r4, r4, r3
 8005dfe:	fab4 f484 	clz	r4, r4
 8005e02:	0964      	lsrs	r4, r4, #5
 8005e04:	e7d1      	b.n	8005daa <ai_platform_get_activations_map+0x1a>
 8005e06:	f106 000c 	add.w	r0, r6, #12
 8005e0a:	f7ff ff51 	bl	8005cb0 <ai_buffer_array_sane>
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	d0ca      	beq.n	8005da8 <ai_platform_get_activations_map+0x18>
 8005e12:	89f3      	ldrh	r3, [r6, #14]
 8005e14:	429f      	cmp	r7, r3
 8005e16:	d1c7      	bne.n	8005da8 <ai_platform_get_activations_map+0x18>
 8005e18:	3d04      	subs	r5, #4
 8005e1a:	4622      	mov	r2, r4
 8005e1c:	e004      	b.n	8005e28 <ai_platform_get_activations_map+0x98>
 8005e1e:	3201      	adds	r2, #1
 8005e20:	f845 3f04 	str.w	r3, [r5, #4]!
 8005e24:	4297      	cmp	r7, r2
 8005e26:	d905      	bls.n	8005e34 <ai_platform_get_activations_map+0xa4>
 8005e28:	6933      	ldr	r3, [r6, #16]
 8005e2a:	4423      	add	r3, r4
 8005e2c:	341c      	adds	r4, #28
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1f4      	bne.n	8005e1e <ai_platform_get_activations_map+0x8e>
 8005e34:	1abc      	subs	r4, r7, r2
 8005e36:	fab4 f484 	clz	r4, r4
 8005e3a:	0964      	lsrs	r4, r4, #5
 8005e3c:	e7b5      	b.n	8005daa <ai_platform_get_activations_map+0x1a>
 8005e3e:	bf00      	nop
 8005e40:	a1facade 	.word	0xa1facade

08005e44 <ai_platform_bind_network_params>:
 8005e44:	2a00      	cmp	r2, #0
 8005e46:	bf18      	it	ne
 8005e48:	2900      	cmpne	r1, #0
 8005e4a:	d010      	beq.n	8005e6e <ai_platform_bind_network_params+0x2a>
 8005e4c:	b178      	cbz	r0, 8005e6e <ai_platform_bind_network_params+0x2a>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	4808      	ldr	r0, [pc, #32]	@ (8005e74 <ai_platform_bind_network_params+0x30>)
 8005e52:	f103 0c0c 	add.w	ip, r3, #12
 8005e56:	f843 0b04 	str.w	r0, [r3], #4
 8005e5a:	c903      	ldmia	r1, {r0, r1}
 8005e5c:	e883 0003 	stmia.w	r3, {r0, r1}
 8005e60:	2301      	movs	r3, #1
 8005e62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005e66:	e88c 0003 	stmia.w	ip, {r0, r1}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	4770      	bx	lr
 8005e6e:	2300      	movs	r3, #0
 8005e70:	4618      	mov	r0, r3
 8005e72:	4770      	bx	lr
 8005e74:	a1facade 	.word	0xa1facade

08005e78 <ai_platform_network_get_error>:
 8005e78:	4b04      	ldr	r3, [pc, #16]	@ (8005e8c <ai_platform_network_get_error+0x14>)
 8005e7a:	6802      	ldr	r2, [r0, #0]
 8005e7c:	4393      	bics	r3, r2
 8005e7e:	d102      	bne.n	8005e86 <ai_platform_network_get_error+0xe>
 8005e80:	300c      	adds	r0, #12
 8005e82:	f000 bc33 	b.w	80066ec <core_get_error>
 8005e86:	f241 0010 	movw	r0, #4112	@ 0x1010
 8005e8a:	4770      	bx	lr
 8005e8c:	a1c00100 	.word	0xa1c00100

08005e90 <ai_platform_network_set_error>:
 8005e90:	b110      	cbz	r0, 8005e98 <ai_platform_network_set_error+0x8>
 8005e92:	300c      	adds	r0, #12
 8005e94:	f000 bc30 	b.w	80066f8 <core_set_error>
 8005e98:	4770      	bx	lr
 8005e9a:	bf00      	nop

08005e9c <ai_platform_inputs_get>:
 8005e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005f8c <ai_platform_inputs_get+0xf0>)
 8005e9e:	6802      	ldr	r2, [r0, #0]
 8005ea0:	4393      	bics	r3, r2
 8005ea2:	d168      	bne.n	8005f76 <ai_platform_inputs_get+0xda>
 8005ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8005eaa:	b085      	sub	sp, #20
 8005eac:	4605      	mov	r5, r0
 8005eae:	460f      	mov	r7, r1
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d053      	beq.n	8005f5c <ai_platform_inputs_get+0xc0>
 8005eb4:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 8005eb8:	f1bb 0f00 	cmp.w	fp, #0
 8005ebc:	d04e      	beq.n	8005f5c <ai_platform_inputs_get+0xc0>
 8005ebe:	f04f 0a00 	mov.w	sl, #0
 8005ec2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ec6:	4656      	mov	r6, sl
 8005ec8:	46d1      	mov	r9, sl
 8005eca:	46da      	mov	sl, fp
 8005ecc:	e016      	b.n	8005efc <ai_platform_inputs_get+0x60>
 8005ece:	9a01      	ldr	r2, [sp, #4]
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	f84b 3002 	str.w	r3, [fp, r2]
 8005ed6:	69aa      	ldr	r2, [r5, #24]
 8005ed8:	f04f 0301 	mov.w	r3, #1
 8005edc:	6855      	ldr	r5, [r2, #4]
 8005ede:	6020      	str	r0, [r4, #0]
 8005ee0:	3601      	adds	r6, #1
 8005ee2:	7523      	strb	r3, [r4, #20]
 8005ee4:	f109 091c 	add.w	r9, r9, #28
 8005ee8:	6960      	ldr	r0, [r4, #20]
 8005eea:	2300      	movs	r3, #0
 8005eec:	f368 201f 	bfi	r0, r8, #8, #24
 8005ef0:	e9c4 c701 	strd	ip, r7, [r4, #4]
 8005ef4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005ef8:	e9c4 0105 	strd	r0, r1, [r4, #20]
 8005efc:	f8ba 3000 	ldrh.w	r3, [sl]
 8005f00:	00f2      	lsls	r2, r6, #3
 8005f02:	42b3      	cmp	r3, r6
 8005f04:	9201      	str	r2, [sp, #4]
 8005f06:	d938      	bls.n	8005f7a <ai_platform_inputs_get+0xde>
 8005f08:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d034      	beq.n	8005f7a <ai_platform_inputs_get+0xde>
 8005f10:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8005f14:	2d00      	cmp	r5, #0
 8005f16:	d030      	beq.n	8005f7a <ai_platform_inputs_get+0xde>
 8005f18:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005f1c:	69a8      	ldr	r0, [r5, #24]
 8005f1e:	68e9      	ldr	r1, [r5, #12]
 8005f20:	6800      	ldr	r0, [r0, #0]
 8005f22:	9100      	str	r1, [sp, #0]
 8005f24:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 8005f28:	68ab      	ldr	r3, [r5, #8]
 8005f2a:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 8005f2e:	444c      	add	r4, r9
 8005f30:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8005f34:	f003 f886 	bl	8009044 <ai_array_to_buffer_fmt>
 8005f38:	69aa      	ldr	r2, [r5, #24]
 8005f3a:	9900      	ldr	r1, [sp, #0]
 8005f3c:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8005f40:	2f00      	cmp	r7, #0
 8005f42:	d0c9      	beq.n	8005ed8 <ai_platform_inputs_get+0x3c>
 8005f44:	2200      	movs	r2, #0
 8005f46:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 8005f4a:	682a      	ldr	r2, [r5, #0]
 8005f4c:	607a      	str	r2, [r7, #4]
 8005f4e:	b112      	cbz	r2, 8005f56 <ai_platform_inputs_get+0xba>
 8005f50:	8852      	ldrh	r2, [r2, #2]
 8005f52:	2a00      	cmp	r2, #0
 8005f54:	d1bb      	bne.n	8005ece <ai_platform_inputs_get+0x32>
 8005f56:	69aa      	ldr	r2, [r5, #24]
 8005f58:	2700      	movs	r7, #0
 8005f5a:	e7bd      	b.n	8005ed8 <ai_platform_inputs_get+0x3c>
 8005f5c:	2600      	movs	r6, #0
 8005f5e:	2218      	movs	r2, #24
 8005f60:	2111      	movs	r1, #17
 8005f62:	f105 000c 	add.w	r0, r5, #12
 8005f66:	f000 fbc7 	bl	80066f8 <core_set_error>
 8005f6a:	4630      	mov	r0, r6
 8005f6c:	b107      	cbz	r7, 8005f70 <ai_platform_inputs_get+0xd4>
 8005f6e:	803e      	strh	r6, [r7, #0]
 8005f70:	b005      	add	sp, #20
 8005f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f76:	2000      	movs	r0, #0
 8005f78:	4770      	bx	lr
 8005f7a:	b2b6      	uxth	r6, r6
 8005f7c:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 8005f80:	2e00      	cmp	r6, #0
 8005f82:	d0eb      	beq.n	8005f5c <ai_platform_inputs_get+0xc0>
 8005f84:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005f88:	6858      	ldr	r0, [r3, #4]
 8005f8a:	e7ef      	b.n	8005f6c <ai_platform_inputs_get+0xd0>
 8005f8c:	a1c00100 	.word	0xa1c00100

08005f90 <ai_platform_outputs_get>:
 8005f90:	4b39      	ldr	r3, [pc, #228]	@ (8006078 <ai_platform_outputs_get+0xe8>)
 8005f92:	6802      	ldr	r2, [r0, #0]
 8005f94:	4393      	bics	r3, r2
 8005f96:	d16d      	bne.n	8006074 <ai_platform_outputs_get+0xe4>
 8005f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	460f      	mov	r7, r1
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d94f      	bls.n	8006048 <ai_platform_outputs_get+0xb8>
 8005fa8:	f04f 0a00 	mov.w	sl, #0
 8005fac:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 8005fb0:	4656      	mov	r6, sl
 8005fb2:	46d1      	mov	r9, sl
 8005fb4:	46da      	mov	sl, fp
 8005fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fba:	e016      	b.n	8005fea <ai_platform_outputs_get+0x5a>
 8005fbc:	9a01      	ldr	r2, [sp, #4]
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	f84b 3002 	str.w	r3, [fp, r2]
 8005fc4:	69aa      	ldr	r2, [r5, #24]
 8005fc6:	f04f 0301 	mov.w	r3, #1
 8005fca:	6855      	ldr	r5, [r2, #4]
 8005fcc:	6020      	str	r0, [r4, #0]
 8005fce:	3601      	adds	r6, #1
 8005fd0:	7523      	strb	r3, [r4, #20]
 8005fd2:	f109 091c 	add.w	r9, r9, #28
 8005fd6:	6960      	ldr	r0, [r4, #20]
 8005fd8:	2300      	movs	r3, #0
 8005fda:	f368 201f 	bfi	r0, r8, #8, #24
 8005fde:	e9c4 c701 	strd	ip, r7, [r4, #4]
 8005fe2:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005fe6:	e9c4 0105 	strd	r0, r1, [r4, #20]
 8005fea:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005fee:	00f2      	lsls	r2, r6, #3
 8005ff0:	42b3      	cmp	r3, r6
 8005ff2:	9201      	str	r2, [sp, #4]
 8005ff4:	d935      	bls.n	8006062 <ai_platform_outputs_get+0xd2>
 8005ff6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d031      	beq.n	8006062 <ai_platform_outputs_get+0xd2>
 8005ffe:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8006002:	b375      	cbz	r5, 8006062 <ai_platform_outputs_get+0xd2>
 8006004:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006008:	69a8      	ldr	r0, [r5, #24]
 800600a:	68e9      	ldr	r1, [r5, #12]
 800600c:	6800      	ldr	r0, [r0, #0]
 800600e:	9100      	str	r1, [sp, #0]
 8006010:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 8006014:	68ab      	ldr	r3, [r5, #8]
 8006016:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 800601a:	444c      	add	r4, r9
 800601c:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8006020:	f003 f810 	bl	8009044 <ai_array_to_buffer_fmt>
 8006024:	69aa      	ldr	r2, [r5, #24]
 8006026:	9900      	ldr	r1, [sp, #0]
 8006028:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800602c:	2f00      	cmp	r7, #0
 800602e:	d0ca      	beq.n	8005fc6 <ai_platform_outputs_get+0x36>
 8006030:	2200      	movs	r2, #0
 8006032:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 8006036:	682a      	ldr	r2, [r5, #0]
 8006038:	607a      	str	r2, [r7, #4]
 800603a:	b112      	cbz	r2, 8006042 <ai_platform_outputs_get+0xb2>
 800603c:	8852      	ldrh	r2, [r2, #2]
 800603e:	2a00      	cmp	r2, #0
 8006040:	d1bc      	bne.n	8005fbc <ai_platform_outputs_get+0x2c>
 8006042:	69aa      	ldr	r2, [r5, #24]
 8006044:	2700      	movs	r7, #0
 8006046:	e7be      	b.n	8005fc6 <ai_platform_outputs_get+0x36>
 8006048:	2600      	movs	r6, #0
 800604a:	2218      	movs	r2, #24
 800604c:	2111      	movs	r1, #17
 800604e:	f105 000c 	add.w	r0, r5, #12
 8006052:	f000 fb51 	bl	80066f8 <core_set_error>
 8006056:	4630      	mov	r0, r6
 8006058:	b107      	cbz	r7, 800605c <ai_platform_outputs_get+0xcc>
 800605a:	803e      	strh	r6, [r7, #0]
 800605c:	b005      	add	sp, #20
 800605e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006062:	b2b6      	uxth	r6, r6
 8006064:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 8006068:	2e00      	cmp	r6, #0
 800606a:	d0ed      	beq.n	8006048 <ai_platform_outputs_get+0xb8>
 800606c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006070:	6858      	ldr	r0, [r3, #4]
 8006072:	e7f1      	b.n	8006058 <ai_platform_outputs_get+0xc8>
 8006074:	2000      	movs	r0, #0
 8006076:	4770      	bx	lr
 8006078:	a1c00100 	.word	0xa1c00100

0800607c <ai_platform_network_create>:
 800607c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006080:	b083      	sub	sp, #12
 8006082:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8006086:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800608a:	b320      	cbz	r0, 80060d6 <ai_platform_network_create+0x5a>
 800608c:	6002      	str	r2, [r0, #0]
 800608e:	4616      	mov	r6, r2
 8006090:	461f      	mov	r7, r3
 8006092:	4604      	mov	r4, r0
 8006094:	f000 fb28 	bl	80066e8 <core_init>
 8006098:	b970      	cbnz	r0, 80060b8 <ai_platform_network_create+0x3c>
 800609a:	2530      	movs	r5, #48	@ 0x30
 800609c:	2300      	movs	r3, #0
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	2410      	movs	r4, #16
 80060a2:	464a      	mov	r2, r9
 80060a4:	4641      	mov	r1, r8
 80060a6:	4638      	mov	r0, r7
 80060a8:	f003 f86e 	bl	8009188 <ai_version_get>
 80060ac:	60b0      	str	r0, [r6, #8]
 80060ae:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80060b2:	b003      	add	sp, #12
 80060b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060b8:	2200      	movs	r2, #0
 80060ba:	4641      	mov	r1, r8
 80060bc:	4638      	mov	r0, r7
 80060be:	f003 f863 	bl	8009188 <ai_version_get>
 80060c2:	4605      	mov	r5, r0
 80060c4:	2200      	movs	r2, #0
 80060c6:	2105      	movs	r1, #5
 80060c8:	2001      	movs	r0, #1
 80060ca:	f003 f85d 	bl	8009188 <ai_version_get>
 80060ce:	4285      	cmp	r5, r0
 80060d0:	d008      	beq.n	80060e4 <ai_platform_network_create+0x68>
 80060d2:	2501      	movs	r5, #1
 80060d4:	e7e2      	b.n	800609c <ai_platform_network_create+0x20>
 80060d6:	2510      	movs	r5, #16
 80060d8:	462c      	mov	r4, r5
 80060da:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80060de:	b003      	add	sp, #12
 80060e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060e4:	4b05      	ldr	r3, [pc, #20]	@ (80060fc <ai_platform_network_create+0x80>)
 80060e6:	a801      	add	r0, sp, #4
 80060e8:	9301      	str	r3, [sp, #4]
 80060ea:	f000 fb11 	bl	8006710 <ai_check_custom_types>
 80060ee:	b110      	cbz	r0, 80060f6 <ai_platform_network_create+0x7a>
 80060f0:	2400      	movs	r4, #0
 80060f2:	4625      	mov	r5, r4
 80060f4:	e7d5      	b.n	80060a2 <ai_platform_network_create+0x26>
 80060f6:	2502      	movs	r5, #2
 80060f8:	e7d0      	b.n	800609c <ai_platform_network_create+0x20>
 80060fa:	bf00      	nop
 80060fc:	84048403 	.word	0x84048403

08006100 <ai_platform_network_init>:
 8006100:	4a4e      	ldr	r2, [pc, #312]	@ (800623c <ai_platform_network_init+0x13c>)
 8006102:	460b      	mov	r3, r1
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	6801      	ldr	r1, [r0, #0]
 800610a:	ea01 0802 	and.w	r8, r1, r2
 800610e:	438a      	bics	r2, r1
 8006110:	d13b      	bne.n	800618a <ai_platform_network_init+0x8a>
 8006112:	4604      	mov	r4, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d05b      	beq.n	80061d0 <ai_platform_network_init+0xd0>
 8006118:	4a49      	ldr	r2, [pc, #292]	@ (8006240 <ai_platform_network_init+0x140>)
 800611a:	6818      	ldr	r0, [r3, #0]
 800611c:	4290      	cmp	r0, r2
 800611e:	d10a      	bne.n	8006136 <ai_platform_network_init+0x36>
 8006120:	4541      	cmp	r1, r8
 8006122:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 8006126:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 800612a:	d042      	beq.n	80061b2 <ai_platform_network_init+0xb2>
 800612c:	2303      	movs	r3, #3
 800612e:	4620      	mov	r0, r4
 8006130:	6123      	str	r3, [r4, #16]
 8006132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006136:	461d      	mov	r5, r3
 8006138:	2101      	movs	r1, #1
 800613a:	4618      	mov	r0, r3
 800613c:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8006140:	f105 061c 	add.w	r6, r5, #28
 8006144:	f7ff fd84 	bl	8005c50 <ai_buffer_get_size>
 8006148:	4607      	mov	r7, r0
 800614a:	2101      	movs	r1, #1
 800614c:	4630      	mov	r0, r6
 800614e:	f8d5 a020 	ldr.w	sl, [r5, #32]
 8006152:	f7ff fd7d 	bl	8005c50 <ai_buffer_get_size>
 8006156:	b1d7      	cbz	r7, 800618e <ai_platform_network_init+0x8e>
 8006158:	b340      	cbz	r0, 80061ac <ai_platform_network_init+0xac>
 800615a:	f1ba 0f00 	cmp.w	sl, #0
 800615e:	d030      	beq.n	80061c2 <ai_platform_network_init+0xc2>
 8006160:	f04f 0e01 	mov.w	lr, #1
 8006164:	f1b9 0f00 	cmp.w	r9, #0
 8006168:	d038      	beq.n	80061dc <ai_platform_network_init+0xdc>
 800616a:	2001      	movs	r0, #1
 800616c:	4b33      	ldr	r3, [pc, #204]	@ (800623c <ai_platform_network_init+0x13c>)
 800616e:	ea4f 470e 	mov.w	r7, lr, lsl #16
 8006172:	6822      	ldr	r2, [r4, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d1d9      	bne.n	800612c <ai_platform_network_init+0x2c>
 8006178:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800617a:	4283      	cmp	r3, r0
 800617c:	d235      	bcs.n	80061ea <ai_platform_network_init+0xea>
 800617e:	2212      	movs	r2, #18
 8006180:	2116      	movs	r1, #22
 8006182:	f104 000c 	add.w	r0, r4, #12
 8006186:	f000 fab7 	bl	80066f8 <core_set_error>
 800618a:	2000      	movs	r0, #0
 800618c:	e7d1      	b.n	8006132 <ai_platform_network_init+0x32>
 800618e:	b138      	cbz	r0, 80061a0 <ai_platform_network_init+0xa0>
 8006190:	f1ba 0f00 	cmp.w	sl, #0
 8006194:	d015      	beq.n	80061c2 <ai_platform_network_init+0xc2>
 8006196:	4638      	mov	r0, r7
 8006198:	f04f 0e01 	mov.w	lr, #1
 800619c:	463d      	mov	r5, r7
 800619e:	e7e5      	b.n	800616c <ai_platform_network_init+0x6c>
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	4543      	cmp	r3, r8
 80061a4:	d1c2      	bne.n	800612c <ai_platform_network_init+0x2c>
 80061a6:	4607      	mov	r7, r0
 80061a8:	6220      	str	r0, [r4, #32]
 80061aa:	e005      	b.n	80061b8 <ai_platform_network_init+0xb8>
 80061ac:	4606      	mov	r6, r0
 80061ae:	4686      	mov	lr, r0
 80061b0:	e7d8      	b.n	8006164 <ai_platform_network_init+0x64>
 80061b2:	e9c4 0308 	strd	r0, r3, [r4, #32]
 80061b6:	62e2      	str	r2, [r4, #44]	@ 0x2c
 80061b8:	4620      	mov	r0, r4
 80061ba:	62a7      	str	r7, [r4, #40]	@ 0x28
 80061bc:	f000 fad0 	bl	8006760 <ai_layers_init_all>
 80061c0:	e7b4      	b.n	800612c <ai_platform_network_init+0x2c>
 80061c2:	2213      	movs	r2, #19
 80061c4:	2110      	movs	r1, #16
 80061c6:	f104 000c 	add.w	r0, r4, #12
 80061ca:	f000 fa95 	bl	80066f8 <core_set_error>
 80061ce:	e7dc      	b.n	800618a <ai_platform_network_init+0x8a>
 80061d0:	2211      	movs	r2, #17
 80061d2:	2110      	movs	r1, #16
 80061d4:	300c      	adds	r0, #12
 80061d6:	f000 fa8f 	bl	80066f8 <core_set_error>
 80061da:	e7d6      	b.n	800618a <ai_platform_network_init+0x8a>
 80061dc:	2212      	movs	r2, #18
 80061de:	2110      	movs	r1, #16
 80061e0:	f104 000c 	add.w	r0, r4, #12
 80061e4:	f000 fa88 	bl	80066f8 <core_set_error>
 80061e8:	e7cf      	b.n	800618a <ai_platform_network_init+0x8a>
 80061ea:	b1e0      	cbz	r0, 8006226 <ai_platform_network_init+0x126>
 80061ec:	46ac      	mov	ip, r5
 80061ee:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80061f0:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 80061f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80061f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80061fa:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80061fe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006202:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006204:	f8c4 8020 	str.w	r8, [r4, #32]
 8006208:	4573      	cmp	r3, lr
 800620a:	d310      	bcc.n	800622e <ai_platform_network_init+0x12e>
 800620c:	f1be 0f00 	cmp.w	lr, #0
 8006210:	d0d2      	beq.n	80061b8 <ai_platform_network_init+0xb8>
 8006212:	46b4      	mov	ip, r6
 8006214:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8006216:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800621a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800621c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8006220:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006224:	e7c8      	b.n	80061b8 <ai_platform_network_init+0xb8>
 8006226:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8006228:	6220      	str	r0, [r4, #32]
 800622a:	4573      	cmp	r3, lr
 800622c:	d2ee      	bcs.n	800620c <ai_platform_network_init+0x10c>
 800622e:	2213      	movs	r2, #19
 8006230:	2116      	movs	r1, #22
 8006232:	f104 000c 	add.w	r0, r4, #12
 8006236:	f000 fa5f 	bl	80066f8 <core_set_error>
 800623a:	e7a6      	b.n	800618a <ai_platform_network_init+0x8a>
 800623c:	a1c00100 	.word	0xa1c00100
 8006240:	a1facade 	.word	0xa1facade

08006244 <ai_platform_network_post_init>:
 8006244:	b538      	push	{r3, r4, r5, lr}
 8006246:	4b14      	ldr	r3, [pc, #80]	@ (8006298 <ai_platform_network_post_init+0x54>)
 8006248:	6802      	ldr	r2, [r0, #0]
 800624a:	ea02 0103 	and.w	r1, r2, r3
 800624e:	4393      	bics	r3, r2
 8006250:	d10c      	bne.n	800626c <ai_platform_network_post_init+0x28>
 8006252:	6903      	ldr	r3, [r0, #16]
 8006254:	4604      	mov	r4, r0
 8006256:	079b      	lsls	r3, r3, #30
 8006258:	d503      	bpl.n	8006262 <ai_platform_network_post_init+0x1e>
 800625a:	428a      	cmp	r2, r1
 800625c:	d008      	beq.n	8006270 <ai_platform_network_post_init+0x2c>
 800625e:	2001      	movs	r0, #1
 8006260:	bd38      	pop	{r3, r4, r5, pc}
 8006262:	2210      	movs	r2, #16
 8006264:	2111      	movs	r1, #17
 8006266:	300c      	adds	r0, #12
 8006268:	f000 fa46 	bl	80066f8 <core_set_error>
 800626c:	2000      	movs	r0, #0
 800626e:	bd38      	pop	{r3, r4, r5, pc}
 8006270:	f000 fa86 	bl	8006780 <ai_layers_post_init_all>
 8006274:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0f1      	beq.n	800625e <ai_platform_network_post_init+0x1a>
 800627a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800627c:	2d00      	cmp	r5, #0
 800627e:	d0ee      	beq.n	800625e <ai_platform_network_post_init+0x1a>
 8006280:	4629      	mov	r1, r5
 8006282:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006284:	2000      	movs	r0, #0
 8006286:	4798      	blx	r3
 8006288:	692b      	ldr	r3, [r5, #16]
 800628a:	42ab      	cmp	r3, r5
 800628c:	461d      	mov	r5, r3
 800628e:	d0e6      	beq.n	800625e <ai_platform_network_post_init+0x1a>
 8006290:	2b00      	cmp	r3, #0
 8006292:	d0e4      	beq.n	800625e <ai_platform_network_post_init+0x1a>
 8006294:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006296:	e7f3      	b.n	8006280 <ai_platform_network_post_init+0x3c>
 8006298:	a1c00100 	.word	0xa1c00100

0800629c <ai_platform_network_process>:
 800629c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a0:	4bba      	ldr	r3, [pc, #744]	@ (800658c <ai_platform_network_process+0x2f0>)
 80062a2:	4691      	mov	r9, r2
 80062a4:	6802      	ldr	r2, [r0, #0]
 80062a6:	b085      	sub	sp, #20
 80062a8:	4393      	bics	r3, r2
 80062aa:	f040 812f 	bne.w	800650c <ai_platform_network_process+0x270>
 80062ae:	6903      	ldr	r3, [r0, #16]
 80062b0:	4604      	mov	r4, r0
 80062b2:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	2a00      	cmp	r2, #0
 80062ba:	f000 811e 	beq.w	80064fa <ai_platform_network_process+0x25e>
 80062be:	2200      	movs	r2, #0
 80062c0:	2b03      	cmp	r3, #3
 80062c2:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 80062c6:	6182      	str	r2, [r0, #24]
 80062c8:	f040 811a 	bne.w	8006500 <ai_platform_network_process+0x264>
 80062cc:	2900      	cmp	r1, #0
 80062ce:	f000 8128 	beq.w	8006522 <ai_platform_network_process+0x286>
 80062d2:	faba f78a 	clz	r7, sl
 80062d6:	097f      	lsrs	r7, r7, #5
 80062d8:	f1ba 0f00 	cmp.w	sl, #0
 80062dc:	f000 8121 	beq.w	8006522 <ai_platform_network_process+0x286>
 80062e0:	f8ba 3000 	ldrh.w	r3, [sl]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	f000 811c 	beq.w	8006522 <ai_platform_network_process+0x286>
 80062ea:	698b      	ldr	r3, [r1, #24]
 80062ec:	460d      	mov	r5, r1
 80062ee:	f8cd 900c 	str.w	r9, [sp, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	e9cd 3001 	strd	r3, r0, [sp, #4]
 80062f8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d072      	beq.n	80063e6 <ai_platform_network_process+0x14a>
 8006300:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 8006304:	2e00      	cmp	r6, #0
 8006306:	d06e      	beq.n	80063e6 <ai_platform_network_process+0x14a>
 8006308:	f8da 3008 	ldr.w	r3, [sl, #8]
 800630c:	ea4f 1907 	mov.w	r9, r7, lsl #4
 8006310:	f8d3 b000 	ldr.w	fp, [r3]
 8006314:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 8006318:	f000 8102 	beq.w	8006520 <ai_platform_network_process+0x284>
 800631c:	69b3      	ldr	r3, [r6, #24]
 800631e:	2101      	movs	r1, #1
 8006320:	4628      	mov	r0, r5
 8006322:	685c      	ldr	r4, [r3, #4]
 8006324:	f7ff fc94 	bl	8005c50 <ai_buffer_get_size>
 8006328:	4284      	cmp	r4, r0
 800632a:	f0c0 8101 	bcc.w	8006530 <ai_platform_network_process+0x294>
 800632e:	68f0      	ldr	r0, [r6, #12]
 8006330:	69a9      	ldr	r1, [r5, #24]
 8006332:	68c2      	ldr	r2, [r0, #12]
 8006334:	68cb      	ldr	r3, [r1, #12]
 8006336:	429a      	cmp	r2, r3
 8006338:	f040 80fa 	bne.w	8006530 <ai_platform_network_process+0x294>
 800633c:	6882      	ldr	r2, [r0, #8]
 800633e:	688b      	ldr	r3, [r1, #8]
 8006340:	429a      	cmp	r2, r3
 8006342:	f040 80f5 	bne.w	8006530 <ai_platform_network_process+0x294>
 8006346:	6842      	ldr	r2, [r0, #4]
 8006348:	684b      	ldr	r3, [r1, #4]
 800634a:	429a      	cmp	r2, r3
 800634c:	f040 80f0 	bne.w	8006530 <ai_platform_network_process+0x294>
 8006350:	69b3      	ldr	r3, [r6, #24]
 8006352:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006356:	f002 ff07 	bl	8009168 <ai_array_get_data_byte_size>
 800635a:	4604      	mov	r4, r0
 800635c:	4630      	mov	r0, r6
 800635e:	f002 ff19 	bl	8009194 <get_tensor_byte_size>
 8006362:	4284      	cmp	r4, r0
 8006364:	f0c0 80e4 	bcc.w	8006530 <ai_platform_network_process+0x294>
 8006368:	69b3      	ldr	r3, [r6, #24]
 800636a:	6818      	ldr	r0, [r3, #0]
 800636c:	f002 fe6a 	bl	8009044 <ai_array_to_buffer_fmt>
 8006370:	682b      	ldr	r3, [r5, #0]
 8006372:	4058      	eors	r0, r3
 8006374:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 8006378:	f040 8192 	bne.w	80066a0 <ai_platform_network_process+0x404>
 800637c:	686b      	ldr	r3, [r5, #4]
 800637e:	2b00      	cmp	r3, #0
 8006380:	f000 80ce 	beq.w	8006520 <ai_platform_network_process+0x284>
 8006384:	69ab      	ldr	r3, [r5, #24]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 8181 	beq.w	8006690 <ai_platform_network_process+0x3f4>
 800638e:	9a01      	ldr	r2, [sp, #4]
 8006390:	4630      	mov	r0, r6
 8006392:	3701      	adds	r7, #1
 8006394:	351c      	adds	r5, #28
 8006396:	429a      	cmp	r2, r3
 8006398:	bf38      	it	cc
 800639a:	461a      	movcc	r2, r3
 800639c:	9201      	str	r2, [sp, #4]
 800639e:	f002 fef9 	bl	8009194 <get_tensor_byte_size>
 80063a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80063a6:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	fb00 f303 	mul.w	r3, r0, r3
 80063b0:	f8c8 300c 	str.w	r3, [r8, #12]
 80063b4:	f855 1c18 	ldr.w	r1, [r5, #-24]
 80063b8:	440b      	add	r3, r1
 80063ba:	f8c8 1004 	str.w	r1, [r8, #4]
 80063be:	f84b 3009 	str.w	r3, [fp, r9]
 80063c2:	69b0      	ldr	r0, [r6, #24]
 80063c4:	6803      	ldr	r3, [r0, #0]
 80063c6:	009a      	lsls	r2, r3, #2
 80063c8:	f100 80a4 	bmi.w	8006514 <ai_platform_network_process+0x278>
 80063cc:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	4419      	add	r1, r3
 80063d4:	6081      	str	r1, [r0, #8]
 80063d6:	69b3      	ldr	r3, [r6, #24]
 80063d8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80063dc:	60da      	str	r2, [r3, #12]
 80063de:	f8ba 3000 	ldrh.w	r3, [sl]
 80063e2:	42bb      	cmp	r3, r7
 80063e4:	d888      	bhi.n	80062f8 <ai_platform_network_process+0x5c>
 80063e6:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 80063ea:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 80063ec:	f1b9 0f00 	cmp.w	r9, #0
 80063f0:	f000 815e 	beq.w	80066b0 <ai_platform_network_process+0x414>
 80063f4:	2a01      	cmp	r2, #1
 80063f6:	f240 80a4 	bls.w	8006542 <ai_platform_network_process+0x2a6>
 80063fa:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 80063fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006402:	2b00      	cmp	r3, #0
 8006404:	f000 809d 	beq.w	8006542 <ai_platform_network_process+0x2a6>
 8006408:	464e      	mov	r6, r9
 800640a:	2700      	movs	r7, #0
 800640c:	9402      	str	r4, [sp, #8]
 800640e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006412:	2b00      	cmp	r3, #0
 8006414:	f000 80a1 	beq.w	800655a <ai_platform_network_process+0x2be>
 8006418:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 800641c:	2d00      	cmp	r5, #0
 800641e:	f000 809c 	beq.w	800655a <ai_platform_network_process+0x2be>
 8006422:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006426:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 800642a:	f8d3 9000 	ldr.w	r9, [r3]
 800642e:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 8006432:	f000 8150 	beq.w	80066d6 <ai_platform_network_process+0x43a>
 8006436:	69ab      	ldr	r3, [r5, #24]
 8006438:	2101      	movs	r1, #1
 800643a:	4630      	mov	r0, r6
 800643c:	685c      	ldr	r4, [r3, #4]
 800643e:	f7ff fc07 	bl	8005c50 <ai_buffer_get_size>
 8006442:	4284      	cmp	r4, r0
 8006444:	d37c      	bcc.n	8006540 <ai_platform_network_process+0x2a4>
 8006446:	68e8      	ldr	r0, [r5, #12]
 8006448:	69b1      	ldr	r1, [r6, #24]
 800644a:	68c2      	ldr	r2, [r0, #12]
 800644c:	68cb      	ldr	r3, [r1, #12]
 800644e:	429a      	cmp	r2, r3
 8006450:	d176      	bne.n	8006540 <ai_platform_network_process+0x2a4>
 8006452:	6882      	ldr	r2, [r0, #8]
 8006454:	688b      	ldr	r3, [r1, #8]
 8006456:	429a      	cmp	r2, r3
 8006458:	d172      	bne.n	8006540 <ai_platform_network_process+0x2a4>
 800645a:	6842      	ldr	r2, [r0, #4]
 800645c:	684b      	ldr	r3, [r1, #4]
 800645e:	429a      	cmp	r2, r3
 8006460:	d16e      	bne.n	8006540 <ai_platform_network_process+0x2a4>
 8006462:	69ab      	ldr	r3, [r5, #24]
 8006464:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006468:	f002 fe7e 	bl	8009168 <ai_array_get_data_byte_size>
 800646c:	9003      	str	r0, [sp, #12]
 800646e:	4628      	mov	r0, r5
 8006470:	f002 fe90 	bl	8009194 <get_tensor_byte_size>
 8006474:	9b03      	ldr	r3, [sp, #12]
 8006476:	4283      	cmp	r3, r0
 8006478:	d362      	bcc.n	8006540 <ai_platform_network_process+0x2a4>
 800647a:	69ab      	ldr	r3, [r5, #24]
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	f002 fde1 	bl	8009044 <ai_array_to_buffer_fmt>
 8006482:	6833      	ldr	r3, [r6, #0]
 8006484:	4043      	eors	r3, r0
 8006486:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800648a:	f040 8114 	bne.w	80066b6 <ai_platform_network_process+0x41a>
 800648e:	6873      	ldr	r3, [r6, #4]
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8120 	beq.w	80066d6 <ai_platform_network_process+0x43a>
 8006496:	69b3      	ldr	r3, [r6, #24]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2b00      	cmp	r3, #0
 800649c:	f000 8113 	beq.w	80066c6 <ai_platform_network_process+0x42a>
 80064a0:	9a01      	ldr	r2, [sp, #4]
 80064a2:	4628      	mov	r0, r5
 80064a4:	3701      	adds	r7, #1
 80064a6:	361c      	adds	r6, #28
 80064a8:	429a      	cmp	r2, r3
 80064aa:	bf38      	it	cc
 80064ac:	461a      	movcc	r2, r3
 80064ae:	9201      	str	r2, [sp, #4]
 80064b0:	f002 fe70 	bl	8009194 <get_tensor_byte_size>
 80064b4:	f8ca 0008 	str.w	r0, [sl, #8]
 80064b8:	4603      	mov	r3, r0
 80064ba:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80064be:	6812      	ldr	r2, [r2, #0]
 80064c0:	fb02 f303 	mul.w	r3, r2, r3
 80064c4:	f8ca 300c 	str.w	r3, [sl, #12]
 80064c8:	f856 1c18 	ldr.w	r1, [r6, #-24]
 80064cc:	440b      	add	r3, r1
 80064ce:	f8ca 1004 	str.w	r1, [sl, #4]
 80064d2:	f849 300b 	str.w	r3, [r9, fp]
 80064d6:	69a8      	ldr	r0, [r5, #24]
 80064d8:	6803      	ldr	r3, [r0, #0]
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	d438      	bmi.n	8006550 <ai_platform_network_process+0x2b4>
 80064de:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80064e2:	1a9b      	subs	r3, r3, r2
 80064e4:	4419      	add	r1, r3
 80064e6:	6081      	str	r1, [r0, #8]
 80064e8:	69ab      	ldr	r3, [r5, #24]
 80064ea:	f8da 2004 	ldr.w	r2, [sl, #4]
 80064ee:	60da      	str	r2, [r3, #12]
 80064f0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80064f4:	429f      	cmp	r7, r3
 80064f6:	d38a      	bcc.n	800640e <ai_platform_network_process+0x172>
 80064f8:	e02f      	b.n	800655a <ai_platform_network_process+0x2be>
 80064fa:	2b03      	cmp	r3, #3
 80064fc:	6182      	str	r2, [r0, #24]
 80064fe:	d010      	beq.n	8006522 <ai_platform_network_process+0x286>
 8006500:	2230      	movs	r2, #48	@ 0x30
 8006502:	2111      	movs	r1, #17
 8006504:	f104 000c 	add.w	r0, r4, #12
 8006508:	f000 f8f6 	bl	80066f8 <core_set_error>
 800650c:	2000      	movs	r0, #0
 800650e:	b005      	add	sp, #20
 8006510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006514:	f8ba 3000 	ldrh.w	r3, [sl]
 8006518:	429f      	cmp	r7, r3
 800651a:	f4ff aeed 	bcc.w	80062f8 <ai_platform_network_process+0x5c>
 800651e:	e762      	b.n	80063e6 <ai_platform_network_process+0x14a>
 8006520:	9c02      	ldr	r4, [sp, #8]
 8006522:	2217      	movs	r2, #23
 8006524:	2112      	movs	r1, #18
 8006526:	f104 000c 	add.w	r0, r4, #12
 800652a:	f000 f8e5 	bl	80066f8 <core_set_error>
 800652e:	e7ed      	b.n	800650c <ai_platform_network_process+0x270>
 8006530:	9c02      	ldr	r4, [sp, #8]
 8006532:	2218      	movs	r2, #24
 8006534:	2112      	movs	r1, #18
 8006536:	f104 000c 	add.w	r0, r4, #12
 800653a:	f000 f8dd 	bl	80066f8 <core_set_error>
 800653e:	e7e5      	b.n	800650c <ai_platform_network_process+0x270>
 8006540:	9c02      	ldr	r4, [sp, #8]
 8006542:	2218      	movs	r2, #24
 8006544:	2113      	movs	r1, #19
 8006546:	f104 000c 	add.w	r0, r4, #12
 800654a:	f000 f8d5 	bl	80066f8 <core_set_error>
 800654e:	e7dd      	b.n	800650c <ai_platform_network_process+0x270>
 8006550:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006554:	429f      	cmp	r7, r3
 8006556:	f4ff af5a 	bcc.w	800640e <ai_platform_network_process+0x172>
 800655a:	9c02      	ldr	r4, [sp, #8]
 800655c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8006560:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 8006562:	8323      	strh	r3, [r4, #24]
 8006564:	2a00      	cmp	r2, #0
 8006566:	f000 808d 	beq.w	8006684 <ai_platform_network_process+0x3e8>
 800656a:	2a01      	cmp	r2, #1
 800656c:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 800656e:	f000 808c 	beq.w	800668a <ai_platform_network_process+0x3ee>
 8006572:	f107 080c 	add.w	r8, r7, #12
 8006576:	8b60      	ldrh	r0, [r4, #26]
 8006578:	4283      	cmp	r3, r0
 800657a:	d9c8      	bls.n	800650e <ai_platform_network_process+0x272>
 800657c:	4646      	mov	r6, r8
 800657e:	46a3      	mov	fp, r4
 8006580:	2f00      	cmp	r7, #0
 8006582:	d031      	beq.n	80065e8 <ai_platform_network_process+0x34c>
 8006584:	f04f 0800 	mov.w	r8, #0
 8006588:	e015      	b.n	80065b6 <ai_platform_network_process+0x31a>
 800658a:	bf00      	nop
 800658c:	a1c00100 	.word	0xa1c00100
 8006590:	68dc      	ldr	r4, [r3, #12]
 8006592:	1b09      	subs	r1, r1, r4
 8006594:	4408      	add	r0, r1
 8006596:	6098      	str	r0, [r3, #8]
 8006598:	6993      	ldr	r3, [r2, #24]
 800659a:	686a      	ldr	r2, [r5, #4]
 800659c:	60da      	str	r2, [r3, #12]
 800659e:	f859 200a 	ldr.w	r2, [r9, sl]
 80065a2:	f108 0801 	add.w	r8, r8, #1
 80065a6:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 80065aa:	440b      	add	r3, r1
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d301      	bcc.n	80065b4 <ai_platform_network_process+0x318>
 80065b0:	68eb      	ldr	r3, [r5, #12]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	606b      	str	r3, [r5, #4]
 80065b6:	883b      	ldrh	r3, [r7, #0]
 80065b8:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80065bc:	4543      	cmp	r3, r8
 80065be:	d913      	bls.n	80065e8 <ai_platform_network_process+0x34c>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	b18b      	cbz	r3, 80065e8 <ai_platform_network_process+0x34c>
 80065c4:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 80065c8:	b172      	cbz	r2, 80065e8 <ai_platform_network_process+0x34c>
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	6993      	ldr	r3, [r2, #24]
 80065ce:	f8d1 9000 	ldr.w	r9, [r1]
 80065d2:	681c      	ldr	r4, [r3, #0]
 80065d4:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 80065d8:	6899      	ldr	r1, [r3, #8]
 80065da:	00a4      	lsls	r4, r4, #2
 80065dc:	6868      	ldr	r0, [r5, #4]
 80065de:	d5d7      	bpl.n	8006590 <ai_platform_network_process+0x2f4>
 80065e0:	68aa      	ldr	r2, [r5, #8]
 80065e2:	f002 fc7d 	bl	8008ee0 <st_int8_copy>
 80065e6:	e7da      	b.n	800659e <ai_platform_network_process+0x302>
 80065e8:	4658      	mov	r0, fp
 80065ea:	f000 f8e1 	bl	80067b0 <ai_layers_forward_all>
 80065ee:	2e00      	cmp	r6, #0
 80065f0:	d03b      	beq.n	800666a <ai_platform_network_process+0x3ce>
 80065f2:	2500      	movs	r5, #0
 80065f4:	e014      	b.n	8006620 <ai_platform_network_process+0x384>
 80065f6:	4411      	add	r1, r2
 80065f8:	f859 300a 	ldr.w	r3, [r9, sl]
 80065fc:	4299      	cmp	r1, r3
 80065fe:	d302      	bcc.n	8006606 <ai_platform_network_process+0x36a>
 8006600:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8006604:	1a59      	subs	r1, r3, r1
 8006606:	f8c8 1004 	str.w	r1, [r8, #4]
 800660a:	6982      	ldr	r2, [r0, #24]
 800660c:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 8006610:	1b1b      	subs	r3, r3, r4
 8006612:	4419      	add	r1, r3
 8006614:	6091      	str	r1, [r2, #8]
 8006616:	6983      	ldr	r3, [r0, #24]
 8006618:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800661c:	60da      	str	r2, [r3, #12]
 800661e:	3501      	adds	r5, #1
 8006620:	8833      	ldrh	r3, [r6, #0]
 8006622:	42ab      	cmp	r3, r5
 8006624:	d921      	bls.n	800666a <ai_platform_network_process+0x3ce>
 8006626:	6873      	ldr	r3, [r6, #4]
 8006628:	b1fb      	cbz	r3, 800666a <ai_platform_network_process+0x3ce>
 800662a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800662e:	b1e0      	cbz	r0, 800666a <ai_platform_network_process+0x3ce>
 8006630:	68b2      	ldr	r2, [r6, #8]
 8006632:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 8006636:	6983      	ldr	r3, [r0, #24]
 8006638:	f8d2 9000 	ldr.w	r9, [r2]
 800663c:	681c      	ldr	r4, [r3, #0]
 800663e:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 8006642:	00a4      	lsls	r4, r4, #2
 8006644:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8006648:	d5d5      	bpl.n	80065f6 <ai_platform_network_process+0x35a>
 800664a:	6898      	ldr	r0, [r3, #8]
 800664c:	f002 fc48 	bl	8008ee0 <st_int8_copy>
 8006650:	f859 200a 	ldr.w	r2, [r9, sl]
 8006654:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8006658:	440b      	add	r3, r1
 800665a:	4293      	cmp	r3, r2
 800665c:	d302      	bcc.n	8006664 <ai_platform_network_process+0x3c8>
 800665e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	f8c8 3004 	str.w	r3, [r8, #4]
 8006668:	e7d9      	b.n	800661e <ai_platform_network_process+0x382>
 800666a:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800666e:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8006672:	3001      	adds	r0, #1
 8006674:	b280      	uxth	r0, r0
 8006676:	4283      	cmp	r3, r0
 8006678:	f8ab 001a 	strh.w	r0, [fp, #26]
 800667c:	d880      	bhi.n	8006580 <ai_platform_network_process+0x2e4>
 800667e:	b005      	add	sp, #20
 8006680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006684:	4617      	mov	r7, r2
 8006686:	4690      	mov	r8, r2
 8006688:	e775      	b.n	8006576 <ai_platform_network_process+0x2da>
 800668a:	f04f 0800 	mov.w	r8, #0
 800668e:	e772      	b.n	8006576 <ai_platform_network_process+0x2da>
 8006690:	9c02      	ldr	r4, [sp, #8]
 8006692:	2221      	movs	r2, #33	@ 0x21
 8006694:	2112      	movs	r1, #18
 8006696:	f104 000c 	add.w	r0, r4, #12
 800669a:	f000 f82d 	bl	80066f8 <core_set_error>
 800669e:	e735      	b.n	800650c <ai_platform_network_process+0x270>
 80066a0:	9c02      	ldr	r4, [sp, #8]
 80066a2:	2219      	movs	r2, #25
 80066a4:	2112      	movs	r1, #18
 80066a6:	f104 000c 	add.w	r0, r4, #12
 80066aa:	f000 f825 	bl	80066f8 <core_set_error>
 80066ae:	e72d      	b.n	800650c <ai_platform_network_process+0x270>
 80066b0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80066b4:	e755      	b.n	8006562 <ai_platform_network_process+0x2c6>
 80066b6:	9c02      	ldr	r4, [sp, #8]
 80066b8:	2219      	movs	r2, #25
 80066ba:	2113      	movs	r1, #19
 80066bc:	f104 000c 	add.w	r0, r4, #12
 80066c0:	f000 f81a 	bl	80066f8 <core_set_error>
 80066c4:	e722      	b.n	800650c <ai_platform_network_process+0x270>
 80066c6:	9c02      	ldr	r4, [sp, #8]
 80066c8:	2221      	movs	r2, #33	@ 0x21
 80066ca:	2113      	movs	r1, #19
 80066cc:	f104 000c 	add.w	r0, r4, #12
 80066d0:	f000 f812 	bl	80066f8 <core_set_error>
 80066d4:	e71a      	b.n	800650c <ai_platform_network_process+0x270>
 80066d6:	9c02      	ldr	r4, [sp, #8]
 80066d8:	2217      	movs	r2, #23
 80066da:	2113      	movs	r1, #19
 80066dc:	f104 000c 	add.w	r0, r4, #12
 80066e0:	f000 f80a 	bl	80066f8 <core_set_error>
 80066e4:	e712      	b.n	800650c <ai_platform_network_process+0x270>
 80066e6:	bf00      	nop

080066e8 <core_init>:
 80066e8:	2001      	movs	r0, #1
 80066ea:	4770      	bx	lr

080066ec <core_get_error>:
 80066ec:	4603      	mov	r3, r0
 80066ee:	2200      	movs	r2, #0
 80066f0:	6800      	ldr	r0, [r0, #0]
 80066f2:	601a      	str	r2, [r3, #0]
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop

080066f8 <core_set_error>:
 80066f8:	4603      	mov	r3, r0
 80066fa:	7800      	ldrb	r0, [r0, #0]
 80066fc:	b108      	cbz	r0, 8006702 <core_set_error+0xa>
 80066fe:	2000      	movs	r0, #0
 8006700:	4770      	bx	lr
 8006702:	7019      	strb	r1, [r3, #0]
 8006704:	2001      	movs	r0, #1
 8006706:	6819      	ldr	r1, [r3, #0]
 8006708:	f362 211f 	bfi	r1, r2, #8, #24
 800670c:	6019      	str	r1, [r3, #0]
 800670e:	4770      	bx	lr

08006710 <ai_check_custom_types>:
 8006710:	b082      	sub	sp, #8
 8006712:	4b12      	ldr	r3, [pc, #72]	@ (800675c <ai_check_custom_types+0x4c>)
 8006714:	9301      	str	r3, [sp, #4]
 8006716:	b118      	cbz	r0, 8006720 <ai_check_custom_types+0x10>
 8006718:	7803      	ldrb	r3, [r0, #0]
 800671a:	2b03      	cmp	r3, #3
 800671c:	d002      	beq.n	8006724 <ai_check_custom_types+0x14>
 800671e:	2000      	movs	r0, #0
 8006720:	b002      	add	sp, #8
 8006722:	4770      	bx	lr
 8006724:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8006728:	4293      	cmp	r3, r2
 800672a:	d004      	beq.n	8006736 <ai_check_custom_types+0x26>
 800672c:	2001      	movs	r0, #1
 800672e:	f080 0001 	eor.w	r0, r0, #1
 8006732:	b002      	add	sp, #8
 8006734:	4770      	bx	lr
 8006736:	7842      	ldrb	r2, [r0, #1]
 8006738:	3001      	adds	r0, #1
 800673a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800673e:	429a      	cmp	r2, r3
 8006740:	d1f4      	bne.n	800672c <ai_check_custom_types+0x1c>
 8006742:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8006746:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800674a:	429a      	cmp	r2, r3
 800674c:	d1ee      	bne.n	800672c <ai_check_custom_types+0x1c>
 800674e:	7842      	ldrb	r2, [r0, #1]
 8006750:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006754:	429a      	cmp	r2, r3
 8006756:	d1e9      	bne.n	800672c <ai_check_custom_types+0x1c>
 8006758:	2000      	movs	r0, #0
 800675a:	e7e8      	b.n	800672e <ai_check_custom_types+0x1e>
 800675c:	84048403 	.word	0x84048403

08006760 <ai_layers_init_all>:
 8006760:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8006762:	4601      	mov	r1, r0
 8006764:	b14b      	cbz	r3, 800677a <ai_layers_init_all+0x1a>
 8006766:	2000      	movs	r0, #0
 8006768:	461a      	mov	r2, r3
 800676a:	60d9      	str	r1, [r3, #12]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	3001      	adds	r0, #1
 8006770:	4293      	cmp	r3, r2
 8006772:	d003      	beq.n	800677c <ai_layers_init_all+0x1c>
 8006774:	2b00      	cmp	r3, #0
 8006776:	d1f7      	bne.n	8006768 <ai_layers_init_all+0x8>
 8006778:	4770      	bx	lr
 800677a:	4618      	mov	r0, r3
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop

08006780 <ai_layers_post_init_all>:
 8006780:	b538      	push	{r3, r4, r5, lr}
 8006782:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006784:	b184      	cbz	r4, 80067a8 <ai_layers_post_init_all+0x28>
 8006786:	2500      	movs	r5, #0
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	07db      	lsls	r3, r3, #31
 800678c:	d504      	bpl.n	8006798 <ai_layers_post_init_all+0x18>
 800678e:	6a23      	ldr	r3, [r4, #32]
 8006790:	4620      	mov	r0, r4
 8006792:	b10b      	cbz	r3, 8006798 <ai_layers_post_init_all+0x18>
 8006794:	3501      	adds	r5, #1
 8006796:	4798      	blx	r3
 8006798:	6923      	ldr	r3, [r4, #16]
 800679a:	42a3      	cmp	r3, r4
 800679c:	461c      	mov	r4, r3
 800679e:	d001      	beq.n	80067a4 <ai_layers_post_init_all+0x24>
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1f1      	bne.n	8006788 <ai_layers_post_init_all+0x8>
 80067a4:	4628      	mov	r0, r5
 80067a6:	bd38      	pop	{r3, r4, r5, pc}
 80067a8:	4625      	mov	r5, r4
 80067aa:	4628      	mov	r0, r5
 80067ac:	bd38      	pop	{r3, r4, r5, pc}
 80067ae:	bf00      	nop

080067b0 <ai_layers_forward_all>:
 80067b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067b4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80067b6:	4604      	mov	r4, r0
 80067b8:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 80067bc:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80067be:	f1b8 0f00 	cmp.w	r8, #0
 80067c2:	d029      	beq.n	8006818 <ai_layers_forward_all+0x68>
 80067c4:	b325      	cbz	r5, 8006810 <ai_layers_forward_all+0x60>
 80067c6:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80067c8:	4629      	mov	r1, r5
 80067ca:	2001      	movs	r0, #1
 80067cc:	47c0      	blx	r8
 80067ce:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80067d0:	b1f6      	cbz	r6, 8006810 <ai_layers_forward_all+0x60>
 80067d2:	2700      	movs	r7, #0
 80067d4:	4631      	mov	r1, r6
 80067d6:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80067d8:	2002      	movs	r0, #2
 80067da:	47c0      	blx	r8
 80067dc:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80067de:	4628      	mov	r0, r5
 80067e0:	696b      	ldr	r3, [r5, #20]
 80067e2:	4798      	blx	r3
 80067e4:	692e      	ldr	r6, [r5, #16]
 80067e6:	2003      	movs	r0, #3
 80067e8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80067ea:	42b5      	cmp	r5, r6
 80067ec:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80067ee:	d007      	beq.n	8006800 <ai_layers_forward_all+0x50>
 80067f0:	47c0      	blx	r8
 80067f2:	3701      	adds	r7, #1
 80067f4:	63e6      	str	r6, [r4, #60]	@ 0x3c
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	d1ec      	bne.n	80067d4 <ai_layers_forward_all+0x24>
 80067fa:	4638      	mov	r0, r7
 80067fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006800:	2003      	movs	r0, #3
 8006802:	3701      	adds	r7, #1
 8006804:	47c0      	blx	r8
 8006806:	2300      	movs	r3, #0
 8006808:	4638      	mov	r0, r7
 800680a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800680c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006810:	2700      	movs	r7, #0
 8006812:	4638      	mov	r0, r7
 8006814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006818:	2d00      	cmp	r5, #0
 800681a:	d0f9      	beq.n	8006810 <ai_layers_forward_all+0x60>
 800681c:	4647      	mov	r7, r8
 800681e:	696b      	ldr	r3, [r5, #20]
 8006820:	4628      	mov	r0, r5
 8006822:	4798      	blx	r3
 8006824:	462b      	mov	r3, r5
 8006826:	692d      	ldr	r5, [r5, #16]
 8006828:	429d      	cmp	r5, r3
 800682a:	d004      	beq.n	8006836 <ai_layers_forward_all+0x86>
 800682c:	3701      	adds	r7, #1
 800682e:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8006830:	2d00      	cmp	r5, #0
 8006832:	d1f4      	bne.n	800681e <ai_layers_forward_all+0x6e>
 8006834:	e7e1      	b.n	80067fa <ai_layers_forward_all+0x4a>
 8006836:	2300      	movs	r3, #0
 8006838:	3701      	adds	r7, #1
 800683a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800683c:	e7dd      	b.n	80067fa <ai_layers_forward_all+0x4a>
 800683e:	bf00      	nop

08006840 <forward_conv2d_if32of32wf32>:
 8006840:	6982      	ldr	r2, [r0, #24]
 8006842:	8813      	ldrh	r3, [r2, #0]
 8006844:	b90b      	cbnz	r3, 800684a <forward_conv2d_if32of32wf32+0xa>
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	deff      	udf	#255	@ 0xff
 800684a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684e:	6857      	ldr	r7, [r2, #4]
 8006850:	b0a3      	sub	sp, #140	@ 0x8c
 8006852:	4686      	mov	lr, r0
 8006854:	687a      	ldr	r2, [r7, #4]
 8006856:	b102      	cbz	r2, 800685a <forward_conv2d_if32of32wf32+0x1a>
 8006858:	6812      	ldr	r2, [r2, #0]
 800685a:	2b01      	cmp	r3, #1
 800685c:	f000 80c0 	beq.w	80069e0 <forward_conv2d_if32of32wf32+0x1a0>
 8006860:	6938      	ldr	r0, [r7, #16]
 8006862:	b100      	cbz	r0, 8006866 <forward_conv2d_if32of32wf32+0x26>
 8006864:	6800      	ldr	r0, [r0, #0]
 8006866:	2b02      	cmp	r3, #2
 8006868:	f000 80b5 	beq.w	80069d6 <forward_conv2d_if32of32wf32+0x196>
 800686c:	69fe      	ldr	r6, [r7, #28]
 800686e:	2e00      	cmp	r6, #0
 8006870:	f000 80b4 	beq.w	80069dc <forward_conv2d_if32of32wf32+0x19c>
 8006874:	8b39      	ldrh	r1, [r7, #24]
 8006876:	6834      	ldr	r4, [r6, #0]
 8006878:	2901      	cmp	r1, #1
 800687a:	f240 80b4 	bls.w	80069e6 <forward_conv2d_if32of32wf32+0x1a6>
 800687e:	6876      	ldr	r6, [r6, #4]
 8006880:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8006884:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8006888:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800688c:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 8006890:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006892:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006896:	6992      	ldr	r2, [r2, #24]
 8006898:	9115      	str	r1, [sp, #84]	@ 0x54
 800689a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800689e:	6892      	ldr	r2, [r2, #8]
 80068a0:	9116      	str	r1, [sp, #88]	@ 0x58
 80068a2:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80068a6:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 80068aa:	9117      	str	r1, [sp, #92]	@ 0x5c
 80068ac:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80068b0:	9220      	str	r2, [sp, #128]	@ 0x80
 80068b2:	9118      	str	r1, [sp, #96]	@ 0x60
 80068b4:	f8d8 1008 	ldr.w	r1, [r8, #8]
 80068b8:	69a2      	ldr	r2, [r4, #24]
 80068ba:	9119      	str	r1, [sp, #100]	@ 0x64
 80068bc:	f8be 102c 	ldrh.w	r1, [lr, #44]	@ 0x2c
 80068c0:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 80068c4:	911a      	str	r1, [sp, #104]	@ 0x68
 80068c6:	f8de 101c 	ldr.w	r1, [lr, #28]
 80068ca:	911f      	str	r1, [sp, #124]	@ 0x7c
 80068cc:	f8bc 1000 	ldrh.w	r1, [ip]
 80068d0:	e9de 540c 	ldrd	r5, r4, [lr, #48]	@ 0x30
 80068d4:	911b      	str	r1, [sp, #108]	@ 0x6c
 80068d6:	f8bc 1004 	ldrh.w	r1, [ip, #4]
 80068da:	911c      	str	r1, [sp, #112]	@ 0x70
 80068dc:	b2a9      	uxth	r1, r5
 80068de:	911d      	str	r1, [sp, #116]	@ 0x74
 80068e0:	b2a1      	uxth	r1, r4
 80068e2:	911e      	str	r1, [sp, #120]	@ 0x78
 80068e4:	6891      	ldr	r1, [r2, #8]
 80068e6:	e9da 9801 	ldrd	r9, r8, [sl, #4]
 80068ea:	b10e      	cbz	r6, 80068f0 <forward_conv2d_if32of32wf32+0xb0>
 80068ec:	69b6      	ldr	r6, [r6, #24]
 80068ee:	68b6      	ldr	r6, [r6, #8]
 80068f0:	6980      	ldr	r0, [r0, #24]
 80068f2:	b2a4      	uxth	r4, r4
 80068f4:	b2ad      	uxth	r5, r5
 80068f6:	2b03      	cmp	r3, #3
 80068f8:	6880      	ldr	r0, [r0, #8]
 80068fa:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 80068fe:	f105 35ff 	add.w	r5, r5, #4294967295	@ 0xffffffff
 8006902:	9014      	str	r0, [sp, #80]	@ 0x50
 8006904:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 8006908:	fb00 8404 	mla	r4, r0, r4, r8
 800690c:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 8006910:	fb00 9505 	mla	r5, r0, r5, r9
 8006914:	d074      	beq.n	8006a00 <forward_conv2d_if32of32wf32+0x1c0>
 8006916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006918:	2b00      	cmp	r3, #0
 800691a:	d03e      	beq.n	800699a <forward_conv2d_if32of32wf32+0x15a>
 800691c:	f8d3 a000 	ldr.w	sl, [r3]
 8006920:	f1ba 0f00 	cmp.w	sl, #0
 8006924:	d003      	beq.n	800692e <forward_conv2d_if32of32wf32+0xee>
 8006926:	f8da 0018 	ldr.w	r0, [sl, #24]
 800692a:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800692e:	6858      	ldr	r0, [r3, #4]
 8006930:	2800      	cmp	r0, #0
 8006932:	d033      	beq.n	800699c <forward_conv2d_if32of32wf32+0x15c>
 8006934:	6983      	ldr	r3, [r0, #24]
 8006936:	f8d2 c000 	ldr.w	ip, [r2]
 800693a:	689f      	ldr	r7, [r3, #8]
 800693c:	f3cc 4343 	ubfx	r3, ip, #17, #4
 8006940:	2b08      	cmp	r3, #8
 8006942:	d052      	beq.n	80069ea <forward_conv2d_if32of32wf32+0x1aa>
 8006944:	2f00      	cmp	r7, #0
 8006946:	bf08      	it	eq
 8006948:	460f      	moveq	r7, r1
 800694a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800694c:	463a      	mov	r2, r7
 800694e:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006950:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006952:	940d      	str	r4, [sp, #52]	@ 0x34
 8006954:	f8cd 901c 	str.w	r9, [sp, #28]
 8006958:	950e      	str	r5, [sp, #56]	@ 0x38
 800695a:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 800695e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006960:	930a      	str	r3, [sp, #40]	@ 0x28
 8006962:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006964:	e9cd 8308 	strd	r8, r3, [sp, #32]
 8006968:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800696a:	9306      	str	r3, [sp, #24]
 800696c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800696e:	9305      	str	r3, [sp, #20]
 8006970:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8006972:	9304      	str	r3, [sp, #16]
 8006974:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006976:	9303      	str	r3, [sp, #12]
 8006978:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800697a:	9302      	str	r3, [sp, #8]
 800697c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800697e:	e9cd a300 	strd	sl, r3, [sp]
 8006982:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006984:	9311      	str	r3, [sp, #68]	@ 0x44
 8006986:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006988:	9310      	str	r3, [sp, #64]	@ 0x40
 800698a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800698c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800698e:	4633      	mov	r3, r6
 8006990:	f000 fb4e 	bl	8007030 <forward_lite_conv2d_if32of32wf32>
 8006994:	b023      	add	sp, #140	@ 0x8c
 8006996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699a:	469a      	mov	sl, r3
 800699c:	6810      	ldr	r0, [r2, #0]
 800699e:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d001      	beq.n	80069aa <forward_conv2d_if32of32wf32+0x16a>
 80069a6:	460f      	mov	r7, r1
 80069a8:	e7cf      	b.n	800694a <forward_conv2d_if32of32wf32+0x10a>
 80069aa:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80069ae:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80069b2:	68d2      	ldr	r2, [r2, #12]
 80069b4:	4103      	asrs	r3, r0
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2a00      	cmp	r2, #0
 80069ba:	d0f4      	beq.n	80069a6 <forward_conv2d_if32of32wf32+0x166>
 80069bc:	2700      	movs	r7, #0
 80069be:	4638      	mov	r0, r7
 80069c0:	6980      	ldr	r0, [r0, #24]
 80069c2:	9121      	str	r1, [sp, #132]	@ 0x84
 80069c4:	6840      	ldr	r0, [r0, #4]
 80069c6:	9001      	str	r0, [sp, #4]
 80069c8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80069ca:	9000      	str	r0, [sp, #0]
 80069cc:	4638      	mov	r0, r7
 80069ce:	f001 fca9 	bl	8008324 <lite_decompress_ilutof32>
 80069d2:	9921      	ldr	r1, [sp, #132]	@ 0x84
 80069d4:	e7b6      	b.n	8006944 <forward_conv2d_if32of32wf32+0x104>
 80069d6:	2300      	movs	r3, #0
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	deff      	udf	#255	@ 0xff
 80069dc:	4634      	mov	r4, r6
 80069de:	e74f      	b.n	8006880 <forward_conv2d_if32of32wf32+0x40>
 80069e0:	2300      	movs	r3, #0
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	deff      	udf	#255	@ 0xff
 80069e6:	2600      	movs	r6, #0
 80069e8:	e74a      	b.n	8006880 <forward_conv2d_if32of32wf32+0x40>
 80069ea:	68d2      	ldr	r2, [r2, #12]
 80069ec:	2a00      	cmp	r2, #0
 80069ee:	d0a9      	beq.n	8006944 <forward_conv2d_if32of32wf32+0x104>
 80069f0:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 80069f4:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 80069f8:	fa43 f30c 	asr.w	r3, r3, ip
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	e7df      	b.n	80069c0 <forward_conv2d_if32of32wf32+0x180>
 8006a00:	2300      	movs	r3, #0
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	deff      	udf	#255	@ 0xff
 8006a06:	bf00      	nop

08006a08 <forward_conv2d_if32of32wf32_nl_pool>:
 8006a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	f8d0 c018 	ldr.w	ip, [r0, #24]
 8006a10:	b0c1      	sub	sp, #260	@ 0x104
 8006a12:	f8bc 7000 	ldrh.w	r7, [ip]
 8006a16:	b90f      	cbnz	r7, 8006a1c <forward_conv2d_if32of32wf32_nl_pool+0x14>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	deff      	udf	#255	@ 0xff
 8006a1c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8006a20:	4604      	mov	r4, r0
 8006a22:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8006a26:	f1ba 0f00 	cmp.w	sl, #0
 8006a2a:	d001      	beq.n	8006a30 <forward_conv2d_if32of32wf32_nl_pool+0x28>
 8006a2c:	f8da a000 	ldr.w	sl, [sl]
 8006a30:	2f01      	cmp	r7, #1
 8006a32:	f000 812d 	beq.w	8006c90 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 8006a36:	f8d3 9010 	ldr.w	r9, [r3, #16]
 8006a3a:	f1b9 0f00 	cmp.w	r9, #0
 8006a3e:	d001      	beq.n	8006a44 <forward_conv2d_if32of32wf32_nl_pool+0x3c>
 8006a40:	f8d9 9000 	ldr.w	r9, [r9]
 8006a44:	2f02      	cmp	r7, #2
 8006a46:	f000 8123 	beq.w	8006c90 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 8006a4a:	69d9      	ldr	r1, [r3, #28]
 8006a4c:	2900      	cmp	r1, #0
 8006a4e:	f000 8142 	beq.w	8006cd6 <forward_conv2d_if32of32wf32_nl_pool+0x2ce>
 8006a52:	8b1b      	ldrh	r3, [r3, #24]
 8006a54:	680a      	ldr	r2, [r1, #0]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	f240 812c 	bls.w	8006cb4 <forward_conv2d_if32of32wf32_nl_pool+0x2ac>
 8006a5c:	684b      	ldr	r3, [r1, #4]
 8006a5e:	933e      	str	r3, [sp, #248]	@ 0xf8
 8006a60:	f8da 000c 	ldr.w	r0, [sl, #12]
 8006a64:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 8006a68:	9021      	str	r0, [sp, #132]	@ 0x84
 8006a6a:	f8d9 000c 	ldr.w	r0, [r9, #12]
 8006a6e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8006a70:	9022      	str	r0, [sp, #136]	@ 0x88
 8006a72:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8006a74:	f8d1 b008 	ldr.w	fp, [r1, #8]
 8006a78:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8006a7c:	f8de 1004 	ldr.w	r1, [lr, #4]
 8006a80:	902e      	str	r0, [sp, #184]	@ 0xb8
 8006a82:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8006a84:	681e      	ldr	r6, [r3, #0]
 8006a86:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8006a8a:	9129      	str	r1, [sp, #164]	@ 0xa4
 8006a8c:	902f      	str	r0, [sp, #188]	@ 0xbc
 8006a8e:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8006a90:	f8de 1008 	ldr.w	r1, [lr, #8]
 8006a94:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8006a98:	9627      	str	r6, [sp, #156]	@ 0x9c
 8006a9a:	9030      	str	r0, [sp, #192]	@ 0xc0
 8006a9c:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8006a9e:	912d      	str	r1, [sp, #180]	@ 0xb4
 8006aa0:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8006aa4:	e9d4 850a 	ldrd	r8, r5, [r4, #40]	@ 0x28
 8006aa8:	9031      	str	r0, [sp, #196]	@ 0xc4
 8006aaa:	9526      	str	r5, [sp, #152]	@ 0x98
 8006aac:	685d      	ldr	r5, [r3, #4]
 8006aae:	9528      	str	r5, [sp, #160]	@ 0xa0
 8006ab0:	e9d4 560c 	ldrd	r5, r6, [r4, #48]	@ 0x30
 8006ab4:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8006ab6:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8006aba:	9022      	str	r0, [sp, #136]	@ 0x88
 8006abc:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8006abe:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8006ac2:	9023      	str	r0, [sp, #140]	@ 0x8c
 8006ac4:	fa1f f088 	uxth.w	r0, r8
 8006ac8:	9032      	str	r0, [sp, #200]	@ 0xc8
 8006aca:	f8bd 0098 	ldrh.w	r0, [sp, #152]	@ 0x98
 8006ace:	9033      	str	r0, [sp, #204]	@ 0xcc
 8006ad0:	f8bd 009c 	ldrh.w	r0, [sp, #156]	@ 0x9c
 8006ad4:	9034      	str	r0, [sp, #208]	@ 0xd0
 8006ad6:	f8bd 00a0 	ldrh.w	r0, [sp, #160]	@ 0xa0
 8006ada:	9035      	str	r0, [sp, #212]	@ 0xd4
 8006adc:	6898      	ldr	r0, [r3, #8]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	902b      	str	r0, [sp, #172]	@ 0xac
 8006ae2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006ae4:	f9b4 301c 	ldrsh.w	r3, [r4, #28]
 8006ae8:	9336      	str	r3, [sp, #216]	@ 0xd8
 8006aea:	b2ab      	uxth	r3, r5
 8006aec:	9337      	str	r3, [sp, #220]	@ 0xdc
 8006aee:	b2b3      	uxth	r3, r6
 8006af0:	9338      	str	r3, [sp, #224]	@ 0xe0
 8006af2:	f9bd 30a4 	ldrsh.w	r3, [sp, #164]	@ 0xa4
 8006af6:	9324      	str	r3, [sp, #144]	@ 0x90
 8006af8:	b20b      	sxth	r3, r1
 8006afa:	9325      	str	r3, [sp, #148]	@ 0x94
 8006afc:	f9b4 3044 	ldrsh.w	r3, [r4, #68]	@ 0x44
 8006b00:	9339      	str	r3, [sp, #228]	@ 0xe4
 8006b02:	f9b4 304c 	ldrsh.w	r3, [r4, #76]	@ 0x4c
 8006b06:	933a      	str	r3, [sp, #232]	@ 0xe8
 8006b08:	f9b4 3050 	ldrsh.w	r3, [r4, #80]	@ 0x50
 8006b0c:	933b      	str	r3, [sp, #236]	@ 0xec
 8006b0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b14:	933c      	str	r3, [sp, #240]	@ 0xf0
 8006b16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006b18:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006b1c:	933d      	str	r3, [sp, #244]	@ 0xf4
 8006b1e:	6a23      	ldr	r3, [r4, #32]
 8006b20:	9321      	str	r3, [sp, #132]	@ 0x84
 8006b22:	f1bb 0f00 	cmp.w	fp, #0
 8006b26:	f000 80b6 	beq.w	8006c96 <forward_conv2d_if32of32wf32_nl_pool+0x28e>
 8006b2a:	f8db 3018 	ldr.w	r3, [fp, #24]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f000 80b7 	beq.w	8006ca2 <forward_conv2d_if32of32wf32_nl_pool+0x29a>
 8006b34:	922a      	str	r2, [sp, #168]	@ 0xa8
 8006b36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	9321      	str	r3, [sp, #132]	@ 0x84
 8006b3e:	f002 faf1 	bl	8009124 <ai_array_get_byte_size>
 8006b42:	f8db 7018 	ldr.w	r7, [fp, #24]
 8006b46:	4683      	mov	fp, r0
 8006b48:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8006b4a:	2f00      	cmp	r7, #0
 8006b4c:	f000 80b9 	beq.w	8006cc2 <forward_conv2d_if32of32wf32_nl_pool+0x2ba>
 8006b50:	923f      	str	r2, [sp, #252]	@ 0xfc
 8006b52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b56:	f002 fae5 	bl	8009124 <ai_array_get_byte_size>
 8006b5a:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8006b5e:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 8006b60:	f8bc 7000 	ldrh.w	r7, [ip]
 8006b64:	902a      	str	r0, [sp, #168]	@ 0xa8
 8006b66:	9b3e      	ldr	r3, [sp, #248]	@ 0xf8
 8006b68:	b2ad      	uxth	r5, r5
 8006b6a:	f8da 0018 	ldr.w	r0, [sl, #24]
 8006b6e:	b2b6      	uxth	r6, r6
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	3d01      	subs	r5, #1
 8006b74:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8006b78:	3e01      	subs	r6, #1
 8006b7a:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8006b7e:	fa1f f888 	uxth.w	r8, r8
 8006b82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b84:	2f03      	cmp	r7, #3
 8006b86:	f8bd e098 	ldrh.w	lr, [sp, #152]	@ 0x98
 8006b8a:	f103 39ff 	add.w	r9, r3, #4294967295	@ 0xffffffff
 8006b8e:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8006b90:	6992      	ldr	r2, [r2, #24]
 8006b92:	fb15 3509 	smlabb	r5, r5, r9, r3
 8006b96:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8006b98:	6880      	ldr	r0, [r0, #8]
 8006b9a:	fa0f f985 	sxth.w	r9, r5
 8006b9e:	f103 35ff 	add.w	r5, r3, #4294967295	@ 0xffffffff
 8006ba2:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8006ba4:	6889      	ldr	r1, [r1, #8]
 8006ba6:	fb16 3605 	smlabb	r6, r6, r5, r3
 8006baa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bac:	6892      	ldr	r2, [r2, #8]
 8006bae:	eba3 0509 	sub.w	r5, r3, r9
 8006bb2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006bb4:	b236      	sxth	r6, r6
 8006bb6:	fa15 f583 	uxtah	r5, r5, r3
 8006bba:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006bbc:	fa15 f583 	uxtah	r5, r5, r3
 8006bc0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006bc2:	fb95 f5f8 	sdiv	r5, r5, r8
 8006bc6:	eba3 0806 	sub.w	r8, r3, r6
 8006bca:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8006bcc:	f105 0501 	add.w	r5, r5, #1
 8006bd0:	fa18 f883 	uxtah	r8, r8, r3
 8006bd4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006bd6:	b22d      	sxth	r5, r5
 8006bd8:	fa18 f883 	uxtah	r8, r8, r3
 8006bdc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8006bde:	fb98 fefe 	sdiv	lr, r8, lr
 8006be2:	9326      	str	r3, [sp, #152]	@ 0x98
 8006be4:	f10e 0e01 	add.w	lr, lr, #1
 8006be8:	f8d4 8024 	ldr.w	r8, [r4, #36]	@ 0x24
 8006bec:	f9b4 4048 	ldrsh.w	r4, [r4, #72]	@ 0x48
 8006bf0:	d94e      	bls.n	8006c90 <forward_conv2d_if32of32wf32_nl_pool+0x288>
 8006bf2:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8006bf6:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8006bfa:	f1bc 0f00 	cmp.w	ip, #0
 8006bfe:	d067      	beq.n	8006cd0 <forward_conv2d_if32of32wf32_nl_pool+0x2c8>
 8006c00:	f8dc 7000 	ldr.w	r7, [ip]
 8006c04:	b10f      	cbz	r7, 8006c0a <forward_conv2d_if32of32wf32_nl_pool+0x202>
 8006c06:	69bf      	ldr	r7, [r7, #24]
 8006c08:	68bf      	ldr	r7, [r7, #8]
 8006c0a:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8006c0c:	9513      	str	r5, [sp, #76]	@ 0x4c
 8006c0e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006c10:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 8006c12:	960e      	str	r6, [sp, #56]	@ 0x38
 8006c14:	931e      	str	r3, [sp, #120]	@ 0x78
 8006c16:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 8006c18:	931d      	str	r3, [sp, #116]	@ 0x74
 8006c1a:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8006c1c:	e9cd 431b 	strd	r4, r3, [sp, #108]	@ 0x6c
 8006c20:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8006c22:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c24:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006c26:	9319      	str	r3, [sp, #100]	@ 0x64
 8006c28:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8006c2a:	e9cd b317 	strd	fp, r3, [sp, #92]	@ 0x5c
 8006c2e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c30:	e9cd 8315 	strd	r8, r3, [sp, #84]	@ 0x54
 8006c34:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8006c36:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c38:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8006c3a:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c3c:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 8006c3e:	e9cd 930f 	strd	r9, r3, [sp, #60]	@ 0x3c
 8006c42:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8006c44:	930d      	str	r3, [sp, #52]	@ 0x34
 8006c46:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8006c48:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c4a:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 8006c4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c4e:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 8006c50:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c52:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8006c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006c58:	9308      	str	r3, [sp, #32]
 8006c5a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8006c5c:	9307      	str	r3, [sp, #28]
 8006c5e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8006c60:	9306      	str	r3, [sp, #24]
 8006c62:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006c64:	9305      	str	r3, [sp, #20]
 8006c66:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c68:	9304      	str	r3, [sp, #16]
 8006c6a:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8006c6c:	9303      	str	r3, [sp, #12]
 8006c6e:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8006c70:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8006c74:	fa0f f38e 	sxth.w	r3, lr
 8006c78:	9314      	str	r3, [sp, #80]	@ 0x50
 8006c7a:	4653      	mov	r3, sl
 8006c7c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8006c80:	69a4      	ldr	r4, [r4, #24]
 8006c82:	68a4      	ldr	r4, [r4, #8]
 8006c84:	9400      	str	r4, [sp, #0]
 8006c86:	f000 fcab 	bl	80075e0 <forward_lite_conv2d_if32of32wf32_pool>
 8006c8a:	b041      	add	sp, #260	@ 0x104
 8006c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c90:	2300      	movs	r3, #0
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	deff      	udf	#255	@ 0xff
 8006c96:	b183      	cbz	r3, 8006cba <forward_conv2d_if32of32wf32_nl_pool+0x2b2>
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	9321      	str	r3, [sp, #132]	@ 0x84
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	932a      	str	r3, [sp, #168]	@ 0xa8
 8006ca0:	e761      	b.n	8006b66 <forward_conv2d_if32of32wf32_nl_pool+0x15e>
 8006ca2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ca4:	b10b      	cbz	r3, 8006caa <forward_conv2d_if32of32wf32_nl_pool+0x2a2>
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	9321      	str	r3, [sp, #132]	@ 0x84
 8006caa:	2301      	movs	r3, #1
 8006cac:	f04f 0b00 	mov.w	fp, #0
 8006cb0:	932a      	str	r3, [sp, #168]	@ 0xa8
 8006cb2:	e758      	b.n	8006b66 <forward_conv2d_if32of32wf32_nl_pool+0x15e>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	933e      	str	r3, [sp, #248]	@ 0xf8
 8006cb8:	e6d2      	b.n	8006a60 <forward_conv2d_if32of32wf32_nl_pool+0x58>
 8006cba:	469b      	mov	fp, r3
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	932a      	str	r3, [sp, #168]	@ 0xa8
 8006cc0:	e751      	b.n	8006b66 <forward_conv2d_if32of32wf32_nl_pool+0x15e>
 8006cc2:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	f8bc 7000 	ldrh.w	r7, [ip]
 8006ccc:	932a      	str	r3, [sp, #168]	@ 0xa8
 8006cce:	e74a      	b.n	8006b66 <forward_conv2d_if32of32wf32_nl_pool+0x15e>
 8006cd0:	f8dc 3018 	ldr.w	r3, [ip, #24]
 8006cd4:	deff      	udf	#255	@ 0xff
 8006cd6:	68cb      	ldr	r3, [r1, #12]
 8006cd8:	deff      	udf	#255	@ 0xff
 8006cda:	bf00      	nop

08006cdc <forward_dense>:
 8006cdc:	6982      	ldr	r2, [r0, #24]
 8006cde:	8813      	ldrh	r3, [r2, #0]
 8006ce0:	b90b      	cbnz	r3, 8006ce6 <forward_dense+0xa>
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	deff      	udf	#255	@ 0xff
 8006ce6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cea:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8006cee:	b08e      	sub	sp, #56	@ 0x38
 8006cf0:	f8da 0004 	ldr.w	r0, [sl, #4]
 8006cf4:	b100      	cbz	r0, 8006cf8 <forward_dense+0x1c>
 8006cf6:	6800      	ldr	r0, [r0, #0]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d061      	beq.n	8006dc0 <forward_dense+0xe4>
 8006cfc:	f8da 2010 	ldr.w	r2, [sl, #16]
 8006d00:	b102      	cbz	r2, 8006d04 <forward_dense+0x28>
 8006d02:	6812      	ldr	r2, [r2, #0]
 8006d04:	2b02      	cmp	r3, #2
 8006d06:	d035      	beq.n	8006d74 <forward_dense+0x98>
 8006d08:	f8da 501c 	ldr.w	r5, [sl, #28]
 8006d0c:	2d00      	cmp	r5, #0
 8006d0e:	d055      	beq.n	8006dbc <forward_dense+0xe0>
 8006d10:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8006d14:	6829      	ldr	r1, [r5, #0]
 8006d16:	2c01      	cmp	r4, #1
 8006d18:	d955      	bls.n	8006dc6 <forward_dense+0xea>
 8006d1a:	686d      	ldr	r5, [r5, #4]
 8006d1c:	698e      	ldr	r6, [r1, #24]
 8006d1e:	2b03      	cmp	r3, #3
 8006d20:	68d1      	ldr	r1, [r2, #12]
 8006d22:	68c4      	ldr	r4, [r0, #12]
 8006d24:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8006d28:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8006d2c:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8006d30:	6831      	ldr	r1, [r6, #0]
 8006d32:	fb07 f804 	mul.w	r8, r7, r4
 8006d36:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8006d3a:	d046      	beq.n	8006dca <forward_dense+0xee>
 8006d3c:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8006d40:	b11c      	cbz	r4, 8006d4a <forward_dense+0x6e>
 8006d42:	6824      	ldr	r4, [r4, #0]
 8006d44:	b10c      	cbz	r4, 8006d4a <forward_dense+0x6e>
 8006d46:	69a3      	ldr	r3, [r4, #24]
 8006d48:	689c      	ldr	r4, [r3, #8]
 8006d4a:	6983      	ldr	r3, [r0, #24]
 8006d4c:	6992      	ldr	r2, [r2, #24]
 8006d4e:	6899      	ldr	r1, [r3, #8]
 8006d50:	6890      	ldr	r0, [r2, #8]
 8006d52:	b10d      	cbz	r5, 8006d58 <forward_dense+0x7c>
 8006d54:	69ab      	ldr	r3, [r5, #24]
 8006d56:	689d      	ldr	r5, [r3, #8]
 8006d58:	4f1d      	ldr	r7, [pc, #116]	@ (8006dd0 <forward_dense+0xf4>)
 8006d5a:	45bc      	cmp	ip, r7
 8006d5c:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8006d60:	d022      	beq.n	8006da8 <forward_dense+0xcc>
 8006d62:	4e1c      	ldr	r6, [pc, #112]	@ (8006dd4 <forward_dense+0xf8>)
 8006d64:	45b4      	cmp	ip, r6
 8006d66:	d015      	beq.n	8006d94 <forward_dense+0xb8>
 8006d68:	4b1b      	ldr	r3, [pc, #108]	@ (8006dd8 <forward_dense+0xfc>)
 8006d6a:	459c      	cmp	ip, r3
 8006d6c:	d005      	beq.n	8006d7a <forward_dense+0x9e>
 8006d6e:	b00e      	add	sp, #56	@ 0x38
 8006d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d74:	2300      	movs	r3, #0
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	deff      	udf	#255	@ 0xff
 8006d7a:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8006d7e:	a807      	add	r0, sp, #28
 8006d80:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d82:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8006d86:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8006d8a:	f001 fb21 	bl	80083d0 <forward_lite_dense_if32of32wf32>
 8006d8e:	b00e      	add	sp, #56	@ 0x38
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8006d98:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8006d9c:	9400      	str	r4, [sp, #0]
 8006d9e:	f001 fc71 	bl	8008684 <forward_lite_dense_if32of32wf32_lut4>
 8006da2:	b00e      	add	sp, #56	@ 0x38
 8006da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006da8:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8006dac:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8006db0:	9400      	str	r4, [sp, #0]
 8006db2:	f001 fdaf 	bl	8008914 <forward_lite_dense_if32of32wf32_lut8>
 8006db6:	b00e      	add	sp, #56	@ 0x38
 8006db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	e7ad      	b.n	8006d1c <forward_dense+0x40>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	deff      	udf	#255	@ 0xff
 8006dc6:	2500      	movs	r5, #0
 8006dc8:	e7a8      	b.n	8006d1c <forward_dense+0x40>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	deff      	udf	#255	@ 0xff
 8006dd0:	00d01040 	.word	0x00d01040
 8006dd4:	00f01040 	.word	0x00f01040
 8006dd8:	00821040 	.word	0x00821040

08006ddc <forward_reduce>:
 8006ddc:	6981      	ldr	r1, [r0, #24]
 8006dde:	880a      	ldrh	r2, [r1, #0]
 8006de0:	b90a      	cbnz	r2, 8006de6 <forward_reduce+0xa>
 8006de2:	6853      	ldr	r3, [r2, #4]
 8006de4:	deff      	udf	#255	@ 0xff
 8006de6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dea:	6849      	ldr	r1, [r1, #4]
 8006dec:	b08b      	sub	sp, #44	@ 0x2c
 8006dee:	4603      	mov	r3, r0
 8006df0:	684e      	ldr	r6, [r1, #4]
 8006df2:	b106      	cbz	r6, 8006df6 <forward_reduce+0x1a>
 8006df4:	6836      	ldr	r6, [r6, #0]
 8006df6:	2a01      	cmp	r2, #1
 8006df8:	f000 8081 	beq.w	8006efe <forward_reduce+0x122>
 8006dfc:	690a      	ldr	r2, [r1, #16]
 8006dfe:	2a00      	cmp	r2, #0
 8006e00:	d07b      	beq.n	8006efa <forward_reduce+0x11e>
 8006e02:	6814      	ldr	r4, [r2, #0]
 8006e04:	2200      	movs	r2, #0
 8006e06:	6971      	ldr	r1, [r6, #20]
 8006e08:	a803      	add	r0, sp, #12
 8006e0a:	e9d3 3807 	ldrd	r3, r8, [r3, #28]
 8006e0e:	684f      	ldr	r7, [r1, #4]
 8006e10:	f104 0108 	add.w	r1, r4, #8
 8006e14:	9301      	str	r3, [sp, #4]
 8006e16:	6963      	ldr	r3, [r4, #20]
 8006e18:	685d      	ldr	r5, [r3, #4]
 8006e1a:	ab05      	add	r3, sp, #20
 8006e1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e1e:	9304      	str	r3, [sp, #16]
 8006e20:	f240 5302 	movw	r3, #1282	@ 0x502
 8006e24:	e9cd 2205 	strd	r2, r2, [sp, #20]
 8006e28:	e9cd 2207 	strd	r2, r2, [sp, #28]
 8006e2c:	9303      	str	r3, [sp, #12]
 8006e2e:	f106 0208 	add.w	r2, r6, #8
 8006e32:	463b      	mov	r3, r7
 8006e34:	f002 f9c4 	bl	80091c0 <core_compute_offsets>
 8006e38:	69b3      	ldr	r3, [r6, #24]
 8006e3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006e3e:	f8d3 b008 	ldr.w	fp, [r3, #8]
 8006e42:	f002 f96f 	bl	8009124 <ai_array_get_byte_size>
 8006e46:	69a2      	ldr	r2, [r4, #24]
 8006e48:	6894      	ldr	r4, [r2, #8]
 8006e4a:	e9d2 0100 	ldrd	r0, r1, [r2]
 8006e4e:	f002 f969 	bl	8009124 <ai_array_get_byte_size>
 8006e52:	eb04 0900 	add.w	r9, r4, r0
 8006e56:	454c      	cmp	r4, r9
 8006e58:	d209      	bcs.n	8006e6e <forward_reduce+0x92>
 8006e5a:	46a2      	mov	sl, r4
 8006e5c:	9b01      	ldr	r3, [sp, #4]
 8006e5e:	4651      	mov	r1, sl
 8006e60:	44aa      	add	sl, r5
 8006e62:	462a      	mov	r2, r5
 8006e64:	6898      	ldr	r0, [r3, #8]
 8006e66:	f002 f83b 	bl	8008ee0 <st_int8_copy>
 8006e6a:	45d1      	cmp	r9, sl
 8006e6c:	d8f6      	bhi.n	8006e5c <forward_reduce+0x80>
 8006e6e:	68f2      	ldr	r2, [r6, #12]
 8006e70:	68d1      	ldr	r1, [r2, #12]
 8006e72:	2900      	cmp	r1, #0
 8006e74:	d03e      	beq.n	8006ef4 <forward_reduce+0x118>
 8006e76:	2300      	movs	r3, #0
 8006e78:	6895      	ldr	r5, [r2, #8]
 8006e7a:	9301      	str	r3, [sp, #4]
 8006e7c:	2d00      	cmp	r5, #0
 8006e7e:	d039      	beq.n	8006ef4 <forward_reduce+0x118>
 8006e80:	68b1      	ldr	r1, [r6, #8]
 8006e82:	f04f 0a00 	mov.w	sl, #0
 8006e86:	f3c1 2117 	ubfx	r1, r1, #8, #24
 8006e8a:	f04f 0900 	mov.w	r9, #0
 8006e8e:	2904      	cmp	r1, #4
 8006e90:	bf8c      	ite	hi
 8006e92:	6910      	ldrhi	r0, [r2, #16]
 8006e94:	2001      	movls	r0, #1
 8006e96:	4581      	cmp	r9, r0
 8006e98:	d21c      	bcs.n	8006ed4 <forward_reduce+0xf8>
 8006e9a:	6850      	ldr	r0, [r2, #4]
 8006e9c:	b180      	cbz	r0, 8006ec0 <forward_reduce+0xe4>
 8006e9e:	2500      	movs	r5, #0
 8006ea0:	465a      	mov	r2, fp
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	3501      	adds	r5, #1
 8006ea8:	47c0      	blx	r8
 8006eaa:	9904      	ldr	r1, [sp, #16]
 8006eac:	68f2      	ldr	r2, [r6, #12]
 8006eae:	44bb      	add	fp, r7
 8006eb0:	6848      	ldr	r0, [r1, #4]
 8006eb2:	6851      	ldr	r1, [r2, #4]
 8006eb4:	4404      	add	r4, r0
 8006eb6:	42a9      	cmp	r1, r5
 8006eb8:	d8f2      	bhi.n	8006ea0 <forward_reduce+0xc4>
 8006eba:	68b1      	ldr	r1, [r6, #8]
 8006ebc:	f3c1 2117 	ubfx	r1, r1, #8, #24
 8006ec0:	9803      	ldr	r0, [sp, #12]
 8006ec2:	f5b0 6fa0 	cmp.w	r0, #1280	@ 0x500
 8006ec6:	d302      	bcc.n	8006ece <forward_reduce+0xf2>
 8006ec8:	9804      	ldr	r0, [sp, #16]
 8006eca:	6900      	ldr	r0, [r0, #16]
 8006ecc:	4404      	add	r4, r0
 8006ece:	f109 0901 	add.w	r9, r9, #1
 8006ed2:	e7dc      	b.n	8006e8e <forward_reduce+0xb2>
 8006ed4:	9b04      	ldr	r3, [sp, #16]
 8006ed6:	f10a 0a01 	add.w	sl, sl, #1
 8006eda:	6895      	ldr	r5, [r2, #8]
 8006edc:	6898      	ldr	r0, [r3, #8]
 8006ede:	4555      	cmp	r5, sl
 8006ee0:	4404      	add	r4, r0
 8006ee2:	d8d2      	bhi.n	8006e8a <forward_reduce+0xae>
 8006ee4:	68d8      	ldr	r0, [r3, #12]
 8006ee6:	9b01      	ldr	r3, [sp, #4]
 8006ee8:	68d1      	ldr	r1, [r2, #12]
 8006eea:	4404      	add	r4, r0
 8006eec:	3301      	adds	r3, #1
 8006eee:	428b      	cmp	r3, r1
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	d3c3      	bcc.n	8006e7c <forward_reduce+0xa0>
 8006ef4:	b00b      	add	sp, #44	@ 0x2c
 8006ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006efa:	6953      	ldr	r3, [r2, #20]
 8006efc:	deff      	udf	#255	@ 0xff
 8006efe:	2300      	movs	r3, #0
 8006f00:	685b      	ldr	r3, [r3, #4]
 8006f02:	deff      	udf	#255	@ 0xff

08006f04 <forward_relu>:
 8006f04:	6982      	ldr	r2, [r0, #24]
 8006f06:	8813      	ldrh	r3, [r2, #0]
 8006f08:	b90b      	cbnz	r3, 8006f0e <forward_relu+0xa>
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	deff      	udf	#255	@ 0xff
 8006f0e:	6851      	ldr	r1, [r2, #4]
 8006f10:	684a      	ldr	r2, [r1, #4]
 8006f12:	b102      	cbz	r2, 8006f16 <forward_relu+0x12>
 8006f14:	6812      	ldr	r2, [r2, #0]
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	f000 8084 	beq.w	8007024 <forward_relu+0x120>
 8006f1c:	b470      	push	{r4, r5, r6}
 8006f1e:	690b      	ldr	r3, [r1, #16]
 8006f20:	b103      	cbz	r3, 8006f24 <forward_relu+0x20>
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699c      	ldr	r4, [r3, #24]
 8006f26:	6991      	ldr	r1, [r2, #24]
 8006f28:	6893      	ldr	r3, [r2, #8]
 8006f2a:	69c6      	ldr	r6, [r0, #28]
 8006f2c:	6889      	ldr	r1, [r1, #8]
 8006f2e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8006f32:	68a0      	ldr	r0, [r4, #8]
 8006f34:	b196      	cbz	r6, 8006f5c <forward_relu+0x58>
 8006f36:	6874      	ldr	r4, [r6, #4]
 8006f38:	2c01      	cmp	r4, #1
 8006f3a:	d036      	beq.n	8006faa <forward_relu+0xa6>
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d068      	beq.n	8007012 <forward_relu+0x10e>
 8006f40:	68d5      	ldr	r5, [r2, #12]
 8006f42:	2201      	movs	r2, #1
 8006f44:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006f48:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8006f4c:	429d      	cmp	r5, r3
 8006f4e:	fb04 f202 	mul.w	r2, r4, r2
 8006f52:	d1f9      	bne.n	8006f48 <forward_relu+0x44>
 8006f54:	68b3      	ldr	r3, [r6, #8]
 8006f56:	bc70      	pop	{r4, r5, r6}
 8006f58:	f000 bf5c 	b.w	8007e14 <forward_lite_nl_relu_generic_if32of32_kernel>
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d05a      	beq.n	8007016 <forward_relu+0x112>
 8006f60:	68d5      	ldr	r5, [r2, #12]
 8006f62:	2201      	movs	r2, #1
 8006f64:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006f68:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8006f6c:	429d      	cmp	r5, r3
 8006f6e:	fb04 f202 	mul.w	r2, r4, r2
 8006f72:	d1f9      	bne.n	8006f68 <forward_relu+0x64>
 8006f74:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8006f78:	4413      	add	r3, r2
 8006f7a:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8006f7e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006f82:	428a      	cmp	r2, r1
 8006f84:	d30f      	bcc.n	8006fa6 <forward_relu+0xa2>
 8006f86:	1a51      	subs	r1, r2, r1
 8006f88:	1d13      	adds	r3, r2, #4
 8006f8a:	3004      	adds	r0, #4
 8006f8c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800702c <forward_relu+0x128>
 8006f90:	f021 0103 	bic.w	r1, r1, #3
 8006f94:	1a52      	subs	r2, r2, r1
 8006f96:	ed73 7a01 	vldmdb	r3!, {s15}
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8006fa0:	ed60 7a01 	vstmdb	r0!, {s15}
 8006fa4:	d1f7      	bne.n	8006f96 <forward_relu+0x92>
 8006fa6:	bc70      	pop	{r4, r5, r6}
 8006fa8:	4770      	bx	lr
 8006faa:	b3b3      	cbz	r3, 800701a <forward_relu+0x116>
 8006fac:	68d5      	ldr	r5, [r2, #12]
 8006fae:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006fb2:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006fb6:	429d      	cmp	r5, r3
 8006fb8:	fb02 f404 	mul.w	r4, r2, r4
 8006fbc:	d1f9      	bne.n	8006fb2 <forward_relu+0xae>
 8006fbe:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8006fc2:	68b2      	ldr	r2, [r6, #8]
 8006fc4:	4423      	add	r3, r4
 8006fc6:	ed92 7a00 	vldr	s14, [r2]
 8006fca:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8006fce:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006fd2:	428a      	cmp	r2, r1
 8006fd4:	d3e7      	bcc.n	8006fa6 <forward_relu+0xa2>
 8006fd6:	1a51      	subs	r1, r2, r1
 8006fd8:	1d13      	adds	r3, r2, #4
 8006fda:	3004      	adds	r0, #4
 8006fdc:	2400      	movs	r4, #0
 8006fde:	f021 0103 	bic.w	r1, r1, #3
 8006fe2:	1a52      	subs	r2, r2, r1
 8006fe4:	ed73 7a01 	vldmdb	r3!, {s15}
 8006fe8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ff0:	d50a      	bpl.n	8007008 <forward_relu+0x104>
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	ed60 7a01 	vstmdb	r0!, {s15}
 8006ff8:	d0d5      	beq.n	8006fa6 <forward_relu+0xa2>
 8006ffa:	ed73 7a01 	vldmdb	r3!, {s15}
 8006ffe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007006:	d4f4      	bmi.n	8006ff2 <forward_relu+0xee>
 8007008:	429a      	cmp	r2, r3
 800700a:	f840 4d04 	str.w	r4, [r0, #-4]!
 800700e:	d1e9      	bne.n	8006fe4 <forward_relu+0xe0>
 8007010:	e7c9      	b.n	8006fa6 <forward_relu+0xa2>
 8007012:	2201      	movs	r2, #1
 8007014:	e79e      	b.n	8006f54 <forward_relu+0x50>
 8007016:	460a      	mov	r2, r1
 8007018:	e7b5      	b.n	8006f86 <forward_relu+0x82>
 800701a:	68b3      	ldr	r3, [r6, #8]
 800701c:	460a      	mov	r2, r1
 800701e:	ed93 7a00 	vldr	s14, [r3]
 8007022:	e7d8      	b.n	8006fd6 <forward_relu+0xd2>
 8007024:	2300      	movs	r3, #0
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	deff      	udf	#255	@ 0xff
 800702a:	bf00      	nop
 800702c:	00000000 	.word	0x00000000

08007030 <forward_lite_conv2d_if32of32wf32>:
 8007030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007034:	ed2d 8b0e 	vpush	{d8-d14}
 8007038:	b0a1      	sub	sp, #132	@ 0x84
 800703a:	4681      	mov	r9, r0
 800703c:	460c      	mov	r4, r1
 800703e:	4690      	mov	r8, r2
 8007040:	f8bd 5104 	ldrh.w	r5, [sp, #260]	@ 0x104
 8007044:	f8bd 610c 	ldrh.w	r6, [sp, #268]	@ 0x10c
 8007048:	9f3e      	ldr	r7, [sp, #248]	@ 0xf8
 800704a:	9018      	str	r0, [sp, #96]	@ 0x60
 800704c:	9211      	str	r2, [sp, #68]	@ 0x44
 800704e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007050:	f8bd 2108 	ldrh.w	r2, [sp, #264]	@ 0x108
 8007054:	983a      	ldr	r0, [sp, #232]	@ 0xe8
 8007056:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 8007058:	f8bd 1110 	ldrh.w	r1, [sp, #272]	@ 0x110
 800705c:	9512      	str	r5, [sp, #72]	@ 0x48
 800705e:	9605      	str	r6, [sp, #20]
 8007060:	2f00      	cmp	r7, #0
 8007062:	f000 817a 	beq.w	800735a <forward_lite_conv2d_if32of32wf32+0x32a>
 8007066:	9f3f      	ldr	r7, [sp, #252]	@ 0xfc
 8007068:	f1c2 0e00 	rsb	lr, r2, #0
 800706c:	4694      	mov	ip, r2
 800706e:	426d      	negs	r5, r5
 8007070:	fb07 f303 	mul.w	r3, r7, r3
 8007074:	9f39      	ldr	r7, [sp, #228]	@ 0xe4
 8007076:	9510      	str	r5, [sp, #64]	@ 0x40
 8007078:	fb07 f303 	mul.w	r3, r7, r3
 800707c:	ed9f 8ac0 	vldr	s16, [pc, #768]	@ 8007380 <forward_lite_conv2d_if32of32wf32+0x350>
 8007080:	9119      	str	r1, [sp, #100]	@ 0x64
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	930d      	str	r3, [sp, #52]	@ 0x34
 8007086:	9b3b      	ldr	r3, [sp, #236]	@ 0xec
 8007088:	fb07 f303 	mul.w	r3, r7, r3
 800708c:	9f3d      	ldr	r7, [sp, #244]	@ 0xf4
 800708e:	fb07 f200 	mul.w	r2, r7, r0
 8007092:	0087      	lsls	r7, r0, #2
 8007094:	9702      	str	r7, [sp, #8]
 8007096:	0097      	lsls	r7, r2, #2
 8007098:	fb01 f203 	mul.w	r2, r1, r3
 800709c:	fb03 f30e 	mul.w	r3, r3, lr
 80070a0:	9714      	str	r7, [sp, #80]	@ 0x50
 80070a2:	0097      	lsls	r7, r2, #2
 80070a4:	eb09 0083 	add.w	r0, r9, r3, lsl #2
 80070a8:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80070aa:	f108 4278 	add.w	r2, r8, #4160749568	@ 0xf8000000
 80070ae:	9716      	str	r7, [sp, #88]	@ 0x58
 80070b0:	fb06 f303 	mul.w	r3, r6, r3
 80070b4:	4677      	mov	r7, lr
 80070b6:	9213      	str	r2, [sp, #76]	@ 0x4c
 80070b8:	4606      	mov	r6, r0
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	2200      	movs	r2, #0
 80070be:	9304      	str	r3, [sp, #16]
 80070c0:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80070c2:	920f      	str	r2, [sp, #60]	@ 0x3c
 80070c4:	009b      	lsls	r3, r3, #2
 80070c6:	fb03 f905 	mul.w	r9, r3, r5
 80070ca:	4665      	mov	r5, ip
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	2f00      	cmp	r7, #0
 80070d0:	f2c0 8281 	blt.w	80075d6 <forward_lite_conv2d_if32of32wf32+0x5a6>
 80070d4:	2300      	movs	r3, #0
 80070d6:	960b      	str	r6, [sp, #44]	@ 0x2c
 80070d8:	9a3c      	ldr	r2, [sp, #240]	@ 0xf0
 80070da:	9945      	ldr	r1, [sp, #276]	@ 0x114
 80070dc:	442a      	add	r2, r5
 80070de:	428a      	cmp	r2, r1
 80070e0:	bf94      	ite	ls
 80070e2:	ebc3 0202 	rsbls	r2, r3, r2
 80070e6:	ebc3 0201 	rsbhi	r2, r3, r1
 80070ea:	4610      	mov	r0, r2
 80070ec:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	f000 8148 	beq.w	8007384 <forward_lite_conv2d_if32of32wf32+0x354>
 80070f4:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80070f6:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 80070fa:	f0c0 8143 	bcc.w	8007384 <forward_lite_conv2d_if32of32wf32+0x354>
 80070fe:	9a02      	ldr	r2, [sp, #8]
 8007100:	18a2      	adds	r2, r4, r2
 8007102:	4294      	cmp	r4, r2
 8007104:	9215      	str	r2, [sp, #84]	@ 0x54
 8007106:	f080 811a 	bcs.w	800733e <forward_lite_conv2d_if32of32wf32+0x30e>
 800710a:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 800710c:	46a2      	mov	sl, r4
 800710e:	4680      	mov	r8, r0
 8007110:	941e      	str	r4, [sp, #120]	@ 0x78
 8007112:	fb02 f303 	mul.w	r3, r2, r3
 8007116:	9309      	str	r3, [sp, #36]	@ 0x24
 8007118:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800711a:	444b      	add	r3, r9
 800711c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800711e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007120:	930e      	str	r3, [sp, #56]	@ 0x38
 8007122:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007124:	e9cd 761a 	strd	r7, r6, [sp, #104]	@ 0x68
 8007128:	930a      	str	r3, [sp, #40]	@ 0x28
 800712a:	e9cd 591c 	strd	r5, r9, [sp, #112]	@ 0x70
 800712e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007130:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 8007132:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007134:	f001 fed4 	bl	8008ee0 <st_int8_copy>
 8007138:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800713a:	2b00      	cmp	r3, #0
 800713c:	f000 811d 	beq.w	800737a <forward_lite_conv2d_if32of32wf32+0x34a>
 8007140:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007142:	ecf3 6a01 	vldmia	r3!, {s13}
 8007146:	930e      	str	r3, [sp, #56]	@ 0x38
 8007148:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800714a:	2b00      	cmp	r3, #0
 800714c:	f000 80e8 	beq.w	8007320 <forward_lite_conv2d_if32of32wf32+0x2f0>
 8007150:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007152:	2000      	movs	r0, #0
 8007154:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007156:	9201      	str	r2, [sp, #4]
 8007158:	4602      	mov	r2, r0
 800715a:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800715c:	4650      	mov	r0, sl
 800715e:	4614      	mov	r4, r2
 8007160:	f8cd a07c 	str.w	sl, [sp, #124]	@ 0x7c
 8007164:	2d00      	cmp	r5, #0
 8007166:	f2c0 80ff 	blt.w	8007368 <forward_lite_conv2d_if32of32wf32+0x338>
 800716a:	9a01      	ldr	r2, [sp, #4]
 800716c:	2600      	movs	r6, #0
 800716e:	9203      	str	r2, [sp, #12]
 8007170:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007172:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 8007174:	9f00      	ldr	r7, [sp, #0]
 8007176:	fb02 1207 	mla	r2, r2, r7, r1
 800717a:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800717c:	18cf      	adds	r7, r1, r3
 800717e:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 8007180:	428f      	cmp	r7, r1
 8007182:	bf94      	ite	ls
 8007184:	ebc6 0607 	rsbls	r6, r6, r7
 8007188:	ebc6 0601 	rsbhi	r6, r6, r1
 800718c:	993b      	ldr	r1, [sp, #236]	@ 0xec
 800718e:	f1b8 0f00 	cmp.w	r8, #0
 8007192:	eba1 0b06 	sub.w	fp, r1, r6
 8007196:	993f      	ldr	r1, [sp, #252]	@ 0xfc
 8007198:	eba1 0a06 	sub.w	sl, r1, r6
 800719c:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 800719e:	fb01 f606 	mul.w	r6, r1, r6
 80071a2:	f340 80e7 	ble.w	8007374 <forward_lite_conv2d_if32of32wf32+0x344>
 80071a6:	9f00      	ldr	r7, [sp, #0]
 80071a8:	eeb0 7a66 	vmov.f32	s14, s13
 80071ac:	f04f 0c00 	mov.w	ip, #0
 80071b0:	9903      	ldr	r1, [sp, #12]
 80071b2:	fb07 fb0b 	mul.w	fp, r7, fp
 80071b6:	fb07 fa0a 	mul.w	sl, r7, sl
 80071ba:	f026 070f 	bic.w	r7, r6, #15
 80071be:	9408      	str	r4, [sp, #32]
 80071c0:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 80071c4:	9303      	str	r3, [sp, #12]
 80071c6:	ea4f 1919 	mov.w	r9, r9, lsr #4
 80071ca:	f109 0901 	add.w	r9, r9, #1
 80071ce:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 80071d2:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80071d6:	e9cd 0506 	strd	r0, r5, [sp, #24]
 80071da:	2f00      	cmp	r7, #0
 80071dc:	f340 80c2 	ble.w	8007364 <forward_lite_conv2d_if32of32wf32+0x334>
 80071e0:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 80071e4:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 80071e8:	2400      	movs	r4, #0
 80071ea:	ed10 6a0f 	vldr	s12, [r0, #-60]	@ 0xffffffc4
 80071ee:	3410      	adds	r4, #16
 80071f0:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 80071f4:	3040      	adds	r0, #64	@ 0x40
 80071f6:	ed53 4a10 	vldr	s9, [r3, #-64]	@ 0xffffffc0
 80071fa:	42bc      	cmp	r4, r7
 80071fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007200:	ed10 5a20 	vldr	s10, [r0, #-128]	@ 0xffffff80
 8007204:	ed53 5a0e 	vldr	s11, [r3, #-56]	@ 0xffffffc8
 8007208:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800720c:	ed10 6a1e 	vldr	s12, [r0, #-120]	@ 0xffffff88
 8007210:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007214:	ed53 da1d 	vldr	s27, [r3, #-116]	@ 0xffffff8c
 8007218:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 800721c:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 8007220:	ed50 ca1c 	vldr	s25, [r0, #-112]	@ 0xffffff90
 8007224:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 8007228:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800722c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007230:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 8007234:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 8007238:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 800723c:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 8007240:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 8007244:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 8007248:	eeed 7a8e 	vfma.f32	s15, s27, s28
 800724c:	ed10 0a17 	vldr	s0, [r0, #-92]	@ 0xffffffa4
 8007250:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 8007254:	ed10 1a16 	vldr	s2, [r0, #-88]	@ 0xffffffa8
 8007258:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 800725c:	ed10 2a15 	vldr	s4, [r0, #-84]	@ 0xffffffac
 8007260:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 8007264:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8007268:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 800726c:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 8007270:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 8007274:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8007278:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800727c:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 8007280:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8007284:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 8007288:	ed53 da11 	vldr	s27, [r3, #-68]	@ 0xffffffbc
 800728c:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 8007290:	eeea 7a29 	vfma.f32	s15, s20, s19
 8007294:	eee9 7a28 	vfma.f32	s15, s18, s17
 8007298:	eee0 7a20 	vfma.f32	s15, s0, s1
 800729c:	eee1 7a21 	vfma.f32	s15, s2, s3
 80072a0:	eee2 7a22 	vfma.f32	s15, s4, s5
 80072a4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80072a8:	eee4 7a24 	vfma.f32	s15, s8, s9
 80072ac:	eee5 7a25 	vfma.f32	s15, s10, s11
 80072b0:	eee6 7a2d 	vfma.f32	s15, s12, s27
 80072b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072b8:	db97      	blt.n	80071ea <forward_lite_conv2d_if32of32wf32+0x1ba>
 80072ba:	4471      	add	r1, lr
 80072bc:	4472      	add	r2, lr
 80072be:	4648      	mov	r0, r9
 80072c0:	4286      	cmp	r6, r0
 80072c2:	dd10      	ble.n	80072e6 <forward_lite_conv2d_if32of32wf32+0x2b6>
 80072c4:	4603      	mov	r3, r0
 80072c6:	460d      	mov	r5, r1
 80072c8:	4614      	mov	r4, r2
 80072ca:	3301      	adds	r3, #1
 80072cc:	ecb4 6a01 	vldmia	r4!, {s12}
 80072d0:	ecf5 7a01 	vldmia	r5!, {s15}
 80072d4:	429e      	cmp	r6, r3
 80072d6:	eea6 7a27 	vfma.f32	s14, s12, s15
 80072da:	d1f6      	bne.n	80072ca <forward_lite_conv2d_if32of32wf32+0x29a>
 80072dc:	1a30      	subs	r0, r6, r0
 80072de:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 80072e2:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 80072e6:	f10c 0c01 	add.w	ip, ip, #1
 80072ea:	4459      	add	r1, fp
 80072ec:	4452      	add	r2, sl
 80072ee:	45e0      	cmp	r8, ip
 80072f0:	f47f af73 	bne.w	80071da <forward_lite_conv2d_if32of32wf32+0x1aa>
 80072f4:	9c08      	ldr	r4, [sp, #32]
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 80072fc:	9a05      	ldr	r2, [sp, #20]
 80072fe:	3401      	adds	r4, #1
 8007300:	9902      	ldr	r1, [sp, #8]
 8007302:	4415      	add	r5, r2
 8007304:	1a9b      	subs	r3, r3, r2
 8007306:	ed80 7a00 	vstr	s14, [r0]
 800730a:	4408      	add	r0, r1
 800730c:	9a01      	ldr	r2, [sp, #4]
 800730e:	9904      	ldr	r1, [sp, #16]
 8007310:	440a      	add	r2, r1
 8007312:	9201      	str	r2, [sp, #4]
 8007314:	9a3d      	ldr	r2, [sp, #244]	@ 0xf4
 8007316:	42a2      	cmp	r2, r4
 8007318:	f47f af24 	bne.w	8007164 <forward_lite_conv2d_if32of32wf32+0x134>
 800731c:	f8dd a07c 	ldr.w	sl, [sp, #124]	@ 0x7c
 8007320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007322:	f10a 0a04 	add.w	sl, sl, #4
 8007326:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007328:	4413      	add	r3, r2
 800732a:	930a      	str	r3, [sp, #40]	@ 0x28
 800732c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800732e:	459a      	cmp	sl, r3
 8007330:	f4ff aefd 	bcc.w	800712e <forward_lite_conv2d_if32of32wf32+0xfe>
 8007334:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 8007336:	e9dd 761a 	ldrd	r7, r6, [sp, #104]	@ 0x68
 800733a:	e9dd 591c 	ldrd	r5, r9, [sp, #112]	@ 0x70
 800733e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007340:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007342:	4414      	add	r4, r2
 8007344:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007346:	3301      	adds	r3, #1
 8007348:	4417      	add	r7, r2
 800734a:	1aad      	subs	r5, r5, r2
 800734c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800734e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007350:	4416      	add	r6, r2
 8007352:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 8007354:	429a      	cmp	r2, r3
 8007356:	f47f aeba 	bne.w	80070ce <forward_lite_conv2d_if32of32wf32+0x9e>
 800735a:	b021      	add	sp, #132	@ 0x84
 800735c:	ecbd 8b0e 	vpop	{d8-d14}
 8007360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007364:	2000      	movs	r0, #0
 8007366:	e7ab      	b.n	80072c0 <forward_lite_conv2d_if32of32wf32+0x290>
 8007368:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800736a:	461e      	mov	r6, r3
 800736c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800736e:	441a      	add	r2, r3
 8007370:	9103      	str	r1, [sp, #12]
 8007372:	e6fe      	b.n	8007172 <forward_lite_conv2d_if32of32wf32+0x142>
 8007374:	eeb0 7a66 	vmov.f32	s14, s13
 8007378:	e7c0      	b.n	80072fc <forward_lite_conv2d_if32of32wf32+0x2cc>
 800737a:	eef0 6a48 	vmov.f32	s13, s16
 800737e:	e6e3      	b.n	8007148 <forward_lite_conv2d_if32of32wf32+0x118>
 8007380:	00000000 	.word	0x00000000
 8007384:	9a02      	ldr	r2, [sp, #8]
 8007386:	eb04 0c02 	add.w	ip, r4, r2
 800738a:	4564      	cmp	r4, ip
 800738c:	d2d7      	bcs.n	800733e <forward_lite_conv2d_if32of32wf32+0x30e>
 800738e:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 8007390:	4683      	mov	fp, r0
 8007392:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007394:	fb02 f303 	mul.w	r3, r2, r3
 8007398:	4622      	mov	r2, r4
 800739a:	9109      	str	r1, [sp, #36]	@ 0x24
 800739c:	930a      	str	r3, [sp, #40]	@ 0x28
 800739e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073a0:	970e      	str	r7, [sp, #56]	@ 0x38
 80073a2:	eb03 0e09 	add.w	lr, r3, r9
 80073a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073a8:	9615      	str	r6, [sp, #84]	@ 0x54
 80073aa:	9517      	str	r5, [sp, #92]	@ 0x5c
 80073ac:	941a      	str	r4, [sp, #104]	@ 0x68
 80073ae:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80073b0:	2900      	cmp	r1, #0
 80073b2:	f000 810d 	beq.w	80075d0 <forward_lite_conv2d_if32of32wf32+0x5a0>
 80073b6:	ecf3 6a01 	vldmia	r3!, {s13}
 80073ba:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 80073bc:	2900      	cmp	r1, #0
 80073be:	f000 80ef 	beq.w	80075a0 <forward_lite_conv2d_if32of32wf32+0x570>
 80073c2:	2100      	movs	r1, #0
 80073c4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80073c6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80073c8:	f8cd e004 	str.w	lr, [sp, #4]
 80073cc:	f8cd e07c 	str.w	lr, [sp, #124]	@ 0x7c
 80073d0:	e9cd 321b 	strd	r3, r2, [sp, #108]	@ 0x6c
 80073d4:	460b      	mov	r3, r1
 80073d6:	4611      	mov	r1, r2
 80073d8:	461d      	mov	r5, r3
 80073da:	e9cd c91d 	strd	ip, r9, [sp, #116]	@ 0x74
 80073de:	2e00      	cmp	r6, #0
 80073e0:	f2c0 80ed 	blt.w	80075be <forward_lite_conv2d_if32of32wf32+0x58e>
 80073e4:	9b01      	ldr	r3, [sp, #4]
 80073e6:	2400      	movs	r4, #0
 80073e8:	9303      	str	r3, [sp, #12]
 80073ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073ee:	9f00      	ldr	r7, [sp, #0]
 80073f0:	fb03 2307 	mla	r3, r3, r7, r2
 80073f4:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 80073f6:	1817      	adds	r7, r2, r0
 80073f8:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 80073fa:	4297      	cmp	r7, r2
 80073fc:	bf94      	ite	ls
 80073fe:	ebc4 0407 	rsbls	r4, r4, r7
 8007402:	ebc4 0402 	rsbhi	r4, r4, r2
 8007406:	9a3b      	ldr	r2, [sp, #236]	@ 0xec
 8007408:	f1bb 0f00 	cmp.w	fp, #0
 800740c:	eba2 0a04 	sub.w	sl, r2, r4
 8007410:	9a3f      	ldr	r2, [sp, #252]	@ 0xfc
 8007412:	eba2 0904 	sub.w	r9, r2, r4
 8007416:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 8007418:	fb02 f404 	mul.w	r4, r2, r4
 800741c:	f340 80d5 	ble.w	80075ca <forward_lite_conv2d_if32of32wf32+0x59a>
 8007420:	f024 0c0f 	bic.w	ip, r4, #15
 8007424:	9f00      	ldr	r7, [sp, #0]
 8007426:	eeb0 7a66 	vmov.f32	s14, s13
 800742a:	9a03      	ldr	r2, [sp, #12]
 800742c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8007430:	fb07 fa0a 	mul.w	sl, r7, sl
 8007434:	fb07 f909 	mul.w	r9, r7, r9
 8007438:	2700      	movs	r7, #0
 800743a:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800743e:	9508      	str	r5, [sp, #32]
 8007440:	9003      	str	r0, [sp, #12]
 8007442:	f108 0801 	add.w	r8, r8, #1
 8007446:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800744a:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800744e:	e9cd 1606 	strd	r1, r6, [sp, #24]
 8007452:	f1bc 0f00 	cmp.w	ip, #0
 8007456:	f340 80b0 	ble.w	80075ba <forward_lite_conv2d_if32of32wf32+0x58a>
 800745a:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 800745e:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8007462:	2500      	movs	r5, #0
 8007464:	ed11 6a0f 	vldr	s12, [r1, #-60]	@ 0xffffffc4
 8007468:	3510      	adds	r5, #16
 800746a:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800746e:	3140      	adds	r1, #64	@ 0x40
 8007470:	ed10 5a10 	vldr	s10, [r0, #-64]	@ 0xffffffc0
 8007474:	4565      	cmp	r5, ip
 8007476:	ee67 7a86 	vmul.f32	s15, s15, s12
 800747a:	ed51 4a20 	vldr	s9, [r1, #-128]	@ 0xffffff80
 800747e:	ed10 6a0e 	vldr	s12, [r0, #-56]	@ 0xffffffc8
 8007482:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 8007486:	ed51 5a1e 	vldr	s11, [r1, #-120]	@ 0xffffff88
 800748a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800748e:	ed51 da1d 	vldr	s27, [r1, #-116]	@ 0xffffff8c
 8007492:	ed10 ea1d 	vldr	s28, [r0, #-116]	@ 0xffffff8c
 8007496:	ed10 da1c 	vldr	s26, [r0, #-112]	@ 0xffffff90
 800749a:	ed51 ca1c 	vldr	s25, [r1, #-112]	@ 0xffffff90
 800749e:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 80074a2:	ed51 ba1b 	vldr	s23, [r1, #-108]	@ 0xffffff94
 80074a6:	eee5 7a86 	vfma.f32	s15, s11, s12
 80074aa:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 80074ae:	ed51 aa1a 	vldr	s21, [r1, #-104]	@ 0xffffff98
 80074b2:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 80074b6:	ed51 9a19 	vldr	s19, [r1, #-100]	@ 0xffffff9c
 80074ba:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 80074be:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 80074c2:	eeed 7a8e 	vfma.f32	s15, s27, s28
 80074c6:	ed50 0a17 	vldr	s1, [r0, #-92]	@ 0xffffffa4
 80074ca:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 80074ce:	ed50 1a16 	vldr	s3, [r0, #-88]	@ 0xffffffa8
 80074d2:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 80074d6:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 80074da:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 80074de:	eeed 7a2c 	vfma.f32	s15, s26, s25
 80074e2:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 80074e6:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 80074ea:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 80074ee:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 80074f2:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 80074f6:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 80074fa:	eeec 7a2b 	vfma.f32	s15, s24, s23
 80074fe:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 8007502:	ed51 da11 	vldr	s27, [r1, #-68]	@ 0xffffffbc
 8007506:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 800750a:	eeea 7a29 	vfma.f32	s15, s20, s19
 800750e:	eee9 7a28 	vfma.f32	s15, s18, s17
 8007512:	eee0 7a20 	vfma.f32	s15, s0, s1
 8007516:	eee1 7a21 	vfma.f32	s15, s2, s3
 800751a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800751e:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007522:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007526:	eee5 7a25 	vfma.f32	s15, s10, s11
 800752a:	eee6 7a2d 	vfma.f32	s15, s12, s27
 800752e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007532:	db97      	blt.n	8007464 <forward_lite_conv2d_if32of32wf32+0x434>
 8007534:	4472      	add	r2, lr
 8007536:	4473      	add	r3, lr
 8007538:	4641      	mov	r1, r8
 800753a:	428c      	cmp	r4, r1
 800753c:	dd10      	ble.n	8007560 <forward_lite_conv2d_if32of32wf32+0x530>
 800753e:	4608      	mov	r0, r1
 8007540:	4616      	mov	r6, r2
 8007542:	461d      	mov	r5, r3
 8007544:	3001      	adds	r0, #1
 8007546:	ecb5 6a01 	vldmia	r5!, {s12}
 800754a:	ecf6 7a01 	vldmia	r6!, {s15}
 800754e:	4284      	cmp	r4, r0
 8007550:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007554:	d1f6      	bne.n	8007544 <forward_lite_conv2d_if32of32wf32+0x514>
 8007556:	1a61      	subs	r1, r4, r1
 8007558:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800755c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007560:	3701      	adds	r7, #1
 8007562:	4452      	add	r2, sl
 8007564:	444b      	add	r3, r9
 8007566:	45bb      	cmp	fp, r7
 8007568:	f47f af73 	bne.w	8007452 <forward_lite_conv2d_if32of32wf32+0x422>
 800756c:	9d08      	ldr	r5, [sp, #32]
 800756e:	9803      	ldr	r0, [sp, #12]
 8007570:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 8007574:	9b05      	ldr	r3, [sp, #20]
 8007576:	3501      	adds	r5, #1
 8007578:	9a02      	ldr	r2, [sp, #8]
 800757a:	441e      	add	r6, r3
 800757c:	1ac0      	subs	r0, r0, r3
 800757e:	ed81 7a00 	vstr	s14, [r1]
 8007582:	4411      	add	r1, r2
 8007584:	9b01      	ldr	r3, [sp, #4]
 8007586:	9a04      	ldr	r2, [sp, #16]
 8007588:	4413      	add	r3, r2
 800758a:	9301      	str	r3, [sp, #4]
 800758c:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 800758e:	42ab      	cmp	r3, r5
 8007590:	f47f af25 	bne.w	80073de <forward_lite_conv2d_if32of32wf32+0x3ae>
 8007594:	f8dd e07c 	ldr.w	lr, [sp, #124]	@ 0x7c
 8007598:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	@ 0x6c
 800759c:	e9dd c91d 	ldrd	ip, r9, [sp, #116]	@ 0x74
 80075a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075a2:	3204      	adds	r2, #4
 80075a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80075a6:	4562      	cmp	r2, ip
 80075a8:	4401      	add	r1, r0
 80075aa:	9109      	str	r1, [sp, #36]	@ 0x24
 80075ac:	f4ff aeff 	bcc.w	80073ae <forward_lite_conv2d_if32of32wf32+0x37e>
 80075b0:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 80075b2:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80075b4:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 80075b6:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 80075b8:	e6c1      	b.n	800733e <forward_lite_conv2d_if32of32wf32+0x30e>
 80075ba:	2100      	movs	r1, #0
 80075bc:	e7bd      	b.n	800753a <forward_lite_conv2d_if32of32wf32+0x50a>
 80075be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075c0:	4604      	mov	r4, r0
 80075c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80075c4:	4403      	add	r3, r0
 80075c6:	9203      	str	r2, [sp, #12]
 80075c8:	e710      	b.n	80073ec <forward_lite_conv2d_if32of32wf32+0x3bc>
 80075ca:	eeb0 7a66 	vmov.f32	s14, s13
 80075ce:	e7d1      	b.n	8007574 <forward_lite_conv2d_if32of32wf32+0x544>
 80075d0:	eef0 6a48 	vmov.f32	s13, s16
 80075d4:	e6f1      	b.n	80073ba <forward_lite_conv2d_if32of32wf32+0x38a>
 80075d6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80075d8:	462b      	mov	r3, r5
 80075da:	920b      	str	r2, [sp, #44]	@ 0x2c
 80075dc:	e57c      	b.n	80070d8 <forward_lite_conv2d_if32of32wf32+0xa8>
 80075de:	bf00      	nop

080075e0 <forward_lite_conv2d_if32of32wf32_pool>:
 80075e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	ed2d 8b0e 	vpush	{d8-d14}
 80075e8:	b0c5      	sub	sp, #276	@ 0x114
 80075ea:	4694      	mov	ip, r2
 80075ec:	4680      	mov	r8, r0
 80075ee:	f9bd 4178 	ldrsh.w	r4, [sp, #376]	@ 0x178
 80075f2:	f9bd 51bc 	ldrsh.w	r5, [sp, #444]	@ 0x1bc
 80075f6:	931f      	str	r3, [sp, #124]	@ 0x7c
 80075f8:	9410      	str	r4, [sp, #64]	@ 0x40
 80075fa:	f9bd 31dc 	ldrsh.w	r3, [sp, #476]	@ 0x1dc
 80075fe:	f8bd 41a0 	ldrh.w	r4, [sp, #416]	@ 0x1a0
 8007602:	912e      	str	r1, [sp, #184]	@ 0xb8
 8007604:	922f      	str	r2, [sp, #188]	@ 0xbc
 8007606:	fb05 f103 	mul.w	r1, r5, r3
 800760a:	f9bd 2190 	ldrsh.w	r2, [sp, #400]	@ 0x190
 800760e:	9327      	str	r3, [sp, #156]	@ 0x9c
 8007610:	9411      	str	r4, [sp, #68]	@ 0x44
 8007612:	f9bd 3184 	ldrsh.w	r3, [sp, #388]	@ 0x184
 8007616:	f8bd 41a4 	ldrh.w	r4, [sp, #420]	@ 0x1a4
 800761a:	f9bd 718c 	ldrsh.w	r7, [sp, #396]	@ 0x18c
 800761e:	f9bd 6180 	ldrsh.w	r6, [sp, #384]	@ 0x180
 8007622:	9339      	str	r3, [sp, #228]	@ 0xe4
 8007624:	2f00      	cmp	r7, #0
 8007626:	f9bd 3188 	ldrsh.w	r3, [sp, #392]	@ 0x188
 800762a:	920a      	str	r2, [sp, #40]	@ 0x28
 800762c:	9426      	str	r4, [sp, #152]	@ 0x98
 800762e:	f8bd 2198 	ldrh.w	r2, [sp, #408]	@ 0x198
 8007632:	f9bd 41a8 	ldrsh.w	r4, [sp, #424]	@ 0x1a8
 8007636:	f9bd e17c 	ldrsh.w	lr, [sp, #380]	@ 0x17c
 800763a:	9038      	str	r0, [sp, #224]	@ 0xe0
 800763c:	9330      	str	r3, [sp, #192]	@ 0xc0
 800763e:	f8bd 019c 	ldrh.w	r0, [sp, #412]	@ 0x19c
 8007642:	fb0e f101 	mul.w	r1, lr, r1
 8007646:	9225      	str	r2, [sp, #148]	@ 0x94
 8007648:	f9bd 3194 	ldrsh.w	r3, [sp, #404]	@ 0x194
 800764c:	950d      	str	r5, [sp, #52]	@ 0x34
 800764e:	9731      	str	r7, [sp, #196]	@ 0xc4
 8007650:	960f      	str	r6, [sp, #60]	@ 0x3c
 8007652:	943a      	str	r4, [sp, #232]	@ 0xe8
 8007654:	f9bd 41d8 	ldrsh.w	r4, [sp, #472]	@ 0x1d8
 8007658:	f9bd 21c0 	ldrsh.w	r2, [sp, #448]	@ 0x1c0
 800765c:	943b      	str	r4, [sp, #236]	@ 0xec
 800765e:	f9bd 41e0 	ldrsh.w	r4, [sp, #480]	@ 0x1e0
 8007662:	f8dd 91c8 	ldr.w	r9, [sp, #456]	@ 0x1c8
 8007666:	943c      	str	r4, [sp, #240]	@ 0xf0
 8007668:	f9bd 41e4 	ldrsh.w	r4, [sp, #484]	@ 0x1e4
 800766c:	9420      	str	r4, [sp, #128]	@ 0x80
 800766e:	f9bd 41e8 	ldrsh.w	r4, [sp, #488]	@ 0x1e8
 8007672:	943d      	str	r4, [sp, #244]	@ 0xf4
 8007674:	f9bd 41ec 	ldrsh.w	r4, [sp, #492]	@ 0x1ec
 8007678:	940c      	str	r4, [sp, #48]	@ 0x30
 800767a:	f1c0 0400 	rsb	r4, r0, #0
 800767e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007680:	f340 8270 	ble.w	8007b64 <forward_lite_conv2d_if32of32wf32_pool+0x584>
 8007684:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007686:	2a00      	cmp	r2, #0
 8007688:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800768a:	fb07 f303 	mul.w	r3, r7, r3
 800768e:	ed9f 8a72 	vldr	s16, [pc, #456]	@ 8007858 <forward_lite_conv2d_if32of32wf32_pool+0x278>
 8007692:	901c      	str	r0, [sp, #112]	@ 0x70
 8007694:	fb04 f303 	mul.w	r3, r4, r3
 8007698:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800769a:	ea4f 0783 	mov.w	r7, r3, lsl #2
 800769e:	fb0e f300 	mul.w	r3, lr, r0
 80076a2:	fb05 f303 	mul.w	r3, r5, r3
 80076a6:	9721      	str	r7, [sp, #132]	@ 0x84
 80076a8:	ea4f 0784 	mov.w	r7, r4, lsl #2
 80076ac:	ea4f 0083 	mov.w	r0, r3, lsl #2
 80076b0:	fb0e f505 	mul.w	r5, lr, r5
 80076b4:	9712      	str	r7, [sp, #72]	@ 0x48
 80076b6:	9035      	str	r0, [sp, #212]	@ 0xd4
 80076b8:	9826      	ldr	r0, [sp, #152]	@ 0x98
 80076ba:	9534      	str	r5, [sp, #208]	@ 0xd0
 80076bc:	f10c 4578 	add.w	r5, ip, #4160749568	@ 0xf8000000
 80076c0:	fb00 f306 	mul.w	r3, r0, r6
 80076c4:	9532      	str	r5, [sp, #200]	@ 0xc8
 80076c6:	ea4f 058e 	mov.w	r5, lr, lsl #2
 80076ca:	fb04 f303 	mul.w	r3, r4, r3
 80076ce:	950e      	str	r5, [sp, #56]	@ 0x38
 80076d0:	ea4f 0083 	mov.w	r0, r3, lsl #2
 80076d4:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 80076d6:	902c      	str	r0, [sp, #176]	@ 0xb0
 80076d8:	ea4f 0081 	mov.w	r0, r1, lsl #2
 80076dc:	fb0e f303 	mul.w	r3, lr, r3
 80076e0:	902a      	str	r0, [sp, #168]	@ 0xa8
 80076e2:	985c      	ldr	r0, [sp, #368]	@ 0x170
 80076e4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80076e8:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 80076ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 80076ec:	ea4f 0183 	mov.w	r1, r3, lsl #2
 80076f0:	fb06 f307 	mul.w	r3, r6, r7
 80076f4:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 80076f8:	9133      	str	r1, [sp, #204]	@ 0xcc
 80076fa:	4639      	mov	r1, r7
 80076fc:	fb00 8603 	mla	r6, r0, r3, r8
 8007700:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8007702:	982a      	ldr	r0, [sp, #168]	@ 0xa8
 8007704:	961d      	str	r6, [sp, #116]	@ 0x74
 8007706:	f1c3 0600 	rsb	r6, r3, #0
 800770a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800770c:	f1c0 0000 	rsb	r0, r0, #0
 8007710:	9629      	str	r6, [sp, #164]	@ 0xa4
 8007712:	fb03 f304 	mul.w	r3, r3, r4
 8007716:	f04f 0400 	mov.w	r4, #0
 800771a:	9023      	str	r0, [sp, #140]	@ 0x8c
 800771c:	ea4f 0783 	mov.w	r7, r3, lsl #2
 8007720:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007722:	fb06 f001 	mul.w	r0, r6, r1
 8007726:	9e5c      	ldr	r6, [sp, #368]	@ 0x170
 8007728:	932b      	str	r3, [sp, #172]	@ 0xac
 800772a:	4698      	mov	r8, r3
 800772c:	f102 33ff 	add.w	r3, r2, #4294967295	@ 0xffffffff
 8007730:	9713      	str	r7, [sp, #76]	@ 0x4c
 8007732:	9424      	str	r4, [sp, #144]	@ 0x90
 8007734:	464f      	mov	r7, r9
 8007736:	b21b      	sxth	r3, r3
 8007738:	941e      	str	r4, [sp, #120]	@ 0x78
 800773a:	902d      	str	r0, [sp, #180]	@ 0xb4
 800773c:	4634      	mov	r4, r6
 800773e:	9322      	str	r3, [sp, #136]	@ 0x88
 8007740:	4676      	mov	r6, lr
 8007742:	f300 808b 	bgt.w	800785c <forward_lite_conv2d_if32of32wf32_pool+0x27c>
 8007746:	2b00      	cmp	r3, #0
 8007748:	f280 822b 	bge.w	8007ba2 <forward_lite_conv2d_if32of32wf32_pool+0x5c2>
 800774c:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800774e:	9a5c      	ldr	r2, [sp, #368]	@ 0x170
 8007750:	fb03 f308 	mul.w	r3, r3, r8
 8007754:	eba4 0383 	sub.w	r3, r4, r3, lsl #2
 8007758:	429a      	cmp	r2, r3
 800775a:	d901      	bls.n	8007760 <forward_lite_conv2d_if32of32wf32_pool+0x180>
 800775c:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800775e:	4413      	add	r3, r2
 8007760:	9a5c      	ldr	r2, [sp, #368]	@ 0x170
 8007762:	429a      	cmp	r2, r3
 8007764:	d213      	bcs.n	800778e <forward_lite_conv2d_if32of32wf32_pool+0x1ae>
 8007766:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007768:	4542      	cmp	r2, r8
 800776a:	d010      	beq.n	800778e <forward_lite_conv2d_if32of32wf32_pool+0x1ae>
 800776c:	459b      	cmp	fp, r3
 800776e:	d90e      	bls.n	800778e <forward_lite_conv2d_if32of32wf32_pool+0x1ae>
 8007770:	4621      	mov	r1, r4
 8007772:	461a      	mov	r2, r3
 8007774:	f852 0b04 	ldr.w	r0, [r2], #4
 8007778:	4593      	cmp	fp, r2
 800777a:	f841 0b04 	str.w	r0, [r1], #4
 800777e:	d8f9      	bhi.n	8007774 <forward_lite_conv2d_if32of32wf32_pool+0x194>
 8007780:	f10b 32ff 	add.w	r2, fp, #4294967295	@ 0xffffffff
 8007784:	1ad3      	subs	r3, r2, r3
 8007786:	f023 0303 	bic.w	r3, r3, #3
 800778a:	3304      	adds	r3, #4
 800778c:	441c      	add	r4, r3
 800778e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007790:	fa1f f388 	uxth.w	r3, r8
 8007794:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 8007796:	440a      	add	r2, r1
 8007798:	9935      	ldr	r1, [sp, #212]	@ 0xd4
 800779a:	1ad2      	subs	r2, r2, r3
 800779c:	440c      	add	r4, r1
 800779e:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80077a0:	b212      	sxth	r2, r2
 80077a2:	45a3      	cmp	fp, r4
 80077a4:	440b      	add	r3, r1
 80077a6:	9224      	str	r2, [sp, #144]	@ 0x90
 80077a8:	fa0f f883 	sxth.w	r8, r3
 80077ac:	d803      	bhi.n	80077b6 <forward_lite_conv2d_if32of32wf32_pool+0x1d6>
 80077ae:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077b0:	441c      	add	r4, r3
 80077b2:	45a3      	cmp	fp, r4
 80077b4:	d9fc      	bls.n	80077b0 <forward_lite_conv2d_if32of32wf32_pool+0x1d0>
 80077b6:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80077b8:	4542      	cmp	r2, r8
 80077ba:	f300 81c3 	bgt.w	8007b44 <forward_lite_conv2d_if32of32wf32_pool+0x564>
 80077be:	9d26      	ldr	r5, [sp, #152]	@ 0x98
 80077c0:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 80077c2:	992e      	ldr	r1, [sp, #184]	@ 0xb8
 80077c4:	4428      	add	r0, r5
 80077c6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80077c8:	9108      	str	r1, [sp, #32]
 80077ca:	901b      	str	r0, [sp, #108]	@ 0x6c
 80077cc:	3301      	adds	r3, #1
 80077ce:	9833      	ldr	r0, [sp, #204]	@ 0xcc
 80077d0:	b21b      	sxth	r3, r3
 80077d2:	f8dd a0ac 	ldr.w	sl, [sp, #172]	@ 0xac
 80077d6:	4401      	add	r1, r0
 80077d8:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 80077da:	931e      	str	r3, [sp, #120]	@ 0x78
 80077dc:	b293      	uxth	r3, r2
 80077de:	912e      	str	r1, [sp, #184]	@ 0xb8
 80077e0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80077e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80077e4:	1b49      	subs	r1, r1, r5
 80077e6:	9301      	str	r3, [sp, #4]
 80077e8:	1a9b      	subs	r3, r3, r2
 80077ea:	9d75      	ldr	r5, [sp, #468]	@ 0x1d4
 80077ec:	911c      	str	r1, [sp, #112]	@ 0x70
 80077ee:	991d      	ldr	r1, [sp, #116]	@ 0x74
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	f8bd 3080 	ldrh.w	r3, [sp, #128]	@ 0x80
 80077f6:	4401      	add	r1, r0
 80077f8:	985c      	ldr	r0, [sp, #368]	@ 0x170
 80077fa:	9305      	str	r3, [sp, #20]
 80077fc:	911d      	str	r1, [sp, #116]	@ 0x74
 80077fe:	eba8 0103 	sub.w	r1, r8, r3
 8007802:	fa1f f38a 	uxth.w	r3, sl
 8007806:	fa0f f881 	sxth.w	r8, r1
 800780a:	f8bd 1034 	ldrh.w	r1, [sp, #52]	@ 0x34
 800780e:	9303      	str	r3, [sp, #12]
 8007810:	2301      	movs	r3, #1
 8007812:	9307      	str	r3, [sp, #28]
 8007814:	f8bd 30c0 	ldrh.w	r3, [sp, #192]	@ 0xc0
 8007818:	9306      	str	r3, [sp, #24]
 800781a:	f8bd 30f0 	ldrh.w	r3, [sp, #240]	@ 0xf0
 800781e:	9304      	str	r3, [sp, #16]
 8007820:	f8bd 30f4 	ldrh.w	r3, [sp, #244]	@ 0xf4
 8007824:	9302      	str	r3, [sp, #8]
 8007826:	f8bd 30ec 	ldrh.w	r3, [sp, #236]	@ 0xec
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	b2b3      	uxth	r3, r6
 800782e:	47a8      	blx	r5
 8007830:	4652      	mov	r2, sl
 8007832:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007834:	1a53      	subs	r3, r2, r1
 8007836:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800783a:	b21a      	sxth	r2, r3
 800783c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800783e:	922b      	str	r2, [sp, #172]	@ 0xac
 8007840:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8007842:	429a      	cmp	r2, r3
 8007844:	f340 818e 	ble.w	8007b64 <forward_lite_conv2d_if32of32wf32_pool+0x584>
 8007848:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800784a:	1e53      	subs	r3, r2, #1
 800784c:	2a00      	cmp	r2, #0
 800784e:	b21b      	sxth	r3, r3
 8007850:	9322      	str	r3, [sp, #136]	@ 0x88
 8007852:	f77f af78 	ble.w	8007746 <forward_lite_conv2d_if32of32wf32_pool+0x166>
 8007856:	e001      	b.n	800785c <forward_lite_conv2d_if32of32wf32_pool+0x27c>
 8007858:	00000000 	.word	0x00000000
 800785c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800785e:	2b00      	cmp	r3, #0
 8007860:	f2c0 82d3 	blt.w	8007e0a <forward_lite_conv2d_if32of32wf32_pool+0x82a>
 8007864:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007866:	931a      	str	r3, [sp, #104]	@ 0x68
 8007868:	2300      	movs	r3, #0
 800786a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800786c:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 800786e:	440a      	add	r2, r1
 8007870:	993a      	ldr	r1, [sp, #232]	@ 0xe8
 8007872:	428a      	cmp	r2, r1
 8007874:	bfd4      	ite	le
 8007876:	ebc3 0202 	rsble	r2, r3, r2
 800787a:	ebc3 0201 	rsbgt	r2, r3, r1
 800787e:	4615      	mov	r5, r2
 8007880:	9a5d      	ldr	r2, [sp, #372]	@ 0x174
 8007882:	2a00      	cmp	r2, #0
 8007884:	f000 8191 	beq.w	8007baa <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 8007888:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800788a:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800788e:	f0c0 818c 	bcc.w	8007baa <forward_lite_conv2d_if32of32wf32_pool+0x5ca>
 8007892:	2e00      	cmp	r6, #0
 8007894:	f340 8127 	ble.w	8007ae6 <forward_lite_conv2d_if32of32wf32_pool+0x506>
 8007898:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800789a:	46a2      	mov	sl, r4
 800789c:	f8cd 8108 	str.w	r8, [sp, #264]	@ 0x108
 80078a0:	46a8      	mov	r8, r5
 80078a2:	fb02 f303 	mul.w	r3, r2, r3
 80078a6:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 80078a8:	f8cd 91c8 	str.w	r9, [sp, #456]	@ 0x1c8
 80078ac:	9318      	str	r3, [sp, #96]	@ 0x60
 80078ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078b0:	18e3      	adds	r3, r4, r3
 80078b2:	9336      	str	r3, [sp, #216]	@ 0xd8
 80078b4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80078b6:	4413      	add	r3, r2
 80078b8:	9337      	str	r3, [sp, #220]	@ 0xdc
 80078ba:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80078bc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80078be:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 80078c0:	e9cd 7b3e 	strd	r7, fp, [sp, #248]	@ 0xf8
 80078c4:	9319      	str	r3, [sp, #100]	@ 0x64
 80078c6:	e9cd 4640 	strd	r4, r6, [sp, #256]	@ 0x100
 80078ca:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80078cc:	995d      	ldr	r1, [sp, #372]	@ 0x174
 80078ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80078d0:	f001 fb06 	bl	8008ee0 <st_int8_copy>
 80078d4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 8160 	beq.w	8007b9c <forward_lite_conv2d_if32of32wf32_pool+0x5bc>
 80078dc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80078de:	ecf3 6a01 	vldmia	r3!, {s13}
 80078e2:	9328      	str	r3, [sp, #160]	@ 0xa0
 80078e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f000 80eb 	beq.w	8007ac2 <forward_lite_conv2d_if32of32wf32_pool+0x4e2>
 80078ec:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 80078ee:	2500      	movs	r5, #0
 80078f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078f2:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 80078f4:	4413      	add	r3, r2
 80078f6:	9c29      	ldr	r4, [sp, #164]	@ 0xa4
 80078f8:	f8cd a10c 	str.w	sl, [sp, #268]	@ 0x10c
 80078fc:	e9cd 120b 	strd	r1, r2, [sp, #44]	@ 0x2c
 8007900:	462a      	mov	r2, r5
 8007902:	4655      	mov	r5, sl
 8007904:	4610      	mov	r0, r2
 8007906:	2c00      	cmp	r4, #0
 8007908:	f2c0 813e 	blt.w	8007b88 <forward_lite_conv2d_if32of32wf32_pool+0x5a8>
 800790c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800790e:	2600      	movs	r6, #0
 8007910:	9214      	str	r2, [sp, #80]	@ 0x50
 8007912:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007914:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007916:	995d      	ldr	r1, [sp, #372]	@ 0x174
 8007918:	429f      	cmp	r7, r3
 800791a:	bf94      	ite	ls
 800791c:	ebc6 0607 	rsbls	r6, r6, r7
 8007920:	ebc6 0603 	rsbhi	r6, r6, r3
 8007924:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8007926:	f1b8 0f00 	cmp.w	r8, #0
 800792a:	fb02 1207 	mla	r2, r2, r7, r1
 800792e:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007930:	eba1 0b06 	sub.w	fp, r1, r6
 8007934:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007936:	eba1 0a06 	sub.w	sl, r1, r6
 800793a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800793c:	fb01 f606 	mul.w	r6, r1, r6
 8007940:	f340 8129 	ble.w	8007b96 <forward_lite_conv2d_if32of32wf32_pool+0x5b6>
 8007944:	fb07 fb0b 	mul.w	fp, r7, fp
 8007948:	eeb0 7a66 	vmov.f32	s14, s13
 800794c:	fb07 fa0a 	mul.w	sl, r7, sl
 8007950:	f026 070f 	bic.w	r7, r6, #15
 8007954:	f04f 0c00 	mov.w	ip, #0
 8007958:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800795a:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 800795e:	ea4f 1919 	mov.w	r9, r9, lsr #4
 8007962:	f109 0901 	add.w	r9, r9, #1
 8007966:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 800796a:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800796e:	e9cd 5414 	strd	r5, r4, [sp, #80]	@ 0x50
 8007972:	e9cd 0316 	strd	r0, r3, [sp, #88]	@ 0x58
 8007976:	2f00      	cmp	r7, #0
 8007978:	f340 8104 	ble.w	8007b84 <forward_lite_conv2d_if32of32wf32_pool+0x5a4>
 800797c:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 8007980:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 8007984:	2400      	movs	r4, #0
 8007986:	ed13 6a0f 	vldr	s12, [r3, #-60]	@ 0xffffffc4
 800798a:	3410      	adds	r4, #16
 800798c:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 8007990:	3340      	adds	r3, #64	@ 0x40
 8007992:	ed50 4a10 	vldr	s9, [r0, #-64]	@ 0xffffffc0
 8007996:	42bc      	cmp	r4, r7
 8007998:	ee67 7a86 	vmul.f32	s15, s15, s12
 800799c:	ed13 4a20 	vldr	s8, [r3, #-128]	@ 0xffffff80
 80079a0:	ed10 5a0e 	vldr	s10, [r0, #-56]	@ 0xffffffc8
 80079a4:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 80079a8:	ed53 5a1e 	vldr	s11, [r3, #-120]	@ 0xffffff88
 80079ac:	eee4 7a24 	vfma.f32	s15, s8, s9
 80079b0:	ed13 6a1d 	vldr	s12, [r3, #-116]	@ 0xffffff8c
 80079b4:	ed50 da1d 	vldr	s27, [r0, #-116]	@ 0xffffff8c
 80079b8:	ed13 da1c 	vldr	s26, [r3, #-112]	@ 0xffffff90
 80079bc:	ed50 ca1c 	vldr	s25, [r0, #-112]	@ 0xffffff90
 80079c0:	ed10 ca1b 	vldr	s24, [r0, #-108]	@ 0xffffff94
 80079c4:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 80079c8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80079cc:	ed10 ba1a 	vldr	s22, [r0, #-104]	@ 0xffffff98
 80079d0:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 80079d4:	ed10 aa19 	vldr	s20, [r0, #-100]	@ 0xffffff9c
 80079d8:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 80079dc:	ed13 9a18 	vldr	s18, [r3, #-96]	@ 0xffffffa0
 80079e0:	ed50 8a18 	vldr	s17, [r0, #-96]	@ 0xffffffa0
 80079e4:	eeed 7a86 	vfma.f32	s15, s27, s12
 80079e8:	ed50 0a17 	vldr	s1, [r0, #-92]	@ 0xffffffa4
 80079ec:	ed13 0a17 	vldr	s0, [r3, #-92]	@ 0xffffffa4
 80079f0:	ed50 1a16 	vldr	s3, [r0, #-88]	@ 0xffffffa8
 80079f4:	ed13 1a16 	vldr	s2, [r3, #-88]	@ 0xffffffa8
 80079f8:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 80079fc:	ed13 2a15 	vldr	s4, [r3, #-84]	@ 0xffffffac
 8007a00:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8007a04:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 8007a08:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8007a0c:	ed10 4a13 	vldr	s8, [r0, #-76]	@ 0xffffffb4
 8007a10:	ed53 4a13 	vldr	s9, [r3, #-76]	@ 0xffffffb4
 8007a14:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 8007a18:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8007a1c:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8007a20:	ed10 ea11 	vldr	s28, [r0, #-68]	@ 0xffffffbc
 8007a24:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 8007a28:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 8007a2c:	eeea 7a29 	vfma.f32	s15, s20, s19
 8007a30:	eee9 7a28 	vfma.f32	s15, s18, s17
 8007a34:	eee0 7a20 	vfma.f32	s15, s0, s1
 8007a38:	eee1 7a21 	vfma.f32	s15, s2, s3
 8007a3c:	eee2 7a22 	vfma.f32	s15, s4, s5
 8007a40:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007a44:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007a48:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007a4c:	eee6 7a0e 	vfma.f32	s15, s12, s28
 8007a50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007a54:	db97      	blt.n	8007986 <forward_lite_conv2d_if32of32wf32_pool+0x3a6>
 8007a56:	4471      	add	r1, lr
 8007a58:	4472      	add	r2, lr
 8007a5a:	464d      	mov	r5, r9
 8007a5c:	42ae      	cmp	r6, r5
 8007a5e:	dd10      	ble.n	8007a82 <forward_lite_conv2d_if32of32wf32_pool+0x4a2>
 8007a60:	462b      	mov	r3, r5
 8007a62:	460c      	mov	r4, r1
 8007a64:	4610      	mov	r0, r2
 8007a66:	3301      	adds	r3, #1
 8007a68:	ecb0 6a01 	vldmia	r0!, {s12}
 8007a6c:	ecf4 7a01 	vldmia	r4!, {s15}
 8007a70:	429e      	cmp	r6, r3
 8007a72:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007a76:	d1f6      	bne.n	8007a66 <forward_lite_conv2d_if32of32wf32_pool+0x486>
 8007a78:	1b75      	subs	r5, r6, r5
 8007a7a:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8007a7e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8007a82:	f10c 0c01 	add.w	ip, ip, #1
 8007a86:	4459      	add	r1, fp
 8007a88:	4452      	add	r2, sl
 8007a8a:	45e0      	cmp	r8, ip
 8007a8c:	f47f af73 	bne.w	8007976 <forward_lite_conv2d_if32of32wf32_pool+0x396>
 8007a90:	e9dd 5414 	ldrd	r5, r4, [sp, #80]	@ 0x50
 8007a94:	e9dd 0316 	ldrd	r0, r3, [sp, #88]	@ 0x58
 8007a98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007a9a:	3001      	adds	r0, #1
 8007a9c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007a9e:	ed85 7a00 	vstr	s14, [r5]
 8007aa2:	440d      	add	r5, r1
 8007aa4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007aa6:	4414      	add	r4, r2
 8007aa8:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007aaa:	1a9b      	subs	r3, r3, r2
 8007aac:	1a89      	subs	r1, r1, r2
 8007aae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ab0:	910c      	str	r1, [sp, #48]	@ 0x30
 8007ab2:	4282      	cmp	r2, r0
 8007ab4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007ab6:	4431      	add	r1, r6
 8007ab8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007aba:	f47f af24 	bne.w	8007906 <forward_lite_conv2d_if32of32wf32_pool+0x326>
 8007abe:	f8dd a10c 	ldr.w	sl, [sp, #268]	@ 0x10c
 8007ac2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ac4:	f10a 0a04 	add.w	sl, sl, #4
 8007ac8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007aca:	4413      	add	r3, r2
 8007acc:	9319      	str	r3, [sp, #100]	@ 0x64
 8007ace:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8007ad0:	459a      	cmp	sl, r3
 8007ad2:	f47f aefa 	bne.w	80078ca <forward_lite_conv2d_if32of32wf32_pool+0x2ea>
 8007ad6:	f8dd 91c8 	ldr.w	r9, [sp, #456]	@ 0x1c8
 8007ada:	f8dd 8108 	ldr.w	r8, [sp, #264]	@ 0x108
 8007ade:	e9dd 7b3e 	ldrd	r7, fp, [sp, #248]	@ 0xf8
 8007ae2:	e9dd 4640 	ldrd	r4, r6, [sp, #256]	@ 0x100
 8007ae6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	dd23      	ble.n	8007b34 <forward_lite_conv2d_if32of32wf32_pool+0x554>
 8007aec:	9b71      	ldr	r3, [sp, #452]	@ 0x1c4
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d03d      	beq.n	8007b6e <forward_lite_conv2d_if32of32wf32_pool+0x58e>
 8007af2:	469a      	mov	sl, r3
 8007af4:	4643      	mov	r3, r8
 8007af6:	2500      	movs	r5, #0
 8007af8:	46b0      	mov	r8, r6
 8007afa:	4626      	mov	r6, r4
 8007afc:	461c      	mov	r4, r3
 8007afe:	9a73      	ldr	r2, [sp, #460]	@ 0x1cc
 8007b00:	463b      	mov	r3, r7
 8007b02:	4631      	mov	r1, r6
 8007b04:	4630      	mov	r0, r6
 8007b06:	4417      	add	r7, r2
 8007b08:	4642      	mov	r2, r8
 8007b0a:	47d0      	blx	sl
 8007b0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b0e:	9a74      	ldr	r2, [sp, #464]	@ 0x1d0
 8007b10:	3501      	adds	r5, #1
 8007b12:	441e      	add	r6, r3
 8007b14:	eba7 0309 	sub.w	r3, r7, r9
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	bfa8      	it	ge
 8007b1c:	464f      	movge	r7, r9
 8007b1e:	455e      	cmp	r6, fp
 8007b20:	d301      	bcc.n	8007b26 <forward_lite_conv2d_if32of32wf32_pool+0x546>
 8007b22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b24:	441e      	add	r6, r3
 8007b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b28:	42ab      	cmp	r3, r5
 8007b2a:	d1e8      	bne.n	8007afe <forward_lite_conv2d_if32of32wf32_pool+0x51e>
 8007b2c:	4623      	mov	r3, r4
 8007b2e:	4634      	mov	r4, r6
 8007b30:	4646      	mov	r6, r8
 8007b32:	4698      	mov	r8, r3
 8007b34:	f108 0301 	add.w	r3, r8, #1
 8007b38:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8007b3a:	fa0f f883 	sxth.w	r8, r3
 8007b3e:	4542      	cmp	r2, r8
 8007b40:	f77f ae3d 	ble.w	80077be <forward_lite_conv2d_if32of32wf32_pool+0x1de>
 8007b44:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007b46:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007b48:	4413      	add	r3, r2
 8007b4a:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007b4c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8007b4e:	1a9b      	subs	r3, r3, r2
 8007b50:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007b52:	931c      	str	r3, [sp, #112]	@ 0x70
 8007b54:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007b56:	4413      	add	r3, r2
 8007b58:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8007b5a:	931d      	str	r3, [sp, #116]	@ 0x74
 8007b5c:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	f73f ae72 	bgt.w	8007848 <forward_lite_conv2d_if32of32wf32_pool+0x268>
 8007b64:	b045      	add	sp, #276	@ 0x114
 8007b66:	ecbd 8b0e 	vpop	{d8-d14}
 8007b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b70:	3301      	adds	r3, #1
 8007b72:	4414      	add	r4, r2
 8007b74:	45a3      	cmp	fp, r4
 8007b76:	d801      	bhi.n	8007b7c <forward_lite_conv2d_if32of32wf32_pool+0x59c>
 8007b78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007b7a:	4414      	add	r4, r2
 8007b7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d1f5      	bne.n	8007b6e <forward_lite_conv2d_if32of32wf32_pool+0x58e>
 8007b82:	e7d7      	b.n	8007b34 <forward_lite_conv2d_if32of32wf32_pool+0x554>
 8007b84:	2500      	movs	r5, #0
 8007b86:	e769      	b.n	8007a5c <forward_lite_conv2d_if32of32wf32_pool+0x47c>
 8007b88:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b8a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007b8c:	460e      	mov	r6, r1
 8007b8e:	440a      	add	r2, r1
 8007b90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b92:	9114      	str	r1, [sp, #80]	@ 0x50
 8007b94:	e6be      	b.n	8007914 <forward_lite_conv2d_if32of32wf32_pool+0x334>
 8007b96:	eeb0 7a66 	vmov.f32	s14, s13
 8007b9a:	e77d      	b.n	8007a98 <forward_lite_conv2d_if32of32wf32_pool+0x4b8>
 8007b9c:	eef0 6a48 	vmov.f32	s13, s16
 8007ba0:	e6a0      	b.n	80078e4 <forward_lite_conv2d_if32of32wf32_pool+0x304>
 8007ba2:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007ba6:	9322      	str	r3, [sp, #136]	@ 0x88
 8007ba8:	e605      	b.n	80077b6 <forward_lite_conv2d_if32of32wf32_pool+0x1d6>
 8007baa:	2e00      	cmp	r6, #0
 8007bac:	dd9b      	ble.n	8007ae6 <forward_lite_conv2d_if32of32wf32_pool+0x506>
 8007bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bb0:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 8007bb2:	fb02 f303 	mul.w	r3, r2, r3
 8007bb6:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8007bb8:	f8cd b0d8 	str.w	fp, [sp, #216]	@ 0xd8
 8007bbc:	46ab      	mov	fp, r5
 8007bbe:	9319      	str	r3, [sp, #100]	@ 0x64
 8007bc0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bc2:	9118      	str	r1, [sp, #96]	@ 0x60
 8007bc4:	18e0      	adds	r0, r4, r3
 8007bc6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007bc8:	9728      	str	r7, [sp, #160]	@ 0xa0
 8007bca:	eb03 0a02 	add.w	sl, r3, r2
 8007bce:	4623      	mov	r3, r4
 8007bd0:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 8007bd2:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	f000 8115 	beq.w	8007e04 <forward_lite_conv2d_if32of32wf32_pool+0x824>
 8007bda:	ecf2 6a01 	vldmia	r2!, {s13}
 8007bde:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007be0:	2900      	cmp	r1, #0
 8007be2:	f000 80f8 	beq.w	8007dd6 <forward_lite_conv2d_if32of32wf32_pool+0x7f6>
 8007be6:	9925      	ldr	r1, [sp, #148]	@ 0x94
 8007be8:	469c      	mov	ip, r3
 8007bea:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007bec:	933e      	str	r3, [sp, #248]	@ 0xf8
 8007bee:	440d      	add	r5, r1
 8007bf0:	f8dd e0a4 	ldr.w	lr, [sp, #164]	@ 0xa4
 8007bf4:	9237      	str	r2, [sp, #220]	@ 0xdc
 8007bf6:	f8cd 91c8 	str.w	r9, [sp, #456]	@ 0x1c8
 8007bfa:	f8cd 810c 	str.w	r8, [sp, #268]	@ 0x10c
 8007bfe:	e9cd a10b 	strd	sl, r1, [sp, #44]	@ 0x2c
 8007c02:	2100      	movs	r1, #0
 8007c04:	460b      	mov	r3, r1
 8007c06:	4661      	mov	r1, ip
 8007c08:	469c      	mov	ip, r3
 8007c0a:	e9cd 403f 	strd	r4, r0, [sp, #252]	@ 0xfc
 8007c0e:	e9cd a641 	strd	sl, r6, [sp, #260]	@ 0x104
 8007c12:	f1be 0f00 	cmp.w	lr, #0
 8007c16:	f2c0 80ec 	blt.w	8007df2 <forward_lite_conv2d_if32of32wf32_pool+0x812>
 8007c1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c20:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007c22:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 8007c24:	42ae      	cmp	r6, r5
 8007c26:	bf94      	ite	ls
 8007c28:	ebc0 0006 	rsbls	r0, r0, r6
 8007c2c:	ebc0 0005 	rsbhi	r0, r0, r5
 8007c30:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8007c32:	f1bb 0f00 	cmp.w	fp, #0
 8007c36:	eba6 0900 	sub.w	r9, r6, r0
 8007c3a:	fb03 7304 	mla	r3, r3, r4, r7
 8007c3e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007c40:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 8007c42:	eba7 0a00 	sub.w	sl, r7, r0
 8007c46:	fb06 f000 	mul.w	r0, r6, r0
 8007c4a:	f340 80d8 	ble.w	8007dfe <forward_lite_conv2d_if32of32wf32_pool+0x81e>
 8007c4e:	f020 080f 	bic.w	r8, r0, #15
 8007c52:	eeb0 7a66 	vmov.f32	s14, s13
 8007c56:	fb04 fa0a 	mul.w	sl, r4, sl
 8007c5a:	f108 37ff 	add.w	r7, r8, #4294967295	@ 0xffffffff
 8007c5e:	fb04 f909 	mul.w	r9, r4, r9
 8007c62:	2400      	movs	r4, #0
 8007c64:	093f      	lsrs	r7, r7, #4
 8007c66:	3701      	adds	r7, #1
 8007c68:	01be      	lsls	r6, r7, #6
 8007c6a:	013f      	lsls	r7, r7, #4
 8007c6c:	e9cd 1e14 	strd	r1, lr, [sp, #80]	@ 0x50
 8007c70:	e9cd c516 	strd	ip, r5, [sp, #88]	@ 0x58
 8007c74:	f1b8 0f00 	cmp.w	r8, #0
 8007c78:	f340 80b9 	ble.w	8007dee <forward_lite_conv2d_if32of32wf32_pool+0x80e>
 8007c7c:	f102 0540 	add.w	r5, r2, #64	@ 0x40
 8007c80:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8007c84:	f04f 0c00 	mov.w	ip, #0
 8007c88:	ed15 6a0f 	vldr	s12, [r5, #-60]	@ 0xffffffc4
 8007c8c:	f10c 0c10 	add.w	ip, ip, #16
 8007c90:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8007c94:	3540      	adds	r5, #64	@ 0x40
 8007c96:	ed51 4a10 	vldr	s9, [r1, #-64]	@ 0xffffffc0
 8007c9a:	45c4      	cmp	ip, r8
 8007c9c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007ca0:	ed15 5a20 	vldr	s10, [r5, #-128]	@ 0xffffff80
 8007ca4:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8007ca8:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 8007cac:	ed15 6a1e 	vldr	s12, [r5, #-120]	@ 0xffffff88
 8007cb0:	eee4 7a85 	vfma.f32	s15, s9, s10
 8007cb4:	ed51 da1d 	vldr	s27, [r1, #-116]	@ 0xffffff8c
 8007cb8:	ed15 ea1d 	vldr	s28, [r5, #-116]	@ 0xffffff8c
 8007cbc:	ed15 da1c 	vldr	s26, [r5, #-112]	@ 0xffffff90
 8007cc0:	ed51 ca1c 	vldr	s25, [r1, #-112]	@ 0xffffff90
 8007cc4:	ed15 ca1b 	vldr	s24, [r5, #-108]	@ 0xffffff94
 8007cc8:	ed51 ba1b 	vldr	s23, [r1, #-108]	@ 0xffffff94
 8007ccc:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007cd0:	ed15 ba1a 	vldr	s22, [r5, #-104]	@ 0xffffff98
 8007cd4:	ed51 aa1a 	vldr	s21, [r1, #-104]	@ 0xffffff98
 8007cd8:	ed15 aa19 	vldr	s20, [r5, #-100]	@ 0xffffff9c
 8007cdc:	ed51 9a19 	vldr	s19, [r1, #-100]	@ 0xffffff9c
 8007ce0:	ed11 9a18 	vldr	s18, [r1, #-96]	@ 0xffffffa0
 8007ce4:	ed55 8a18 	vldr	s17, [r5, #-96]	@ 0xffffffa0
 8007ce8:	eeed 7a8e 	vfma.f32	s15, s27, s28
 8007cec:	ed55 0a17 	vldr	s1, [r5, #-92]	@ 0xffffffa4
 8007cf0:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 8007cf4:	ed55 1a16 	vldr	s3, [r5, #-88]	@ 0xffffffa8
 8007cf8:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 8007cfc:	ed55 2a15 	vldr	s5, [r5, #-84]	@ 0xffffffac
 8007d00:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 8007d04:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8007d08:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8007d0c:	ed55 3a14 	vldr	s7, [r5, #-80]	@ 0xffffffb0
 8007d10:	ed55 4a13 	vldr	s9, [r5, #-76]	@ 0xffffffb4
 8007d14:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 8007d18:	ed15 5a12 	vldr	s10, [r5, #-72]	@ 0xffffffb8
 8007d1c:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 8007d20:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8007d24:	ed15 6a11 	vldr	s12, [r5, #-68]	@ 0xffffffbc
 8007d28:	ed51 da11 	vldr	s27, [r1, #-68]	@ 0xffffffbc
 8007d2c:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 8007d30:	eeea 7a29 	vfma.f32	s15, s20, s19
 8007d34:	eee9 7a28 	vfma.f32	s15, s18, s17
 8007d38:	eee0 7a20 	vfma.f32	s15, s0, s1
 8007d3c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8007d40:	eee2 7a22 	vfma.f32	s15, s4, s5
 8007d44:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007d48:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007d4c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8007d50:	eee6 7a2d 	vfma.f32	s15, s12, s27
 8007d54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007d58:	db96      	blt.n	8007c88 <forward_lite_conv2d_if32of32wf32_pool+0x6a8>
 8007d5a:	4432      	add	r2, r6
 8007d5c:	4433      	add	r3, r6
 8007d5e:	4639      	mov	r1, r7
 8007d60:	4288      	cmp	r0, r1
 8007d62:	dd10      	ble.n	8007d86 <forward_lite_conv2d_if32of32wf32_pool+0x7a6>
 8007d64:	460d      	mov	r5, r1
 8007d66:	4696      	mov	lr, r2
 8007d68:	469c      	mov	ip, r3
 8007d6a:	3501      	adds	r5, #1
 8007d6c:	ecbc 6a01 	vldmia	ip!, {s12}
 8007d70:	ecfe 7a01 	vldmia	lr!, {s15}
 8007d74:	42a8      	cmp	r0, r5
 8007d76:	eea6 7a27 	vfma.f32	s14, s12, s15
 8007d7a:	d1f6      	bne.n	8007d6a <forward_lite_conv2d_if32of32wf32_pool+0x78a>
 8007d7c:	1a41      	subs	r1, r0, r1
 8007d7e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8007d82:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007d86:	3401      	adds	r4, #1
 8007d88:	4452      	add	r2, sl
 8007d8a:	444b      	add	r3, r9
 8007d8c:	45a3      	cmp	fp, r4
 8007d8e:	f47f af71 	bne.w	8007c74 <forward_lite_conv2d_if32of32wf32_pool+0x694>
 8007d92:	e9dd 1e14 	ldrd	r1, lr, [sp, #80]	@ 0x50
 8007d96:	e9dd c516 	ldrd	ip, r5, [sp, #88]	@ 0x58
 8007d9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d9c:	f10c 0c01 	add.w	ip, ip, #1
 8007da0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007da2:	ed81 7a00 	vstr	s14, [r1]
 8007da6:	4411      	add	r1, r2
 8007da8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007daa:	449e      	add	lr, r3
 8007dac:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8007dae:	1aed      	subs	r5, r5, r3
 8007db0:	1ad2      	subs	r2, r2, r3
 8007db2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007db4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007db6:	4563      	cmp	r3, ip
 8007db8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007dba:	4402      	add	r2, r0
 8007dbc:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007dbe:	f47f af28 	bne.w	8007c12 <forward_lite_conv2d_if32of32wf32_pool+0x632>
 8007dc2:	9a37      	ldr	r2, [sp, #220]	@ 0xdc
 8007dc4:	9e42      	ldr	r6, [sp, #264]	@ 0x108
 8007dc6:	f8dd 91c8 	ldr.w	r9, [sp, #456]	@ 0x1c8
 8007dca:	f8dd 810c 	ldr.w	r8, [sp, #268]	@ 0x10c
 8007dce:	e9dd 343e 	ldrd	r3, r4, [sp, #248]	@ 0xf8
 8007dd2:	e9dd 0a40 	ldrd	r0, sl, [sp, #256]	@ 0x100
 8007dd6:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8007dd8:	3304      	adds	r3, #4
 8007dda:	9d21      	ldr	r5, [sp, #132]	@ 0x84
 8007ddc:	4283      	cmp	r3, r0
 8007dde:	4429      	add	r1, r5
 8007de0:	9118      	str	r1, [sp, #96]	@ 0x60
 8007de2:	f47f aef6 	bne.w	8007bd2 <forward_lite_conv2d_if32of32wf32_pool+0x5f2>
 8007de6:	9f28      	ldr	r7, [sp, #160]	@ 0xa0
 8007de8:	f8dd b0d8 	ldr.w	fp, [sp, #216]	@ 0xd8
 8007dec:	e67b      	b.n	8007ae6 <forward_lite_conv2d_if32of32wf32_pool+0x506>
 8007dee:	2100      	movs	r1, #0
 8007df0:	e7b6      	b.n	8007d60 <forward_lite_conv2d_if32of32wf32_pool+0x780>
 8007df2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007df4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007df6:	4610      	mov	r0, r2
 8007df8:	4413      	add	r3, r2
 8007dfa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007dfc:	e710      	b.n	8007c20 <forward_lite_conv2d_if32of32wf32_pool+0x640>
 8007dfe:	eeb0 7a66 	vmov.f32	s14, s13
 8007e02:	e7ca      	b.n	8007d9a <forward_lite_conv2d_if32of32wf32_pool+0x7ba>
 8007e04:	eef0 6a48 	vmov.f32	s13, s16
 8007e08:	e6e9      	b.n	8007bde <forward_lite_conv2d_if32of32wf32_pool+0x5fe>
 8007e0a:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 8007e0c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8007e0e:	921a      	str	r2, [sp, #104]	@ 0x68
 8007e10:	e52b      	b.n	800786a <forward_lite_conv2d_if32of32wf32_pool+0x28a>
 8007e12:	bf00      	nop

08007e14 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8007e14:	b500      	push	{lr}
 8007e16:	edd3 6a02 	vldr	s13, [r3, #8]
 8007e1a:	f06f 4c40 	mvn.w	ip, #3221225472	@ 0xc0000000
 8007e1e:	ed93 7a00 	vldr	s14, [r3]
 8007e22:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8007e26:	4494      	add	ip, r2
 8007e28:	ed93 6a01 	vldr	s12, [r3, #4]
 8007e2c:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 8007e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e34:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 8007e38:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8007e3c:	d422      	bmi.n	8007e84 <forward_lite_nl_relu_generic_if32of32_kernel+0x70>
 8007e3e:	428a      	cmp	r2, r1
 8007e40:	d31e      	bcc.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007e42:	1d13      	adds	r3, r2, #4
 8007e44:	3004      	adds	r0, #4
 8007e46:	eba2 020e 	sub.w	r2, r2, lr
 8007e4a:	e00c      	b.n	8007e66 <forward_lite_nl_relu_generic_if32of32_kernel+0x52>
 8007e4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e50:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8007e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e58:	db01      	blt.n	8007e5e <forward_lite_nl_relu_generic_if32of32_kernel+0x4a>
 8007e5a:	ee65 7a86 	vmul.f32	s15, s11, s12
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	ed60 7a01 	vstmdb	r0!, {s15}
 8007e64:	d00c      	beq.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007e66:	ed73 7a01 	vldmdb	r3!, {s15}
 8007e6a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8007e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e72:	daeb      	bge.n	8007e4c <forward_lite_nl_relu_generic_if32of32_kernel+0x38>
 8007e74:	eef0 7a66 	vmov.f32	s15, s13
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	ed60 7a01 	vstmdb	r0!, {s15}
 8007e7e:	d1f2      	bne.n	8007e66 <forward_lite_nl_relu_generic_if32of32_kernel+0x52>
 8007e80:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e84:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8007e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e8c:	d015      	beq.n	8007eba <forward_lite_nl_relu_generic_if32of32_kernel+0xa6>
 8007e8e:	428a      	cmp	r2, r1
 8007e90:	d3f6      	bcc.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007e92:	1d13      	adds	r3, r2, #4
 8007e94:	3004      	adds	r0, #4
 8007e96:	eba2 020e 	sub.w	r2, r2, lr
 8007e9a:	ed73 7a01 	vldmdb	r3!, {s15}
 8007e9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ea2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eaa:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007eae:	d822      	bhi.n	8007ef6 <forward_lite_nl_relu_generic_if32of32_kernel+0xe2>
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	ed60 6a01 	vstmdb	r0!, {s13}
 8007eb6:	d1f0      	bne.n	8007e9a <forward_lite_nl_relu_generic_if32of32_kernel+0x86>
 8007eb8:	e7e2      	b.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007eba:	428a      	cmp	r2, r1
 8007ebc:	d3e0      	bcc.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007ebe:	1d13      	adds	r3, r2, #4
 8007ec0:	3004      	adds	r0, #4
 8007ec2:	eba2 020e 	sub.w	r2, r2, lr
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	ed73 7a01 	vldmdb	r3!, {s15}
 8007ecc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ed4:	dd0a      	ble.n	8007eec <forward_lite_nl_relu_generic_if32of32_kernel+0xd8>
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	ed60 7a01 	vstmdb	r0!, {s15}
 8007edc:	d0d0      	beq.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007ede:	ed73 7a01 	vldmdb	r3!, {s15}
 8007ee2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007eea:	dcf4      	bgt.n	8007ed6 <forward_lite_nl_relu_generic_if32of32_kernel+0xc2>
 8007eec:	429a      	cmp	r2, r3
 8007eee:	f840 1d04 	str.w	r1, [r0, #-4]!
 8007ef2:	d1e9      	bne.n	8007ec8 <forward_lite_nl_relu_generic_if32of32_kernel+0xb4>
 8007ef4:	e7c4      	b.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	ed60 7a01 	vstmdb	r0!, {s15}
 8007efc:	d1cd      	bne.n	8007e9a <forward_lite_nl_relu_generic_if32of32_kernel+0x86>
 8007efe:	e7bf      	b.n	8007e80 <forward_lite_nl_relu_generic_if32of32_kernel+0x6c>

08007f00 <pool_func_mp_array_f32>:
 8007f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f04:	b091      	sub	sp, #68	@ 0x44
 8007f06:	4688      	mov	r8, r1
 8007f08:	469a      	mov	sl, r3
 8007f0a:	4694      	mov	ip, r2
 8007f0c:	f8bd 106c 	ldrh.w	r1, [sp, #108]	@ 0x6c
 8007f10:	4681      	mov	r9, r0
 8007f12:	f8bd 3068 	ldrh.w	r3, [sp, #104]	@ 0x68
 8007f16:	9103      	str	r1, [sp, #12]
 8007f18:	f8bd 1078 	ldrh.w	r1, [sp, #120]	@ 0x78
 8007f1c:	f8bd 2074 	ldrh.w	r2, [sp, #116]	@ 0x74
 8007f20:	9302      	str	r3, [sp, #8]
 8007f22:	9105      	str	r1, [sp, #20]
 8007f24:	f8bd 3070 	ldrh.w	r3, [sp, #112]	@ 0x70
 8007f28:	f8bd 1080 	ldrh.w	r1, [sp, #128]	@ 0x80
 8007f2c:	ea52 0503 	orrs.w	r5, r2, r3
 8007f30:	f8bd 407c 	ldrh.w	r4, [sp, #124]	@ 0x7c
 8007f34:	9101      	str	r1, [sp, #4]
 8007f36:	f8bd 1084 	ldrh.w	r1, [sp, #132]	@ 0x84
 8007f3a:	9104      	str	r1, [sp, #16]
 8007f3c:	d179      	bne.n	8008032 <pool_func_mp_array_f32+0x132>
 8007f3e:	9902      	ldr	r1, [sp, #8]
 8007f40:	9e01      	ldr	r6, [sp, #4]
 8007f42:	eba1 0008 	sub.w	r0, r1, r8
 8007f46:	9f05      	ldr	r7, [sp, #20]
 8007f48:	1e71      	subs	r1, r6, #1
 8007f4a:	3801      	subs	r0, #1
 8007f4c:	fb11 0107 	smlabb	r1, r1, r7, r0
 8007f50:	0408      	lsls	r0, r1, #16
 8007f52:	d56e      	bpl.n	8008032 <pool_func_mp_array_f32+0x132>
 8007f54:	9903      	ldr	r1, [sp, #12]
 8007f56:	9f04      	ldr	r7, [sp, #16]
 8007f58:	eba1 000c 	sub.w	r0, r1, ip
 8007f5c:	1e79      	subs	r1, r7, #1
 8007f5e:	3801      	subs	r0, #1
 8007f60:	fb11 0104 	smlabb	r1, r1, r4, r0
 8007f64:	0409      	lsls	r1, r1, #16
 8007f66:	d564      	bpl.n	8008032 <pool_func_mp_array_f32+0x132>
 8007f68:	2f00      	cmp	r7, #0
 8007f6a:	d05f      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 8007f6c:	2e00      	cmp	r6, #0
 8007f6e:	d05d      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 8007f70:	4653      	mov	r3, sl
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d05a      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	f040 8164 	bne.w	8008244 <pool_func_mp_array_f32+0x344>
 8007f7c:	462b      	mov	r3, r5
 8007f7e:	462a      	mov	r2, r5
 8007f80:	4629      	mov	r1, r5
 8007f82:	f8dd b014 	ldr.w	fp, [sp, #20]
 8007f86:	9801      	ldr	r0, [sp, #4]
 8007f88:	f04f 0c00 	mov.w	ip, #0
 8007f8c:	f9bd 700c 	ldrsh.w	r7, [sp, #12]
 8007f90:	fb00 f101 	mul.w	r1, r0, r1
 8007f94:	f8dd a008 	ldr.w	sl, [sp, #8]
 8007f98:	4660      	mov	r0, ip
 8007f9a:	46e6      	mov	lr, ip
 8007f9c:	9107      	str	r1, [sp, #28]
 8007f9e:	b219      	sxth	r1, r3
 8007fa0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007fa4:	4622      	mov	r2, r4
 8007fa6:	9b07      	ldr	r3, [sp, #28]
 8007fa8:	42b9      	cmp	r1, r7
 8007faa:	fa0f f58a 	sxth.w	r5, sl
 8007fae:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8008240 <pool_func_mp_array_f32+0x340>
 8007fb2:	eb0e 0403 	add.w	r4, lr, r3
 8007fb6:	fa0f fe8c 	sxth.w	lr, ip
 8007fba:	da17      	bge.n	8007fec <pool_func_mp_array_f32+0xec>
 8007fbc:	460e      	mov	r6, r1
 8007fbe:	e9cd 0405 	strd	r0, r4, [sp, #20]
 8007fc2:	45ae      	cmp	lr, r5
 8007fc4:	da0c      	bge.n	8007fe0 <pool_func_mp_array_f32+0xe0>
 8007fc6:	fb06 e008 	mla	r0, r6, r8, lr
 8007fca:	4673      	mov	r3, lr
 8007fcc:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	ecb0 7a01 	vldmia	r0!, {s14}
 8007fd6:	b21c      	sxth	r4, r3
 8007fd8:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8007fdc:	42ac      	cmp	r4, r5
 8007fde:	dbf7      	blt.n	8007fd0 <pool_func_mp_array_f32+0xd0>
 8007fe0:	3601      	adds	r6, #1
 8007fe2:	b236      	sxth	r6, r6
 8007fe4:	42be      	cmp	r6, r7
 8007fe6:	dbec      	blt.n	8007fc2 <pool_func_mp_array_f32+0xc2>
 8007fe8:	e9dd 0405 	ldrd	r0, r4, [sp, #20]
 8007fec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007fee:	3001      	adds	r0, #1
 8007ff0:	44da      	add	sl, fp
 8007ff2:	44dc      	add	ip, fp
 8007ff4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ff8:	9b01      	ldr	r3, [sp, #4]
 8007ffa:	b200      	sxth	r0, r0
 8007ffc:	fa1f fa8a 	uxth.w	sl, sl
 8008000:	edc4 7a00 	vstr	s15, [r4]
 8008004:	4283      	cmp	r3, r0
 8008006:	fa1f fc8c 	uxth.w	ip, ip
 800800a:	4686      	mov	lr, r0
 800800c:	dccb      	bgt.n	8007fa6 <pool_func_mp_array_f32+0xa6>
 800800e:	4614      	mov	r4, r2
 8008010:	9a08      	ldr	r2, [sp, #32]
 8008012:	9903      	ldr	r1, [sp, #12]
 8008014:	3201      	adds	r2, #1
 8008016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008018:	4421      	add	r1, r4
 800801a:	9804      	ldr	r0, [sp, #16]
 800801c:	b212      	sxth	r2, r2
 800801e:	4423      	add	r3, r4
 8008020:	b289      	uxth	r1, r1
 8008022:	4290      	cmp	r0, r2
 8008024:	b29b      	uxth	r3, r3
 8008026:	9103      	str	r1, [sp, #12]
 8008028:	4611      	mov	r1, r2
 800802a:	dcac      	bgt.n	8007f86 <pool_func_mp_array_f32+0x86>
 800802c:	b011      	add	sp, #68	@ 0x44
 800802e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008032:	9904      	ldr	r1, [sp, #16]
 8008034:	2900      	cmp	r1, #0
 8008036:	d0f9      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 8008038:	9901      	ldr	r1, [sp, #4]
 800803a:	2900      	cmp	r1, #0
 800803c:	d0f6      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 800803e:	4651      	mov	r1, sl
 8008040:	2900      	cmp	r1, #0
 8008042:	d0f3      	beq.n	800802c <pool_func_mp_array_f32+0x12c>
 8008044:	2901      	cmp	r1, #1
 8008046:	9903      	ldr	r1, [sp, #12]
 8008048:	d16e      	bne.n	8008128 <pool_func_mp_array_f32+0x228>
 800804a:	1a8a      	subs	r2, r1, r2
 800804c:	9902      	ldr	r1, [sp, #8]
 800804e:	9407      	str	r4, [sp, #28]
 8008050:	1ac9      	subs	r1, r1, r3
 8008052:	425b      	negs	r3, r3
 8008054:	b292      	uxth	r2, r2
 8008056:	fa1f fb81 	uxth.w	fp, r1
 800805a:	9901      	ldr	r1, [sp, #4]
 800805c:	b29d      	uxth	r5, r3
 800805e:	2300      	movs	r3, #0
 8008060:	4618      	mov	r0, r3
 8008062:	461c      	mov	r4, r3
 8008064:	4613      	mov	r3, r2
 8008066:	465a      	mov	r2, fp
 8008068:	f8dd b014 	ldr.w	fp, [sp, #20]
 800806c:	fb01 f000 	mul.w	r0, r1, r0
 8008070:	4692      	mov	sl, r2
 8008072:	46ae      	mov	lr, r5
 8008074:	b21e      	sxth	r6, r3
 8008076:	9005      	str	r0, [sp, #20]
 8008078:	9803      	ldr	r0, [sp, #12]
 800807a:	1a18      	subs	r0, r3, r0
 800807c:	b200      	sxth	r0, r0
 800807e:	9006      	str	r0, [sp, #24]
 8008080:	2000      	movs	r0, #0
 8008082:	e9cd 4308 	strd	r4, r3, [sp, #32]
 8008086:	4607      	mov	r7, r0
 8008088:	460c      	mov	r4, r1
 800808a:	e9cd 250a 	strd	r2, r5, [sp, #40]	@ 0x28
 800808e:	9a06      	ldr	r2, [sp, #24]
 8008090:	fa0f f58a 	sxth.w	r5, sl
 8008094:	9b05      	ldr	r3, [sp, #20]
 8008096:	42b2      	cmp	r2, r6
 8008098:	eddf 7a69 	vldr	s15, [pc, #420]	@ 8008240 <pool_func_mp_array_f32+0x340>
 800809c:	eb07 0103 	add.w	r1, r7, r3
 80080a0:	fa0f f78e 	sxth.w	r7, lr
 80080a4:	da1f      	bge.n	80080e6 <pool_func_mp_array_f32+0x1e6>
 80080a6:	e9cd 1001 	strd	r1, r0, [sp, #4]
 80080aa:	42af      	cmp	r7, r5
 80080ac:	da15      	bge.n	80080da <pool_func_mp_array_f32+0x1da>
 80080ae:	4594      	cmp	ip, r2
 80080b0:	dd13      	ble.n	80080da <pool_func_mp_array_f32+0x1da>
 80080b2:	fb02 7108 	mla	r1, r2, r8, r7
 80080b6:	463b      	mov	r3, r7
 80080b8:	eb09 0181 	add.w	r1, r9, r1, lsl #2
 80080bc:	ea42 0003 	orr.w	r0, r2, r3
 80080c0:	0400      	lsls	r0, r0, #16
 80080c2:	d405      	bmi.n	80080d0 <pool_func_mp_array_f32+0x1d0>
 80080c4:	4598      	cmp	r8, r3
 80080c6:	dd03      	ble.n	80080d0 <pool_func_mp_array_f32+0x1d0>
 80080c8:	ed91 7a00 	vldr	s14, [r1]
 80080cc:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80080d0:	3301      	adds	r3, #1
 80080d2:	3104      	adds	r1, #4
 80080d4:	b218      	sxth	r0, r3
 80080d6:	42a8      	cmp	r0, r5
 80080d8:	dbf0      	blt.n	80080bc <pool_func_mp_array_f32+0x1bc>
 80080da:	3201      	adds	r2, #1
 80080dc:	b212      	sxth	r2, r2
 80080de:	42b2      	cmp	r2, r6
 80080e0:	dbe3      	blt.n	80080aa <pool_func_mp_array_f32+0x1aa>
 80080e2:	e9dd 1001 	ldrd	r1, r0, [sp, #4]
 80080e6:	3001      	adds	r0, #1
 80080e8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80080ea:	44da      	add	sl, fp
 80080ec:	44de      	add	lr, fp
 80080ee:	b200      	sxth	r0, r0
 80080f0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80080f4:	4284      	cmp	r4, r0
 80080f6:	fa1f fa8a 	uxth.w	sl, sl
 80080fa:	fa1f fe8e 	uxth.w	lr, lr
 80080fe:	4607      	mov	r7, r0
 8008100:	edc1 7a00 	vstr	s15, [r1]
 8008104:	dcc3      	bgt.n	800808e <pool_func_mp_array_f32+0x18e>
 8008106:	4621      	mov	r1, r4
 8008108:	9c08      	ldr	r4, [sp, #32]
 800810a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800810c:	1c60      	adds	r0, r4, #1
 800810e:	9c07      	ldr	r4, [sp, #28]
 8008110:	9e04      	ldr	r6, [sp, #16]
 8008112:	4423      	add	r3, r4
 8008114:	b204      	sxth	r4, r0
 8008116:	42a6      	cmp	r6, r4
 8008118:	b29b      	uxth	r3, r3
 800811a:	4620      	mov	r0, r4
 800811c:	e9dd 250a 	ldrd	r2, r5, [sp, #40]	@ 0x28
 8008120:	dca4      	bgt.n	800806c <pool_func_mp_array_f32+0x16c>
 8008122:	b011      	add	sp, #68	@ 0x44
 8008124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008128:	1a88      	subs	r0, r1, r2
 800812a:	9902      	ldr	r1, [sp, #8]
 800812c:	4252      	negs	r2, r2
 800812e:	4656      	mov	r6, sl
 8008130:	1ac9      	subs	r1, r1, r3
 8008132:	425b      	negs	r3, r3
 8008134:	b280      	uxth	r0, r0
 8008136:	fa1f fe81 	uxth.w	lr, r1
 800813a:	2100      	movs	r1, #0
 800813c:	b29f      	uxth	r7, r3
 800813e:	b295      	uxth	r5, r2
 8008140:	460b      	mov	r3, r1
 8008142:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
 8008146:	4602      	mov	r2, r0
 8008148:	468a      	mov	sl, r1
 800814a:	4639      	mov	r1, r7
 800814c:	4677      	mov	r7, lr
 800814e:	46b6      	mov	lr, r6
 8008150:	9801      	ldr	r0, [sp, #4]
 8008152:	b216      	sxth	r6, r2
 8008154:	970e      	str	r7, [sp, #56]	@ 0x38
 8008156:	fb00 f00a 	mul.w	r0, r0, sl
 800815a:	f04f 0a00 	mov.w	sl, #0
 800815e:	9009      	str	r0, [sp, #36]	@ 0x24
 8008160:	b228      	sxth	r0, r5
 8008162:	e9cd 320a 	strd	r3, r2, [sp, #40]	@ 0x28
 8008166:	9008      	str	r0, [sp, #32]
 8008168:	460b      	mov	r3, r1
 800816a:	4650      	mov	r0, sl
 800816c:	e9cd 7102 	strd	r7, r1, [sp, #8]
 8008170:	e9cd 540c 	strd	r5, r4, [sp, #48]	@ 0x30
 8008174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008176:	f8cd a03c 	str.w	sl, [sp, #60]	@ 0x3c
 800817a:	469a      	mov	sl, r3
 800817c:	4410      	add	r0, r2
 800817e:	f9bd 500c 	ldrsh.w	r5, [sp, #12]
 8008182:	f9bd 4008 	ldrsh.w	r4, [sp, #8]
 8008186:	fb0e f200 	mul.w	r2, lr, r0
 800818a:	2000      	movs	r0, #0
 800818c:	4607      	mov	r7, r0
 800818e:	9207      	str	r2, [sp, #28]
 8008190:	9908      	ldr	r1, [sp, #32]
 8008192:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8008240 <pool_func_mp_array_f32+0x340>
 8008196:	42b1      	cmp	r1, r6
 8008198:	da1f      	bge.n	80081da <pool_func_mp_array_f32+0x2da>
 800819a:	9006      	str	r0, [sp, #24]
 800819c:	42a5      	cmp	r5, r4
 800819e:	da17      	bge.n	80081d0 <pool_func_mp_array_f32+0x2d0>
 80081a0:	4561      	cmp	r1, ip
 80081a2:	da15      	bge.n	80081d0 <pool_func_mp_array_f32+0x2d0>
 80081a4:	fb01 5208 	mla	r2, r1, r8, r5
 80081a8:	462b      	mov	r3, r5
 80081aa:	fb0e 7202 	mla	r2, lr, r2, r7
 80081ae:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 80081b2:	ea41 0003 	orr.w	r0, r1, r3
 80081b6:	0400      	lsls	r0, r0, #16
 80081b8:	d405      	bmi.n	80081c6 <pool_func_mp_array_f32+0x2c6>
 80081ba:	4598      	cmp	r8, r3
 80081bc:	dd03      	ble.n	80081c6 <pool_func_mp_array_f32+0x2c6>
 80081be:	ed92 7a00 	vldr	s14, [r2]
 80081c2:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80081c6:	3301      	adds	r3, #1
 80081c8:	445a      	add	r2, fp
 80081ca:	b218      	sxth	r0, r3
 80081cc:	42a0      	cmp	r0, r4
 80081ce:	dbf0      	blt.n	80081b2 <pool_func_mp_array_f32+0x2b2>
 80081d0:	3101      	adds	r1, #1
 80081d2:	b209      	sxth	r1, r1
 80081d4:	42b1      	cmp	r1, r6
 80081d6:	dbe1      	blt.n	800819c <pool_func_mp_array_f32+0x29c>
 80081d8:	9806      	ldr	r0, [sp, #24]
 80081da:	9b07      	ldr	r3, [sp, #28]
 80081dc:	3001      	adds	r0, #1
 80081de:	441f      	add	r7, r3
 80081e0:	b200      	sxth	r0, r0
 80081e2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80081e4:	4570      	cmp	r0, lr
 80081e6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80081ea:	edc7 7a00 	vstr	s15, [r7]
 80081ee:	4607      	mov	r7, r0
 80081f0:	dbce      	blt.n	8008190 <pool_func_mp_array_f32+0x290>
 80081f2:	9a05      	ldr	r2, [sp, #20]
 80081f4:	4653      	mov	r3, sl
 80081f6:	9c02      	ldr	r4, [sp, #8]
 80081f8:	9803      	ldr	r0, [sp, #12]
 80081fa:	4414      	add	r4, r2
 80081fc:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8008200:	4410      	add	r0, r2
 8008202:	b2a2      	uxth	r2, r4
 8008204:	f10a 0501 	add.w	r5, sl, #1
 8008208:	9202      	str	r2, [sp, #8]
 800820a:	b282      	uxth	r2, r0
 800820c:	fa0f fa85 	sxth.w	sl, r5
 8008210:	9203      	str	r2, [sp, #12]
 8008212:	9a01      	ldr	r2, [sp, #4]
 8008214:	4650      	mov	r0, sl
 8008216:	4552      	cmp	r2, sl
 8008218:	dcac      	bgt.n	8008174 <pool_func_mp_array_f32+0x274>
 800821a:	4619      	mov	r1, r3
 800821c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800821e:	e9dd 250b 	ldrd	r2, r5, [sp, #44]	@ 0x2c
 8008222:	e9dd 470d 	ldrd	r4, r7, [sp, #52]	@ 0x34
 8008226:	3301      	adds	r3, #1
 8008228:	1960      	adds	r0, r4, r5
 800822a:	4422      	add	r2, r4
 800822c:	b21b      	sxth	r3, r3
 800822e:	b285      	uxth	r5, r0
 8008230:	9804      	ldr	r0, [sp, #16]
 8008232:	b292      	uxth	r2, r2
 8008234:	469a      	mov	sl, r3
 8008236:	4298      	cmp	r0, r3
 8008238:	dc8a      	bgt.n	8008150 <pool_func_mp_array_f32+0x250>
 800823a:	b011      	add	sp, #68	@ 0x44
 800823c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008240:	cf000000 	.word	0xcf000000
 8008244:	4652      	mov	r2, sl
 8008246:	4628      	mov	r0, r5
 8008248:	462e      	mov	r6, r5
 800824a:	462b      	mov	r3, r5
 800824c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8008250:	4696      	mov	lr, r2
 8008252:	9d03      	ldr	r5, [sp, #12]
 8008254:	9a01      	ldr	r2, [sp, #4]
 8008256:	fa0f fc85 	sxth.w	ip, r5
 800825a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800825e:	fb03 f302 	mul.w	r3, r3, r2
 8008262:	2200      	movs	r2, #0
 8008264:	e9cd 6008 	strd	r6, r0, [sp, #32]
 8008268:	9303      	str	r3, [sp, #12]
 800826a:	462e      	mov	r6, r5
 800826c:	b203      	sxth	r3, r0
 800826e:	4625      	mov	r5, r4
 8008270:	4658      	mov	r0, fp
 8008272:	4614      	mov	r4, r2
 8008274:	9307      	str	r3, [sp, #28]
 8008276:	4629      	mov	r1, r5
 8008278:	4613      	mov	r3, r2
 800827a:	9d03      	ldr	r5, [sp, #12]
 800827c:	b217      	sxth	r7, r2
 800827e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008280:	442c      	add	r4, r5
 8008282:	b205      	sxth	r5, r0
 8008284:	fb0e f404 	mul.w	r4, lr, r4
 8008288:	9406      	str	r4, [sp, #24]
 800828a:	2400      	movs	r4, #0
 800828c:	e9cd 300a 	strd	r3, r0, [sp, #40]	@ 0x28
 8008290:	46a3      	mov	fp, r4
 8008292:	4630      	mov	r0, r6
 8008294:	9e07      	ldr	r6, [sp, #28]
 8008296:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8008240 <pool_func_mp_array_f32+0x340>
 800829a:	4566      	cmp	r6, ip
 800829c:	da17      	bge.n	80082ce <pool_func_mp_array_f32+0x3ce>
 800829e:	940d      	str	r4, [sp, #52]	@ 0x34
 80082a0:	42af      	cmp	r7, r5
 80082a2:	da0f      	bge.n	80082c4 <pool_func_mp_array_f32+0x3c4>
 80082a4:	fb08 7306 	mla	r3, r8, r6, r7
 80082a8:	463a      	mov	r2, r7
 80082aa:	fb0e b303 	mla	r3, lr, r3, fp
 80082ae:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 80082b2:	3201      	adds	r2, #1
 80082b4:	ed93 7a00 	vldr	s14, [r3]
 80082b8:	4453      	add	r3, sl
 80082ba:	b214      	sxth	r4, r2
 80082bc:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80082c0:	42ac      	cmp	r4, r5
 80082c2:	dbf6      	blt.n	80082b2 <pool_func_mp_array_f32+0x3b2>
 80082c4:	3601      	adds	r6, #1
 80082c6:	b236      	sxth	r6, r6
 80082c8:	4566      	cmp	r6, ip
 80082ca:	dbe9      	blt.n	80082a0 <pool_func_mp_array_f32+0x3a0>
 80082cc:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80082ce:	9b06      	ldr	r3, [sp, #24]
 80082d0:	3401      	adds	r4, #1
 80082d2:	449b      	add	fp, r3
 80082d4:	b224      	sxth	r4, r4
 80082d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80082d8:	4574      	cmp	r4, lr
 80082da:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
 80082de:	edcb 7a00 	vstr	s15, [fp]
 80082e2:	46a3      	mov	fp, r4
 80082e4:	dbd6      	blt.n	8008294 <pool_func_mp_array_f32+0x394>
 80082e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082e8:	4606      	mov	r6, r0
 80082ea:	9c05      	ldr	r4, [sp, #20]
 80082ec:	3301      	adds	r3, #1
 80082ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80082f0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80082f2:	b21b      	sxth	r3, r3
 80082f4:	9d01      	ldr	r5, [sp, #4]
 80082f6:	4420      	add	r0, r4
 80082f8:	4422      	add	r2, r4
 80082fa:	429d      	cmp	r5, r3
 80082fc:	461c      	mov	r4, r3
 80082fe:	b280      	uxth	r0, r0
 8008300:	b292      	uxth	r2, r2
 8008302:	dcba      	bgt.n	800827a <pool_func_mp_array_f32+0x37a>
 8008304:	4635      	mov	r5, r6
 8008306:	9e08      	ldr	r6, [sp, #32]
 8008308:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800830a:	460c      	mov	r4, r1
 800830c:	194a      	adds	r2, r1, r5
 800830e:	3601      	adds	r6, #1
 8008310:	180b      	adds	r3, r1, r0
 8008312:	b236      	sxth	r6, r6
 8008314:	b295      	uxth	r5, r2
 8008316:	9a04      	ldr	r2, [sp, #16]
 8008318:	b298      	uxth	r0, r3
 800831a:	4633      	mov	r3, r6
 800831c:	42b2      	cmp	r2, r6
 800831e:	dc99      	bgt.n	8008254 <pool_func_mp_array_f32+0x354>
 8008320:	e684      	b.n	800802c <pool_func_mp_array_f32+0x12c>
 8008322:	bf00      	nop

08008324 <lite_decompress_ilutof32>:
 8008324:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008328:	9d08      	ldr	r5, [sp, #32]
 800832a:	4604      	mov	r4, r0
 800832c:	2b04      	cmp	r3, #4
 800832e:	4608      	mov	r0, r1
 8008330:	ea4f 0685 	mov.w	r6, r5, lsl #2
 8008334:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008338:	d012      	beq.n	8008360 <lite_decompress_ilutof32+0x3c>
 800833a:	2b08      	cmp	r3, #8
 800833c:	d10e      	bne.n	800835c <lite_decompress_ilutof32+0x38>
 800833e:	42ac      	cmp	r4, r5
 8008340:	d20c      	bcs.n	800835c <lite_decompress_ilutof32+0x38>
 8008342:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008346:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f844 3b04 	str.w	r3, [r4], #4
 8008350:	42a5      	cmp	r5, r4
 8008352:	d8f6      	bhi.n	8008342 <lite_decompress_ilutof32+0x1e>
 8008354:	3e01      	subs	r6, #1
 8008356:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800835a:	1c70      	adds	r0, r6, #1
 800835c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008360:	9b07      	ldr	r3, [sp, #28]
 8008362:	085f      	lsrs	r7, r3, #1
 8008364:	f003 0601 	and.w	r6, r3, #1
 8008368:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800836c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008370:	42ac      	cmp	r4, r5
 8008372:	d2f3      	bcs.n	800835c <lite_decompress_ilutof32+0x38>
 8008374:	b30f      	cbz	r7, 80083ba <lite_decompress_ilutof32+0x96>
 8008376:	f104 0e08 	add.w	lr, r4, #8
 800837a:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800837e:	eb00 0108 	add.w	r1, r0, r8
 8008382:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8008386:	f10e 0e08 	add.w	lr, lr, #8
 800838a:	091b      	lsrs	r3, r3, #4
 800838c:	4561      	cmp	r1, ip
 800838e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f84e 3c10 	str.w	r3, [lr, #-16]
 8008398:	f89c 3000 	ldrb.w	r3, [ip]
 800839c:	f003 030f 	and.w	r3, r3, #15
 80083a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f84e 3c0c 	str.w	r3, [lr, #-12]
 80083aa:	d1ea      	bne.n	8008382 <lite_decompress_ilutof32+0x5e>
 80083ac:	4438      	add	r0, r7
 80083ae:	444c      	add	r4, r9
 80083b0:	b92e      	cbnz	r6, 80083be <lite_decompress_ilutof32+0x9a>
 80083b2:	42a5      	cmp	r5, r4
 80083b4:	d8df      	bhi.n	8008376 <lite_decompress_ilutof32+0x52>
 80083b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083ba:	b906      	cbnz	r6, 80083be <lite_decompress_ilutof32+0x9a>
 80083bc:	e7fe      	b.n	80083bc <lite_decompress_ilutof32+0x98>
 80083be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80083c2:	091b      	lsrs	r3, r3, #4
 80083c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f844 3b04 	str.w	r3, [r4], #4
 80083ce:	e7cf      	b.n	8008370 <lite_decompress_ilutof32+0x4c>

080083d0 <forward_lite_dense_if32of32wf32>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	ed2d 8b0c 	vpush	{d8-d13}
 80083d8:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 80083dc:	e9d0 1700 	ldrd	r1, r7, [r0]
 80083e0:	fb03 f30c 	mul.w	r3, r3, ip
 80083e4:	4602      	mov	r2, r0
 80083e6:	b083      	sub	sp, #12
 80083e8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80083ec:	4281      	cmp	r1, r0
 80083ee:	f080 811d 	bcs.w	800862c <forward_lite_dense_if32of32wf32+0x25c>
 80083f2:	6915      	ldr	r5, [r2, #16]
 80083f4:	ea4f 068c 	mov.w	r6, ip, lsl #2
 80083f8:	4664      	mov	r4, ip
 80083fa:	eb01 0806 	add.w	r8, r1, r6
 80083fe:	6896      	ldr	r6, [r2, #8]
 8008400:	4588      	cmp	r8, r1
 8008402:	f240 8108 	bls.w	8008616 <forward_lite_dense_if32of32wf32+0x246>
 8008406:	f1a5 0e10 	sub.w	lr, r5, #16
 800840a:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800840e:	468c      	mov	ip, r1
 8008410:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 8008414:	f10e 0e01 	add.w	lr, lr, #1
 8008418:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800841c:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 8008420:	e9cd 0100 	strd	r0, r1, [sp]
 8008424:	2d0f      	cmp	r5, #15
 8008426:	f240 8106 	bls.w	8008636 <forward_lite_dense_if32of32wf32+0x266>
 800842a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800842e:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 8008432:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8008680 <forward_lite_dense_if32of32wf32+0x2b0>
 8008436:	4628      	mov	r0, r5
 8008438:	ed53 6a0f 	vldr	s13, [r3, #-60]	@ 0xffffffc4
 800843c:	3810      	subs	r0, #16
 800843e:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 8008442:	3340      	adds	r3, #64	@ 0x40
 8008444:	ed51 4a10 	vldr	s9, [r1, #-64]	@ 0xffffffc0
 8008448:	280f      	cmp	r0, #15
 800844a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800844e:	ed13 5a20 	vldr	s10, [r3, #-128]	@ 0xffffff80
 8008452:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8008456:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800845a:	ed53 6a1e 	vldr	s13, [r3, #-120]	@ 0xffffff88
 800845e:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008462:	ed11 6a1d 	vldr	s12, [r1, #-116]	@ 0xffffff8c
 8008466:	ed13 da1d 	vldr	s26, [r3, #-116]	@ 0xffffff8c
 800846a:	ed53 ca1c 	vldr	s25, [r3, #-112]	@ 0xffffff90
 800846e:	ed11 ca1c 	vldr	s24, [r1, #-112]	@ 0xffffff90
 8008472:	ed11 ba1b 	vldr	s22, [r1, #-108]	@ 0xffffff94
 8008476:	ed53 ba1b 	vldr	s23, [r3, #-108]	@ 0xffffff94
 800847a:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800847e:	ed11 aa1a 	vldr	s20, [r1, #-104]	@ 0xffffff98
 8008482:	ed53 aa1a 	vldr	s21, [r3, #-104]	@ 0xffffff98
 8008486:	ed11 9a19 	vldr	s18, [r1, #-100]	@ 0xffffff9c
 800848a:	ed53 9a19 	vldr	s19, [r3, #-100]	@ 0xffffff9c
 800848e:	ed51 8a18 	vldr	s17, [r1, #-96]	@ 0xffffffa0
 8008492:	ed13 8a18 	vldr	s16, [r3, #-96]	@ 0xffffffa0
 8008496:	eeed 7a06 	vfma.f32	s15, s26, s12
 800849a:	ed11 0a17 	vldr	s0, [r1, #-92]	@ 0xffffffa4
 800849e:	ed53 0a17 	vldr	s1, [r3, #-92]	@ 0xffffffa4
 80084a2:	ed11 1a16 	vldr	s2, [r1, #-88]	@ 0xffffffa8
 80084a6:	ed53 1a16 	vldr	s3, [r3, #-88]	@ 0xffffffa8
 80084aa:	ed11 2a15 	vldr	s4, [r1, #-84]	@ 0xffffffac
 80084ae:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 80084b2:	eeec 7a8c 	vfma.f32	s15, s25, s24
 80084b6:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 80084ba:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 80084be:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 80084c2:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 80084c6:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 80084ca:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 80084ce:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 80084d2:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 80084d6:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 80084da:	eeea 7a8a 	vfma.f32	s15, s21, s20
 80084de:	eee9 7a89 	vfma.f32	s15, s19, s18
 80084e2:	eee8 7a88 	vfma.f32	s15, s17, s16
 80084e6:	eee0 7a20 	vfma.f32	s15, s0, s1
 80084ea:	eee1 7a21 	vfma.f32	s15, s2, s3
 80084ee:	eee2 7a22 	vfma.f32	s15, s4, s5
 80084f2:	eee3 7a23 	vfma.f32	s15, s6, s7
 80084f6:	eee4 7a24 	vfma.f32	s15, s8, s9
 80084fa:	eee5 7a25 	vfma.f32	s15, s10, s11
 80084fe:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008502:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008506:	d897      	bhi.n	8008438 <forward_lite_dense_if32of32wf32+0x68>
 8008508:	eb06 010b 	add.w	r1, r6, fp
 800850c:	f005 000f 	and.w	r0, r5, #15
 8008510:	4673      	mov	r3, lr
 8008512:	2803      	cmp	r0, #3
 8008514:	d95f      	bls.n	80085d6 <forward_lite_dense_if32of32wf32+0x206>
 8008516:	edd1 6a01 	vldr	s13, [r1, #4]
 800851a:	1f04      	subs	r4, r0, #4
 800851c:	edd3 7a01 	vldr	s15, [r3, #4]
 8008520:	ed93 4a00 	vldr	s8, [r3]
 8008524:	2c03      	cmp	r4, #3
 8008526:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800852a:	edd1 4a00 	vldr	s9, [r1]
 800852e:	ed93 5a02 	vldr	s10, [r3, #8]
 8008532:	edd1 5a02 	vldr	s11, [r1, #8]
 8008536:	eee4 7a24 	vfma.f32	s15, s8, s9
 800853a:	ed93 6a03 	vldr	s12, [r3, #12]
 800853e:	edd1 6a03 	vldr	s13, [r1, #12]
 8008542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008546:	eee5 7a25 	vfma.f32	s15, s10, s11
 800854a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800854e:	eeb0 7a67 	vmov.f32	s14, s15
 8008552:	d938      	bls.n	80085c6 <forward_lite_dense_if32of32wf32+0x1f6>
 8008554:	edd1 6a05 	vldr	s13, [r1, #20]
 8008558:	f1a0 0a08 	sub.w	sl, r0, #8
 800855c:	edd3 7a05 	vldr	s15, [r3, #20]
 8008560:	ed93 4a04 	vldr	s8, [r3, #16]
 8008564:	f1ba 0f03 	cmp.w	sl, #3
 8008568:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800856c:	edd1 4a04 	vldr	s9, [r1, #16]
 8008570:	ed93 5a06 	vldr	s10, [r3, #24]
 8008574:	edd1 5a06 	vldr	s11, [r1, #24]
 8008578:	eee4 7a24 	vfma.f32	s15, s8, s9
 800857c:	ed93 6a07 	vldr	s12, [r3, #28]
 8008580:	edd1 6a07 	vldr	s13, [r1, #28]
 8008584:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008588:	eee6 7a26 	vfma.f32	s15, s12, s13
 800858c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008590:	d919      	bls.n	80085c6 <forward_lite_dense_if32of32wf32+0x1f6>
 8008592:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8008596:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800859a:	ed91 4a08 	vldr	s8, [r1, #32]
 800859e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80085a2:	edd3 4a08 	vldr	s9, [r3, #32]
 80085a6:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 80085aa:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 80085ae:	eee4 7a24 	vfma.f32	s15, s8, s9
 80085b2:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 80085b6:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80085ba:	eee5 7a25 	vfma.f32	s15, s10, s11
 80085be:	eee6 7a26 	vfma.f32	s15, s12, s13
 80085c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80085c6:	08a4      	lsrs	r4, r4, #2
 80085c8:	f000 0003 	and.w	r0, r0, #3
 80085cc:	3401      	adds	r4, #1
 80085ce:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 80085d2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 80085d6:	b1a8      	cbz	r0, 8008604 <forward_lite_dense_if32of32wf32+0x234>
 80085d8:	edd3 6a00 	vldr	s13, [r3]
 80085dc:	2801      	cmp	r0, #1
 80085de:	edd1 7a00 	vldr	s15, [r1]
 80085e2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80085e6:	d00d      	beq.n	8008604 <forward_lite_dense_if32of32wf32+0x234>
 80085e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80085ec:	2802      	cmp	r0, #2
 80085ee:	edd1 7a01 	vldr	s15, [r1, #4]
 80085f2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80085f6:	d005      	beq.n	8008604 <forward_lite_dense_if32of32wf32+0x234>
 80085f8:	edd1 6a02 	vldr	s13, [r1, #8]
 80085fc:	edd3 7a02 	vldr	s15, [r3, #8]
 8008600:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008604:	ecac 7a01 	vstmia	ip!, {s14}
 8008608:	45e0      	cmp	r8, ip
 800860a:	444e      	add	r6, r9
 800860c:	f63f af0a 	bhi.w	8008424 <forward_lite_dense_if32of32wf32+0x54>
 8008610:	6954      	ldr	r4, [r2, #20]
 8008612:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008616:	68d3      	ldr	r3, [r2, #12]
 8008618:	b99b      	cbnz	r3, 8008642 <forward_lite_dense_if32of32wf32+0x272>
 800861a:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800861e:	6915      	ldr	r5, [r2, #16]
 8008620:	00a6      	lsls	r6, r4, #2
 8008622:	4288      	cmp	r0, r1
 8008624:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 8008628:	f63f aee7 	bhi.w	80083fa <forward_lite_dense_if32of32wf32+0x2a>
 800862c:	b003      	add	sp, #12
 800862e:	ecbd 8b0c 	vpop	{d8-d13}
 8008632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008636:	4628      	mov	r0, r5
 8008638:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8008680 <forward_lite_dense_if32of32wf32+0x2b0>
 800863c:	4631      	mov	r1, r6
 800863e:	463b      	mov	r3, r7
 8008640:	e767      	b.n	8008512 <forward_lite_dense_if32of32wf32+0x142>
 8008642:	2c00      	cmp	r4, #0
 8008644:	d0e9      	beq.n	800861a <forward_lite_dense_if32of32wf32+0x24a>
 8008646:	edd1 7a00 	vldr	s15, [r1]
 800864a:	ed93 7a00 	vldr	s14, [r3]
 800864e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008652:	edc1 7a00 	vstr	s15, [r1]
 8008656:	6954      	ldr	r4, [r2, #20]
 8008658:	2c01      	cmp	r4, #1
 800865a:	d9de      	bls.n	800861a <forward_lite_dense_if32of32wf32+0x24a>
 800865c:	1d0d      	adds	r5, r1, #4
 800865e:	2301      	movs	r3, #1
 8008660:	68d4      	ldr	r4, [r2, #12]
 8008662:	ed95 7a00 	vldr	s14, [r5]
 8008666:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800866a:	3301      	adds	r3, #1
 800866c:	edd4 7a00 	vldr	s15, [r4]
 8008670:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008674:	ece5 7a01 	vstmia	r5!, {s15}
 8008678:	6954      	ldr	r4, [r2, #20]
 800867a:	429c      	cmp	r4, r3
 800867c:	d8f0      	bhi.n	8008660 <forward_lite_dense_if32of32wf32+0x290>
 800867e:	e7cc      	b.n	800861a <forward_lite_dense_if32of32wf32+0x24a>
 8008680:	00000000 	.word	0x00000000

08008684 <forward_lite_dense_if32of32wf32_lut4>:
 8008684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008688:	b08d      	sub	sp, #52	@ 0x34
 800868a:	4604      	mov	r4, r0
 800868c:	4618      	mov	r0, r3
 800868e:	460d      	mov	r5, r1
 8008690:	920a      	str	r2, [sp, #40]	@ 0x28
 8008692:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008696:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800869a:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800869e:	fb02 f303 	mul.w	r3, r2, r3
 80086a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80086a6:	9308      	str	r3, [sp, #32]
 80086a8:	f1b8 0f00 	cmp.w	r8, #0
 80086ac:	d004      	beq.n	80086b8 <forward_lite_dense_if32of32wf32_lut4+0x34>
 80086ae:	2240      	movs	r2, #64	@ 0x40
 80086b0:	4641      	mov	r1, r8
 80086b2:	f000 fc15 	bl	8008ee0 <st_int8_copy>
 80086b6:	4640      	mov	r0, r8
 80086b8:	9b08      	ldr	r3, [sp, #32]
 80086ba:	429c      	cmp	r4, r3
 80086bc:	f080 810c 	bcs.w	80088d8 <forward_lite_dense_if32of32wf32_lut4+0x254>
 80086c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086c2:	08fa      	lsrs	r2, r7, #3
 80086c4:	f027 0901 	bic.w	r9, r7, #1
 80086c8:	9405      	str	r4, [sp, #20]
 80086ca:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80086ce:	f007 0301 	and.w	r3, r7, #1
 80086d2:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 80086d6:	9202      	str	r2, [sp, #8]
 80086d8:	9303      	str	r3, [sp, #12]
 80086da:	00bb      	lsls	r3, r7, #2
 80086dc:	0092      	lsls	r2, r2, #2
 80086de:	f105 0120 	add.w	r1, r5, #32
 80086e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086e4:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 80086e8:	46e6      	mov	lr, ip
 80086ea:	465c      	mov	r4, fp
 80086ec:	9b05      	ldr	r3, [sp, #20]
 80086ee:	9204      	str	r2, [sp, #16]
 80086f0:	f8cd c01c 	str.w	ip, [sp, #28]
 80086f4:	9617      	str	r6, [sp, #92]	@ 0x5c
 80086f6:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 80086fa:	9a07      	ldr	r2, [sp, #28]
 80086fc:	eb03 0a02 	add.w	sl, r3, r2
 8008700:	f1a1 0220 	sub.w	r2, r1, #32
 8008704:	459a      	cmp	sl, r3
 8008706:	9206      	str	r2, [sp, #24]
 8008708:	f240 80e9 	bls.w	80088de <forward_lite_dense_if32of32wf32_lut4+0x25a>
 800870c:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 8008710:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008712:	4698      	mov	r8, r3
 8008714:	465d      	mov	r5, fp
 8008716:	9b02      	ldr	r3, [sp, #8]
 8008718:	2b00      	cmp	r3, #0
 800871a:	f000 80c0 	beq.w	800889e <forward_lite_dense_if32of32wf32_lut4+0x21a>
 800871e:	9b04      	ldr	r3, [sp, #16]
 8008720:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8008910 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 8008724:	eb02 0c03 	add.w	ip, r2, r3
 8008728:	460b      	mov	r3, r1
 800872a:	f892 e000 	ldrb.w	lr, [r2]
 800872e:	3204      	adds	r2, #4
 8008730:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 8008734:	3320      	adds	r3, #32
 8008736:	f00e 0b0f 	and.w	fp, lr, #15
 800873a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800873e:	f812 7c03 	ldrb.w	r7, [r2, #-3]
 8008742:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8008746:	ed13 4a10 	vldr	s8, [r3, #-64]	@ 0xffffffc0
 800874a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800874e:	ed53 3a0e 	vldr	s7, [r3, #-56]	@ 0xffffffc8
 8008752:	eddb 7a00 	vldr	s15, [fp]
 8008756:	ed9e 3a00 	vldr	s6, [lr]
 800875a:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800875e:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8008762:	f007 070f 	and.w	r7, r7, #15
 8008766:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800876a:	f812 6c02 	ldrb.w	r6, [r2, #-2]
 800876e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008772:	ed13 5a0d 	vldr	s10, [r3, #-52]	@ 0xffffffcc
 8008776:	eee3 7a04 	vfma.f32	s15, s6, s8
 800877a:	ed9e 3a00 	vldr	s6, [lr]
 800877e:	ed97 4a00 	vldr	s8, [r7]
 8008782:	0937      	lsrs	r7, r6, #4
 8008784:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 8008788:	f006 060f 	and.w	r6, r6, #15
 800878c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8008790:	ed13 6a0b 	vldr	s12, [r3, #-44]	@ 0xffffffd4
 8008794:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8008798:	ed53 5a0a 	vldr	s11, [r3, #-40]	@ 0xffffffd8
 800879c:	ed53 6a09 	vldr	s13, [r3, #-36]	@ 0xffffffdc
 80087a0:	eee3 7a23 	vfma.f32	s15, s6, s7
 80087a4:	eee4 7a05 	vfma.f32	s15, s8, s10
 80087a8:	ed97 4a00 	vldr	s8, [r7]
 80087ac:	ed96 5a00 	vldr	s10, [r6]
 80087b0:	f812 6c01 	ldrb.w	r6, [r2, #-1]
 80087b4:	4562      	cmp	r2, ip
 80087b6:	ea4f 1716 	mov.w	r7, r6, lsr #4
 80087ba:	f006 060f 	and.w	r6, r6, #15
 80087be:	eee4 7a24 	vfma.f32	s15, s8, s9
 80087c2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80087c6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80087ca:	eee5 7a06 	vfma.f32	s15, s10, s12
 80087ce:	ed97 5a00 	vldr	s10, [r7]
 80087d2:	ed96 6a00 	vldr	s12, [r6]
 80087d6:	eee5 7a25 	vfma.f32	s15, s10, s11
 80087da:	eee6 7a26 	vfma.f32	s15, s12, s13
 80087de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80087e2:	d1a2      	bne.n	800872a <forward_lite_dense_if32of32wf32_lut4+0xa6>
 80087e4:	46a6      	mov	lr, r4
 80087e6:	45ce      	cmp	lr, r9
 80087e8:	d260      	bcs.n	80088ac <forward_lite_dense_if32of32wf32_lut4+0x228>
 80087ea:	eba5 070e 	sub.w	r7, r5, lr
 80087ee:	f10e 0208 	add.w	r2, lr, #8
 80087f2:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 80087f6:	f8cd a004 	str.w	sl, [sp, #4]
 80087fa:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 80087fe:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8008802:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8008806:	3208      	adds	r2, #8
 8008808:	ed52 5a03 	vldr	s11, [r2, #-12]
 800880c:	f003 0a0f 	and.w	sl, r3, #15
 8008810:	091b      	lsrs	r3, r3, #4
 8008812:	ed52 6a04 	vldr	s13, [r2, #-16]
 8008816:	42b7      	cmp	r7, r6
 8008818:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800881c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008820:	edda 7a00 	vldr	s15, [sl]
 8008824:	ed93 6a00 	vldr	s12, [r3]
 8008828:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800882c:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008834:	d1e5      	bne.n	8008802 <forward_lite_dense_if32of32wf32_lut4+0x17e>
 8008836:	f10b 0b01 	add.w	fp, fp, #1
 800883a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800883e:	eb0c 020b 	add.w	r2, ip, fp
 8008842:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	b30b      	cbz	r3, 800888e <forward_lite_dense_if32of32wf32_lut4+0x20a>
 800884a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800884e:	edde 7a00 	vldr	s15, [lr]
 8008852:	091b      	lsrs	r3, r3, #4
 8008854:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008858:	edd3 6a00 	vldr	s13, [r3]
 800885c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008860:	eca8 7a01 	vstmia	r8!, {s14}
 8008864:	45c2      	cmp	sl, r8
 8008866:	f63f af56 	bhi.w	8008716 <forward_lite_dense_if32of32wf32_lut4+0x92>
 800886a:	9b05      	ldr	r3, [sp, #20]
 800886c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800886e:	189d      	adds	r5, r3, r2
 8008870:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008872:	b9eb      	cbnz	r3, 80088b0 <forward_lite_dense_if32of32wf32_lut4+0x22c>
 8008874:	9b08      	ldr	r3, [sp, #32]
 8008876:	42ab      	cmp	r3, r5
 8008878:	d92e      	bls.n	80088d8 <forward_lite_dense_if32of32wf32_lut4+0x254>
 800887a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800887c:	4499      	add	r9, r3
 800887e:	441c      	add	r4, r3
 8008880:	4419      	add	r1, r3
 8008882:	9b05      	ldr	r3, [sp, #20]
 8008884:	459a      	cmp	sl, r3
 8008886:	d92c      	bls.n	80088e2 <forward_lite_dense_if32of32wf32_lut4+0x25e>
 8008888:	462b      	mov	r3, r5
 800888a:	9505      	str	r5, [sp, #20]
 800888c:	e735      	b.n	80086fa <forward_lite_dense_if32of32wf32_lut4+0x76>
 800888e:	eca8 7a01 	vstmia	r8!, {s14}
 8008892:	45c2      	cmp	sl, r8
 8008894:	d9e9      	bls.n	800886a <forward_lite_dense_if32of32wf32_lut4+0x1e6>
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	2b00      	cmp	r3, #0
 800889a:	f47f af40 	bne.w	800871e <forward_lite_dense_if32of32wf32_lut4+0x9a>
 800889e:	f8dd e018 	ldr.w	lr, [sp, #24]
 80088a2:	4694      	mov	ip, r2
 80088a4:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8008910 <forward_lite_dense_if32of32wf32_lut4+0x28c>
 80088a8:	45ce      	cmp	lr, r9
 80088aa:	d39e      	bcc.n	80087ea <forward_lite_dense_if32of32wf32_lut4+0x166>
 80088ac:	4662      	mov	r2, ip
 80088ae:	e7ca      	b.n	8008846 <forward_lite_dense_if32of32wf32_lut4+0x1c2>
 80088b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d0de      	beq.n	8008874 <forward_lite_dense_if32of32wf32_lut4+0x1f0>
 80088b6:	9b07      	ldr	r3, [sp, #28]
 80088b8:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 80088bc:	1aea      	subs	r2, r5, r3
 80088be:	edd2 7a00 	vldr	s15, [r2]
 80088c2:	ecbc 7a01 	vldmia	ip!, {s14}
 80088c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088ca:	ece2 7a01 	vstmia	r2!, {s15}
 80088ce:	42aa      	cmp	r2, r5
 80088d0:	d1f5      	bne.n	80088be <forward_lite_dense_if32of32wf32_lut4+0x23a>
 80088d2:	9b08      	ldr	r3, [sp, #32]
 80088d4:	42ab      	cmp	r3, r5
 80088d6:	d8d0      	bhi.n	800887a <forward_lite_dense_if32of32wf32_lut4+0x1f6>
 80088d8:	b00d      	add	sp, #52	@ 0x34
 80088da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088de:	461d      	mov	r5, r3
 80088e0:	e7c6      	b.n	8008870 <forward_lite_dense_if32of32wf32_lut4+0x1ec>
 80088e2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80088e6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80088e8:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 80088ea:	eba5 0c0c 	sub.w	ip, r5, ip
 80088ee:	b169      	cbz	r1, 800890c <forward_lite_dense_if32of32wf32_lut4+0x288>
 80088f0:	4663      	mov	r3, ip
 80088f2:	4632      	mov	r2, r6
 80088f4:	ed93 7a00 	vldr	s14, [r3]
 80088f8:	ecf2 7a01 	vldmia	r2!, {s15}
 80088fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008900:	ece3 7a01 	vstmia	r3!, {s15}
 8008904:	429d      	cmp	r5, r3
 8008906:	d1f5      	bne.n	80088f4 <forward_lite_dense_if32of32wf32_lut4+0x270>
 8008908:	2900      	cmp	r1, #0
 800890a:	d1f1      	bne.n	80088f0 <forward_lite_dense_if32of32wf32_lut4+0x26c>
 800890c:	e7fe      	b.n	800890c <forward_lite_dense_if32of32wf32_lut4+0x288>
 800890e:	bf00      	nop
 8008910:	00000000 	.word	0x00000000

08008914 <forward_lite_dense_if32of32wf32_lut8>:
 8008914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008918:	b093      	sub	sp, #76	@ 0x4c
 800891a:	469a      	mov	sl, r3
 800891c:	4604      	mov	r4, r0
 800891e:	468b      	mov	fp, r1
 8008920:	920d      	str	r2, [sp, #52]	@ 0x34
 8008922:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008924:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 8008928:	e9dd 591d 	ldrd	r5, r9, [sp, #116]	@ 0x74
 800892c:	fb02 f303 	mul.w	r3, r2, r3
 8008930:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008934:	930c      	str	r3, [sp, #48]	@ 0x30
 8008936:	b136      	cbz	r6, 8008946 <forward_lite_dense_if32of32wf32_lut8+0x32>
 8008938:	4650      	mov	r0, sl
 800893a:	46b2      	mov	sl, r6
 800893c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008940:	4631      	mov	r1, r6
 8008942:	f000 facd 	bl	8008ee0 <st_int8_copy>
 8008946:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008948:	429c      	cmp	r4, r3
 800894a:	f080 8290 	bcs.w	8008e6e <forward_lite_dense_if32of32wf32_lut8+0x55a>
 800894e:	4ab5      	ldr	r2, [pc, #724]	@ (8008c24 <forward_lite_dense_if32of32wf32_lut8+0x310>)
 8008950:	462f      	mov	r7, r5
 8008952:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008954:	444a      	add	r2, r9
 8008956:	eddf 3ab4 	vldr	s7, [pc, #720]	@ 8008c28 <forward_lite_dense_if32of32wf32_lut8+0x314>
 800895a:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800895e:	0092      	lsls	r2, r2, #2
 8008960:	f8cd c02c 	str.w	ip, [sp, #44]	@ 0x2c
 8008964:	0953      	lsrs	r3, r2, #5
 8008966:	f8cd c044 	str.w	ip, [sp, #68]	@ 0x44
 800896a:	f102 0020 	add.w	r0, r2, #32
 800896e:	4616      	mov	r6, r2
 8008970:	930e      	str	r3, [sp, #56]	@ 0x38
 8008972:	3301      	adds	r3, #1
 8008974:	eb0b 0800 	add.w	r8, fp, r0
 8008978:	4602      	mov	r2, r0
 800897a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008980:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008982:	eb04 0c03 	add.w	ip, r4, r3
 8008986:	45a4      	cmp	ip, r4
 8008988:	d952      	bls.n	8008a30 <forward_lite_dense_if32of32wf32_lut8+0x11c>
 800898a:	f106 031f 	add.w	r3, r6, #31
 800898e:	eb06 000b 	add.w	r0, r6, fp
 8008992:	4625      	mov	r5, r4
 8008994:	eb0b 0e02 	add.w	lr, fp, r2
 8008998:	089b      	lsrs	r3, r3, #2
 800899a:	f100 011f 	add.w	r1, r0, #31
 800899e:	9001      	str	r0, [sp, #4]
 80089a0:	3301      	adds	r3, #1
 80089a2:	9103      	str	r1, [sp, #12]
 80089a4:	1f01      	subs	r1, r0, #4
 80089a6:	940a      	str	r4, [sp, #40]	@ 0x28
 80089a8:	9302      	str	r3, [sp, #8]
 80089aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089ac:	9104      	str	r1, [sp, #16]
 80089ae:	f10b 0104 	add.w	r1, fp, #4
 80089b2:	00db      	lsls	r3, r3, #3
 80089b4:	971d      	str	r7, [sp, #116]	@ 0x74
 80089b6:	9105      	str	r1, [sp, #20]
 80089b8:	3310      	adds	r3, #16
 80089ba:	9307      	str	r3, [sp, #28]
 80089bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089be:	eb0b 1343 	add.w	r3, fp, r3, lsl #5
 80089c2:	9306      	str	r3, [sp, #24]
 80089c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80089c6:	e9cd 2608 	strd	r2, r6, [sp, #32]
 80089ca:	f1b9 0f07 	cmp.w	r9, #7
 80089ce:	d83f      	bhi.n	8008a50 <forward_lite_dense_if32of32wf32_lut8+0x13c>
 80089d0:	45c3      	cmp	fp, r8
 80089d2:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8008c28 <forward_lite_dense_if32of32wf32_lut8+0x314>
 80089d6:	d20f      	bcs.n	80089f8 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 80089d8:	4659      	mov	r1, fp
 80089da:	4618      	mov	r0, r3
 80089dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089e0:	ecf1 7a01 	vldmia	r1!, {s15}
 80089e4:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 80089e8:	4541      	cmp	r1, r8
 80089ea:	edd2 6a00 	vldr	s13, [r2]
 80089ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80089f2:	d3f3      	bcc.n	80089dc <forward_lite_dense_if32of32wf32_lut8+0xc8>
 80089f4:	9a02      	ldr	r2, [sp, #8]
 80089f6:	4413      	add	r3, r2
 80089f8:	eca5 7a01 	vstmia	r5!, {s14}
 80089fc:	45ac      	cmp	ip, r5
 80089fe:	d8e4      	bhi.n	80089ca <forward_lite_dense_if32of32wf32_lut8+0xb6>
 8008a00:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008a02:	46f3      	mov	fp, lr
 8008a04:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a06:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 8008a08:	18e0      	adds	r0, r4, r3
 8008a0a:	e9dd 2608 	ldrd	r2, r6, [sp, #32]
 8008a0e:	2f00      	cmp	r7, #0
 8008a10:	f040 8218 	bne.w	8008e44 <forward_lite_dense_if32of32wf32_lut8+0x530>
 8008a14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a16:	4283      	cmp	r3, r0
 8008a18:	f240 8229 	bls.w	8008e6e <forward_lite_dense_if32of32wf32_lut8+0x55a>
 8008a1c:	45a4      	cmp	ip, r4
 8008a1e:	4490      	add	r8, r2
 8008a20:	f240 823d 	bls.w	8008e9e <forward_lite_dense_if32of32wf32_lut8+0x58a>
 8008a24:	4604      	mov	r4, r0
 8008a26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a28:	eb04 0c03 	add.w	ip, r4, r3
 8008a2c:	45a4      	cmp	ip, r4
 8008a2e:	d8ac      	bhi.n	800898a <forward_lite_dense_if32of32wf32_lut8+0x76>
 8008a30:	2f00      	cmp	r7, #0
 8008a32:	f040 8205 	bne.w	8008e40 <forward_lite_dense_if32of32wf32_lut8+0x52c>
 8008a36:	469c      	mov	ip, r3
 8008a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a3a:	463d      	mov	r5, r7
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	f240 8216 	bls.w	8008e6e <forward_lite_dense_if32of32wf32_lut8+0x55a>
 8008a42:	f1cc 0100 	rsb	r1, ip, #0
 8008a46:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	f040 8217 	bne.w	8008e7c <forward_lite_dense_if32of32wf32_lut8+0x568>
 8008a4e:	e7fe      	b.n	8008a4e <forward_lite_dense_if32of32wf32_lut8+0x13a>
 8008a50:	f003 0203 	and.w	r2, r3, #3
 8008a54:	2a02      	cmp	r2, #2
 8008a56:	f000 81ef 	beq.w	8008e38 <forward_lite_dense_if32of32wf32_lut8+0x524>
 8008a5a:	2a03      	cmp	r2, #3
 8008a5c:	f000 80e6 	beq.w	8008c2c <forward_lite_dense_if32of32wf32_lut8+0x318>
 8008a60:	2a01      	cmp	r2, #1
 8008a62:	f000 81d3 	beq.w	8008e0c <forward_lite_dense_if32of32wf32_lut8+0x4f8>
 8008a66:	9a01      	ldr	r2, [sp, #4]
 8008a68:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8008c28 <forward_lite_dense_if32of32wf32_lut8+0x314>
 8008a6c:	4593      	cmp	fp, r2
 8008a6e:	f200 8203 	bhi.w	8008e78 <forward_lite_dense_if32of32wf32_lut8+0x564>
 8008a72:	9807      	ldr	r0, [sp, #28]
 8008a74:	f103 0208 	add.w	r2, r3, #8
 8008a78:	f10b 0120 	add.w	r1, fp, #32
 8008a7c:	18c4      	adds	r4, r0, r3
 8008a7e:	f812 0c07 	ldrb.w	r0, [r2, #-7]
 8008a82:	3208      	adds	r2, #8
 8008a84:	ed51 2a07 	vldr	s5, [r1, #-28]	@ 0xffffffe4
 8008a88:	3120      	adds	r1, #32
 8008a8a:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008a8e:	ed11 3a10 	vldr	s6, [r1, #-64]	@ 0xffffffc0
 8008a92:	ed11 4a0e 	vldr	s8, [r1, #-56]	@ 0xffffffc8
 8008a96:	edd0 7a00 	vldr	s15, [r0]
 8008a9a:	f812 0c10 	ldrb.w	r0, [r2, #-16]
 8008a9e:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8008aa2:	ed51 4a0d 	vldr	s9, [r1, #-52]	@ 0xffffffcc
 8008aa6:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008aaa:	ed51 6a0c 	vldr	s13, [r1, #-48]	@ 0xffffffd0
 8008aae:	ed11 5a0b 	vldr	s10, [r1, #-44]	@ 0xffffffd4
 8008ab2:	edd0 2a00 	vldr	s5, [r0]
 8008ab6:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
 8008aba:	eee2 7a83 	vfma.f32	s15, s5, s6
 8008abe:	ed51 5a0a 	vldr	s11, [r1, #-40]	@ 0xffffffd8
 8008ac2:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008ac6:	ed11 6a09 	vldr	s12, [r1, #-36]	@ 0xffffffdc
 8008aca:	ed90 3a00 	vldr	s6, [r0]
 8008ace:	f812 0c0d 	ldrb.w	r0, [r2, #-13]
 8008ad2:	eee3 7a04 	vfma.f32	s15, s6, s8
 8008ad6:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008ada:	ed90 4a00 	vldr	s8, [r0]
 8008ade:	f812 0c0c 	ldrb.w	r0, [r2, #-12]
 8008ae2:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008ae6:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008aea:	edd0 4a00 	vldr	s9, [r0]
 8008aee:	f812 0c0b 	ldrb.w	r0, [r2, #-11]
 8008af2:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008af6:	eee4 7aa6 	vfma.f32	s15, s9, s13
 8008afa:	edd0 6a00 	vldr	s13, [r0]
 8008afe:	f812 0c0a 	ldrb.w	r0, [r2, #-10]
 8008b02:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008b06:	eee5 7a26 	vfma.f32	s15, s10, s13
 8008b0a:	edd0 6a00 	vldr	s13, [r0]
 8008b0e:	f812 0c09 	ldrb.w	r0, [r2, #-9]
 8008b12:	4294      	cmp	r4, r2
 8008b14:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 8008b18:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8008b1c:	edd0 6a00 	vldr	s13, [r0]
 8008b20:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008b24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008b28:	d1a9      	bne.n	8008a7e <forward_lite_dense_if32of32wf32_lut8+0x16a>
 8008b2a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008b2c:	4413      	add	r3, r2
 8008b2e:	9a06      	ldr	r2, [sp, #24]
 8008b30:	4572      	cmp	r2, lr
 8008b32:	f4bf af61 	bcs.w	80089f8 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 8008b36:	7819      	ldrb	r1, [r3, #0]
 8008b38:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008b3c:	edd1 7a00 	vldr	s15, [r1]
 8008b40:	4611      	mov	r1, r2
 8008b42:	ecf1 6a01 	vldmia	r1!, {s13}
 8008b46:	458e      	cmp	lr, r1
 8008b48:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b4c:	d963      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008b4e:	7859      	ldrb	r1, [r3, #1]
 8008b50:	edd2 6a01 	vldr	s13, [r2, #4]
 8008b54:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008b58:	edd1 7a00 	vldr	s15, [r1]
 8008b5c:	f102 0108 	add.w	r1, r2, #8
 8008b60:	4588      	cmp	r8, r1
 8008b62:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b66:	d956      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008b68:	7899      	ldrb	r1, [r3, #2]
 8008b6a:	edd2 7a02 	vldr	s15, [r2, #8]
 8008b6e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008b72:	edd1 6a00 	vldr	s13, [r1]
 8008b76:	f102 010c 	add.w	r1, r2, #12
 8008b7a:	4588      	cmp	r8, r1
 8008b7c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b80:	d949      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008b82:	78d9      	ldrb	r1, [r3, #3]
 8008b84:	edd2 6a03 	vldr	s13, [r2, #12]
 8008b88:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008b8c:	edd1 7a00 	vldr	s15, [r1]
 8008b90:	f102 0110 	add.w	r1, r2, #16
 8008b94:	4588      	cmp	r8, r1
 8008b96:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008b9a:	d93c      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008b9c:	7919      	ldrb	r1, [r3, #4]
 8008b9e:	edd2 6a04 	vldr	s13, [r2, #16]
 8008ba2:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008ba6:	edd1 7a00 	vldr	s15, [r1]
 8008baa:	f102 0114 	add.w	r1, r2, #20
 8008bae:	4588      	cmp	r8, r1
 8008bb0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bb4:	d92f      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008bb6:	7959      	ldrb	r1, [r3, #5]
 8008bb8:	edd2 6a05 	vldr	s13, [r2, #20]
 8008bbc:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008bc0:	edd1 7a00 	vldr	s15, [r1]
 8008bc4:	f102 0118 	add.w	r1, r2, #24
 8008bc8:	4588      	cmp	r8, r1
 8008bca:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008bce:	d922      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008bd0:	7999      	ldrb	r1, [r3, #6]
 8008bd2:	edd2 6a06 	vldr	s13, [r2, #24]
 8008bd6:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008bda:	edd1 7a00 	vldr	s15, [r1]
 8008bde:	f102 011c 	add.w	r1, r2, #28
 8008be2:	4588      	cmp	r8, r1
 8008be4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008be8:	d915      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008bea:	79d9      	ldrb	r1, [r3, #7]
 8008bec:	edd2 7a07 	vldr	s15, [r2, #28]
 8008bf0:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008bf4:	edd1 6a00 	vldr	s13, [r1]
 8008bf8:	f102 0120 	add.w	r1, r2, #32
 8008bfc:	4588      	cmp	r8, r1
 8008bfe:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c02:	d908      	bls.n	8008c16 <forward_lite_dense_if32of32wf32_lut8+0x302>
 8008c04:	7a19      	ldrb	r1, [r3, #8]
 8008c06:	edd2 7a08 	vldr	s15, [r2, #32]
 8008c0a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008c0e:	edd1 6a00 	vldr	s13, [r1]
 8008c12:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c16:	9903      	ldr	r1, [sp, #12]
 8008c18:	1a8a      	subs	r2, r1, r2
 8008c1a:	eb03 0292 	add.w	r2, r3, r2, lsr #2
 8008c1e:	1c53      	adds	r3, r2, #1
 8008c20:	e6ea      	b.n	80089f8 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 8008c22:	bf00      	nop
 8008c24:	3ffffff8 	.word	0x3ffffff8
 8008c28:	00000000 	.word	0x00000000
 8008c2c:	eeb0 7a63 	vmov.f32	s14, s7
 8008c30:	465a      	mov	r2, fp
 8008c32:	461f      	mov	r7, r3
 8008c34:	4610      	mov	r0, r2
 8008c36:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008c3a:	ecf0 7a01 	vldmia	r0!, {s15}
 8008c3e:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008c42:	edd1 6a00 	vldr	s13, [r1]
 8008c46:	9901      	ldr	r1, [sp, #4]
 8008c48:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008c4c:	4288      	cmp	r0, r1
 8008c4e:	f200 8111 	bhi.w	8008e74 <forward_lite_dense_if32of32wf32_lut8+0x560>
 8008c52:	9904      	ldr	r1, [sp, #16]
 8008c54:	f103 0411 	add.w	r4, r3, #17
 8008c58:	3309      	adds	r3, #9
 8008c5a:	1a8e      	subs	r6, r1, r2
 8008c5c:	3224      	adds	r2, #36	@ 0x24
 8008c5e:	0976      	lsrs	r6, r6, #5
 8008c60:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008c64:	f813 1c07 	ldrb.w	r1, [r3, #-7]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	ed12 6a07 	vldr	s12, [r2, #-28]	@ 0xffffffe4
 8008c6e:	3220      	adds	r2, #32
 8008c70:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008c74:	ed52 2a10 	vldr	s5, [r2, #-64]	@ 0xffffffc0
 8008c78:	ed12 3a0e 	vldr	s6, [r2, #-56]	@ 0xffffffc8
 8008c7c:	edd1 7a00 	vldr	s15, [r1]
 8008c80:	f813 1c10 	ldrb.w	r1, [r3, #-16]
 8008c84:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008c88:	ed12 4a0d 	vldr	s8, [r2, #-52]	@ 0xffffffcc
 8008c8c:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008c90:	ed52 4a0c 	vldr	s9, [r2, #-48]	@ 0xffffffd0
 8008c94:	ed12 5a0b 	vldr	s10, [r2, #-44]	@ 0xffffffd4
 8008c98:	ed91 6a00 	vldr	s12, [r1]
 8008c9c:	f813 1c0e 	ldrb.w	r1, [r3, #-14]
 8008ca0:	eee2 7a86 	vfma.f32	s15, s5, s12
 8008ca4:	ed52 5a0a 	vldr	s11, [r2, #-40]	@ 0xffffffd8
 8008ca8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008cac:	ed52 6a09 	vldr	s13, [r2, #-36]	@ 0xffffffdc
 8008cb0:	ed91 6a00 	vldr	s12, [r1]
 8008cb4:	f813 1c0d 	ldrb.w	r1, [r3, #-13]
 8008cb8:	eee3 7a06 	vfma.f32	s15, s6, s12
 8008cbc:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008cc0:	ed91 6a00 	vldr	s12, [r1]
 8008cc4:	f813 1c0c 	ldrb.w	r1, [r3, #-12]
 8008cc8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008ccc:	eee4 7a06 	vfma.f32	s15, s8, s12
 8008cd0:	ed91 6a00 	vldr	s12, [r1]
 8008cd4:	f813 1c0b 	ldrb.w	r1, [r3, #-11]
 8008cd8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008cdc:	eee4 7a86 	vfma.f32	s15, s9, s12
 8008ce0:	ed91 6a00 	vldr	s12, [r1]
 8008ce4:	f813 1c0a 	ldrb.w	r1, [r3, #-10]
 8008ce8:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008cec:	eee5 7a06 	vfma.f32	s15, s10, s12
 8008cf0:	ed91 6a00 	vldr	s12, [r1]
 8008cf4:	f813 1c09 	ldrb.w	r1, [r3, #-9]
 8008cf8:	429c      	cmp	r4, r3
 8008cfa:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008cfe:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008d02:	ed91 6a00 	vldr	s12, [r1]
 8008d06:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008d0e:	d1a9      	bne.n	8008c64 <forward_lite_dense_if32of32wf32_lut8+0x350>
 8008d10:	3601      	adds	r6, #1
 8008d12:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8008d16:	eb00 1046 	add.w	r0, r0, r6, lsl #5
 8008d1a:	4540      	cmp	r0, r8
 8008d1c:	f4bf ae6c 	bcs.w	80089f8 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 8008d20:	781a      	ldrb	r2, [r3, #0]
 8008d22:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008d26:	edd2 7a00 	vldr	s15, [r2]
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	ecf2 6a01 	vldmia	r2!, {s13}
 8008d30:	4590      	cmp	r8, r2
 8008d32:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d36:	d963      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008d38:	785a      	ldrb	r2, [r3, #1]
 8008d3a:	edd0 6a01 	vldr	s13, [r0, #4]
 8008d3e:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008d42:	edd2 7a00 	vldr	s15, [r2]
 8008d46:	f100 0208 	add.w	r2, r0, #8
 8008d4a:	4590      	cmp	r8, r2
 8008d4c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d50:	d956      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008d52:	789a      	ldrb	r2, [r3, #2]
 8008d54:	edd0 6a02 	vldr	s13, [r0, #8]
 8008d58:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008d5c:	edd2 7a00 	vldr	s15, [r2]
 8008d60:	f100 020c 	add.w	r2, r0, #12
 8008d64:	4590      	cmp	r8, r2
 8008d66:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d6a:	d949      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008d6c:	78da      	ldrb	r2, [r3, #3]
 8008d6e:	edd0 6a03 	vldr	s13, [r0, #12]
 8008d72:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008d76:	edd2 7a00 	vldr	s15, [r2]
 8008d7a:	f100 0210 	add.w	r2, r0, #16
 8008d7e:	4590      	cmp	r8, r2
 8008d80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d84:	d93c      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008d86:	791a      	ldrb	r2, [r3, #4]
 8008d88:	edd0 6a04 	vldr	s13, [r0, #16]
 8008d8c:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008d90:	edd2 7a00 	vldr	s15, [r2]
 8008d94:	f100 0214 	add.w	r2, r0, #20
 8008d98:	4590      	cmp	r8, r2
 8008d9a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008d9e:	d92f      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008da0:	795a      	ldrb	r2, [r3, #5]
 8008da2:	edd0 6a05 	vldr	s13, [r0, #20]
 8008da6:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008daa:	edd2 7a00 	vldr	s15, [r2]
 8008dae:	f100 0218 	add.w	r2, r0, #24
 8008db2:	4596      	cmp	lr, r2
 8008db4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008db8:	d922      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008dba:	799a      	ldrb	r2, [r3, #6]
 8008dbc:	edd0 6a06 	vldr	s13, [r0, #24]
 8008dc0:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008dc4:	edd2 7a00 	vldr	s15, [r2]
 8008dc8:	f100 021c 	add.w	r2, r0, #28
 8008dcc:	4596      	cmp	lr, r2
 8008dce:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008dd2:	d915      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008dd4:	79da      	ldrb	r2, [r3, #7]
 8008dd6:	edd0 6a07 	vldr	s13, [r0, #28]
 8008dda:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008dde:	edd2 7a00 	vldr	s15, [r2]
 8008de2:	f100 0220 	add.w	r2, r0, #32
 8008de6:	4596      	cmp	lr, r2
 8008de8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008dec:	d908      	bls.n	8008e00 <forward_lite_dense_if32of32wf32_lut8+0x4ec>
 8008dee:	7a1a      	ldrb	r2, [r3, #8]
 8008df0:	edd0 7a08 	vldr	s15, [r0, #32]
 8008df4:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 8008df8:	edd2 6a00 	vldr	s13, [r2]
 8008dfc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e00:	9a03      	ldr	r2, [sp, #12]
 8008e02:	1a10      	subs	r0, r2, r0
 8008e04:	eb03 0090 	add.w	r0, r3, r0, lsr #2
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	e5f5      	b.n	80089f8 <forward_lite_dense_if32of32wf32_lut8+0xe4>
 8008e0c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008e10:	eddb 7a00 	vldr	s15, [fp]
 8008e14:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008e18:	9a05      	ldr	r2, [sp, #20]
 8008e1a:	ed91 7a00 	vldr	s14, [r1]
 8008e1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e22:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008e26:	ecf2 7a01 	vldmia	r2!, {s15}
 8008e2a:	eb0a 0181 	add.w	r1, sl, r1, lsl #2
 8008e2e:	edd1 6a00 	vldr	s13, [r1]
 8008e32:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e36:	e6fc      	b.n	8008c32 <forward_lite_dense_if32of32wf32_lut8+0x31e>
 8008e38:	eeb0 7a63 	vmov.f32	s14, s7
 8008e3c:	465a      	mov	r2, fp
 8008e3e:	e7f0      	b.n	8008e22 <forward_lite_dense_if32of32wf32_lut8+0x50e>
 8008e40:	4493      	add	fp, r2
 8008e42:	4620      	mov	r0, r4
 8008e44:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	f43f ade4 	beq.w	8008a14 <forward_lite_dense_if32of32wf32_lut8+0x100>
 8008e4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008e4e:	4639      	mov	r1, r7
 8008e50:	1ac3      	subs	r3, r0, r3
 8008e52:	edd3 7a00 	vldr	s15, [r3]
 8008e56:	ecb1 7a01 	vldmia	r1!, {s14}
 8008e5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e5e:	ece3 7a01 	vstmia	r3!, {s15}
 8008e62:	4298      	cmp	r0, r3
 8008e64:	d1f5      	bne.n	8008e52 <forward_lite_dense_if32of32wf32_lut8+0x53e>
 8008e66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e68:	4283      	cmp	r3, r0
 8008e6a:	f63f add7 	bhi.w	8008a1c <forward_lite_dense_if32of32wf32_lut8+0x108>
 8008e6e:	b013      	add	sp, #76	@ 0x4c
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	463b      	mov	r3, r7
 8008e76:	e750      	b.n	8008d1a <forward_lite_dense_if32of32wf32_lut8+0x406>
 8008e78:	465a      	mov	r2, fp
 8008e7a:	e659      	b.n	8008b30 <forward_lite_dense_if32of32wf32_lut8+0x21c>
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f43f ade3 	beq.w	8008a48 <forward_lite_dense_if32of32wf32_lut8+0x134>
 8008e82:	4421      	add	r1, r4
 8008e84:	460b      	mov	r3, r1
 8008e86:	462a      	mov	r2, r5
 8008e88:	ed93 7a00 	vldr	s14, [r3]
 8008e8c:	ecf2 7a01 	vldmia	r2!, {s15}
 8008e90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008e94:	ece3 7a01 	vstmia	r3!, {s15}
 8008e98:	429c      	cmp	r4, r3
 8008e9a:	d1f5      	bne.n	8008e88 <forward_lite_dense_if32of32wf32_lut8+0x574>
 8008e9c:	e7f2      	b.n	8008e84 <forward_lite_dense_if32of32wf32_lut8+0x570>
 8008e9e:	f8dd c02c 	ldr.w	ip, [sp, #44]	@ 0x2c
 8008ea2:	463d      	mov	r5, r7
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	e5cc      	b.n	8008a42 <forward_lite_dense_if32of32wf32_lut8+0x12e>

08008ea8 <forward_lite_nl_relu_if32of32>:
 8008ea8:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008eac:	4413      	add	r3, r2
 8008eae:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8008eb2:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8008eb6:	4291      	cmp	r1, r2
 8008eb8:	d80f      	bhi.n	8008eda <forward_lite_nl_relu_if32of32+0x32>
 8008eba:	f10c 0104 	add.w	r1, ip, #4
 8008ebe:	1d13      	adds	r3, r2, #4
 8008ec0:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8008edc <forward_lite_nl_relu_if32of32+0x34>
 8008ec4:	eba2 020c 	sub.w	r2, r2, ip
 8008ec8:	4408      	add	r0, r1
 8008eca:	ed73 7a01 	vldmdb	r3!, {s15}
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8008ed4:	ed60 7a01 	vstmdb	r0!, {s15}
 8008ed8:	d1f7      	bne.n	8008eca <forward_lite_nl_relu_if32of32+0x22>
 8008eda:	4770      	bx	lr
 8008edc:	00000000 	.word	0x00000000

08008ee0 <st_int8_copy>:
 8008ee0:	4288      	cmp	r0, r1
 8008ee2:	d00e      	beq.n	8008f02 <st_int8_copy+0x22>
 8008ee4:	b16a      	cbz	r2, 8008f02 <st_int8_copy+0x22>
 8008ee6:	4288      	cmp	r0, r1
 8008ee8:	eb00 0302 	add.w	r3, r0, r2
 8008eec:	d20a      	bcs.n	8008f04 <st_int8_copy+0x24>
 8008eee:	4299      	cmp	r1, r3
 8008ef0:	d208      	bcs.n	8008f04 <st_int8_copy+0x24>
 8008ef2:	440a      	add	r2, r1
 8008ef4:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8008ef8:	4298      	cmp	r0, r3
 8008efa:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8008efe:	d1f9      	bne.n	8008ef4 <st_int8_copy+0x14>
 8008f00:	4770      	bx	lr
 8008f02:	4770      	bx	lr
 8008f04:	2a03      	cmp	r2, #3
 8008f06:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f0a:	d81b      	bhi.n	8008f44 <st_int8_copy+0x64>
 8008f0c:	1e54      	subs	r4, r2, #1
 8008f0e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f12:	f801 3b01 	strb.w	r3, [r1], #1
 8008f16:	b19c      	cbz	r4, 8008f40 <st_int8_copy+0x60>
 8008f18:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f1c:	f801 3b01 	strb.w	r3, [r1], #1
 8008f20:	2a02      	cmp	r2, #2
 8008f22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008f26:	bf18      	it	ne
 8008f28:	2200      	movne	r2, #0
 8008f2a:	2c01      	cmp	r4, #1
 8008f2c:	d008      	beq.n	8008f40 <st_int8_copy+0x60>
 8008f2e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f32:	f801 3b01 	strb.w	r3, [r1], #1
 8008f36:	b11a      	cbz	r2, 8008f40 <st_int8_copy+0x60>
 8008f38:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f3c:	f801 3b01 	strb.w	r3, [r1], #1
 8008f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f44:	f001 0e03 	and.w	lr, r1, #3
 8008f48:	f000 0803 	and.w	r8, r0, #3
 8008f4c:	f1ce 0304 	rsb	r3, lr, #4
 8008f50:	eba2 0c03 	sub.w	ip, r2, r3
 8008f54:	f1ce 0203 	rsb	r2, lr, #3
 8008f58:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f5c:	f801 3b01 	strb.w	r3, [r1], #1
 8008f60:	b182      	cbz	r2, 8008f84 <st_int8_copy+0xa4>
 8008f62:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f66:	f801 3b01 	strb.w	r3, [r1], #1
 8008f6a:	2a01      	cmp	r2, #1
 8008f6c:	d00a      	beq.n	8008f84 <st_int8_copy+0xa4>
 8008f6e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f72:	f801 3b01 	strb.w	r3, [r1], #1
 8008f76:	f1be 0f01 	cmp.w	lr, #1
 8008f7a:	d003      	beq.n	8008f84 <st_int8_copy+0xa4>
 8008f7c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008f80:	f801 3b01 	strb.w	r3, [r1], #1
 8008f84:	45c6      	cmp	lr, r8
 8008f86:	d02a      	beq.n	8008fde <st_int8_copy+0xfe>
 8008f88:	ea5f 121c 	movs.w	r2, ip, lsr #4
 8008f8c:	d00a      	beq.n	8008fa4 <st_int8_copy+0xc4>
 8008f8e:	f850 3b04 	ldr.w	r3, [r0], #4
 8008f92:	f850 4b04 	ldr.w	r4, [r0], #4
 8008f96:	f850 5b04 	ldr.w	r5, [r0], #4
 8008f9a:	f850 6b04 	ldr.w	r6, [r0], #4
 8008f9e:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8008fa0:	3a01      	subs	r2, #1
 8008fa2:	d1f4      	bne.n	8008f8e <st_int8_copy+0xae>
 8008fa4:	f01c 0f08 	tst.w	ip, #8
 8008fa8:	d004      	beq.n	8008fb4 <st_int8_copy+0xd4>
 8008faa:	f850 3b04 	ldr.w	r3, [r0], #4
 8008fae:	f850 4b04 	ldr.w	r4, [r0], #4
 8008fb2:	c118      	stmia	r1!, {r3, r4}
 8008fb4:	f01c 0f04 	tst.w	ip, #4
 8008fb8:	d003      	beq.n	8008fc2 <st_int8_copy+0xe2>
 8008fba:	f850 3b04 	ldr.w	r3, [r0], #4
 8008fbe:	f841 3b04 	str.w	r3, [r1], #4
 8008fc2:	f01c 0f02 	tst.w	ip, #2
 8008fc6:	d003      	beq.n	8008fd0 <st_int8_copy+0xf0>
 8008fc8:	f830 3b02 	ldrh.w	r3, [r0], #2
 8008fcc:	f821 3b02 	strh.w	r3, [r1], #2
 8008fd0:	f01c 0f01 	tst.w	ip, #1
 8008fd4:	d0b4      	beq.n	8008f40 <st_int8_copy+0x60>
 8008fd6:	7803      	ldrb	r3, [r0, #0]
 8008fd8:	700b      	strb	r3, [r1, #0]
 8008fda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fde:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8008fe2:	d00e      	beq.n	8009002 <st_int8_copy+0x122>
 8008fe4:	4688      	mov	r8, r1
 8008fe6:	4686      	mov	lr, r0
 8008fe8:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008fec:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008ff0:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008ff4:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8008ff8:	f1b9 0901 	subs.w	r9, r9, #1
 8008ffc:	4641      	mov	r1, r8
 8008ffe:	4670      	mov	r0, lr
 8009000:	d1f0      	bne.n	8008fe4 <st_int8_copy+0x104>
 8009002:	f01c 0f20 	tst.w	ip, #32
 8009006:	d007      	beq.n	8009018 <st_int8_copy+0x138>
 8009008:	4688      	mov	r8, r1
 800900a:	4686      	mov	lr, r0
 800900c:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009010:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8009014:	4641      	mov	r1, r8
 8009016:	4670      	mov	r0, lr
 8009018:	f01c 0f10 	tst.w	ip, #16
 800901c:	d001      	beq.n	8009022 <st_int8_copy+0x142>
 800901e:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8009020:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8009022:	f01c 0f08 	tst.w	ip, #8
 8009026:	d0c5      	beq.n	8008fb4 <st_int8_copy+0xd4>
 8009028:	c818      	ldmia	r0!, {r3, r4}
 800902a:	c118      	stmia	r1!, {r3, r4}
 800902c:	e7c2      	b.n	8008fb4 <st_int8_copy+0xd4>
 800902e:	bf00      	nop

08009030 <ai_sum>:
 8009030:	edd1 7a00 	vldr	s15, [r1]
 8009034:	ed92 7a00 	vldr	s14, [r2]
 8009038:	ee77 7a87 	vadd.f32	s15, s15, s14
 800903c:	edc0 7a00 	vstr	s15, [r0]
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop

08009044 <ai_array_to_buffer_fmt>:
 8009044:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8009048:	2b02      	cmp	r3, #2
 800904a:	d055      	beq.n	80090f8 <ai_array_to_buffer_fmt+0xb4>
 800904c:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8009050:	4a2c      	ldr	r2, [pc, #176]	@ (8009104 <ai_array_to_buffer_fmt+0xc0>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d010      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 8009056:	dc21      	bgt.n	800909c <ai_array_to_buffer_fmt+0x58>
 8009058:	4a2b      	ldr	r2, [pc, #172]	@ (8009108 <ai_array_to_buffer_fmt+0xc4>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d00c      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 800905e:	dd0f      	ble.n	8009080 <ai_array_to_buffer_fmt+0x3c>
 8009060:	4a2a      	ldr	r2, [pc, #168]	@ (800910c <ai_array_to_buffer_fmt+0xc8>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d008      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 8009066:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800906a:	4293      	cmp	r3, r2
 800906c:	d004      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 800906e:	4a28      	ldr	r2, [pc, #160]	@ (8009110 <ai_array_to_buffer_fmt+0xcc>)
 8009070:	4293      	cmp	r3, r2
 8009072:	bf0c      	ite	eq
 8009074:	4613      	moveq	r3, r2
 8009076:	2340      	movne	r3, #64	@ 0x40
 8009078:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800907c:	4318      	orrs	r0, r3
 800907e:	4770      	bx	lr
 8009080:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8009084:	4293      	cmp	r3, r2
 8009086:	d0f7      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 8009088:	dd2c      	ble.n	80090e4 <ai_array_to_buffer_fmt+0xa0>
 800908a:	4a22      	ldr	r2, [pc, #136]	@ (8009114 <ai_array_to_buffer_fmt+0xd0>)
 800908c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8009090:	4293      	cmp	r3, r2
 8009092:	bf0c      	ite	eq
 8009094:	4613      	moveq	r3, r2
 8009096:	2340      	movne	r3, #64	@ 0x40
 8009098:	4318      	orrs	r0, r3
 800909a:	4770      	bx	lr
 800909c:	4a1e      	ldr	r2, [pc, #120]	@ (8009118 <ai_array_to_buffer_fmt+0xd4>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d0ea      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090a2:	dd10      	ble.n	80090c6 <ai_array_to_buffer_fmt+0x82>
 80090a4:	4a1d      	ldr	r2, [pc, #116]	@ (800911c <ai_array_to_buffer_fmt+0xd8>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d0e6      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090aa:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d0e2      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090b2:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 80090b6:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 80090ba:	4293      	cmp	r3, r2
 80090bc:	bf0c      	ite	eq
 80090be:	4613      	moveq	r3, r2
 80090c0:	2340      	movne	r3, #64	@ 0x40
 80090c2:	4318      	orrs	r0, r3
 80090c4:	4770      	bx	lr
 80090c6:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d0d4      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090ce:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d0d0      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090d6:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80090da:	4293      	cmp	r3, r2
 80090dc:	bf0c      	ite	eq
 80090de:	4613      	moveq	r3, r2
 80090e0:	2340      	movne	r3, #64	@ 0x40
 80090e2:	e7c9      	b.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090e4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d0c5      	beq.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090ec:	3280      	adds	r2, #128	@ 0x80
 80090ee:	4293      	cmp	r3, r2
 80090f0:	bf0c      	ite	eq
 80090f2:	4613      	moveq	r3, r2
 80090f4:	2340      	movne	r3, #64	@ 0x40
 80090f6:	e7bf      	b.n	8009078 <ai_array_to_buffer_fmt+0x34>
 80090f8:	4b09      	ldr	r3, [pc, #36]	@ (8009120 <ai_array_to_buffer_fmt+0xdc>)
 80090fa:	4003      	ands	r3, r0
 80090fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009100:	e7ba      	b.n	8009078 <ai_array_to_buffer_fmt+0x34>
 8009102:	bf00      	nop
 8009104:	00821040 	.word	0x00821040
 8009108:	00040840 	.word	0x00040840
 800910c:	00041040 	.word	0x00041040
 8009110:	0004084f 	.word	0x0004084f
 8009114:	00040447 	.word	0x00040447
 8009118:	00840447 	.word	0x00840447
 800911c:	0084084f 	.word	0x0084084f
 8009120:	00803fff 	.word	0x00803fff

08009124 <ai_array_get_byte_size>:
 8009124:	b1f1      	cbz	r1, 8009164 <ai_array_get_byte_size+0x40>
 8009126:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800912a:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 800912e:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 8009132:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8009136:	fb03 f101 	mul.w	r1, r3, r1
 800913a:	fa42 f20c 	asr.w	r2, r2, ip
 800913e:	3107      	adds	r1, #7
 8009140:	07d2      	lsls	r2, r2, #31
 8009142:	f021 0107 	bic.w	r1, r1, #7
 8009146:	fa21 f100 	lsr.w	r1, r1, r0
 800914a:	d504      	bpl.n	8009156 <ai_array_get_byte_size+0x32>
 800914c:	2300      	movs	r3, #0
 800914e:	3107      	adds	r1, #7
 8009150:	4419      	add	r1, r3
 8009152:	08c8      	lsrs	r0, r1, #3
 8009154:	4770      	bx	lr
 8009156:	fa43 f000 	asr.w	r0, r3, r0
 800915a:	3107      	adds	r1, #7
 800915c:	4083      	lsls	r3, r0
 800915e:	4419      	add	r1, r3
 8009160:	08c8      	lsrs	r0, r1, #3
 8009162:	4770      	bx	lr
 8009164:	4608      	mov	r0, r1
 8009166:	4770      	bx	lr

08009168 <ai_array_get_data_byte_size>:
 8009168:	b161      	cbz	r1, 8009184 <ai_array_get_data_byte_size+0x1c>
 800916a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800916e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8009172:	fb01 f003 	mul.w	r0, r1, r3
 8009176:	3007      	adds	r0, #7
 8009178:	f020 0007 	bic.w	r0, r0, #7
 800917c:	40d0      	lsrs	r0, r2
 800917e:	3007      	adds	r0, #7
 8009180:	08c0      	lsrs	r0, r0, #3
 8009182:	4770      	bx	lr
 8009184:	4608      	mov	r0, r1
 8009186:	4770      	bx	lr

08009188 <ai_version_get>:
 8009188:	0212      	lsls	r2, r2, #8
 800918a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800918e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8009192:	4770      	bx	lr

08009194 <get_tensor_byte_size>:
 8009194:	b430      	push	{r4, r5}
 8009196:	6985      	ldr	r5, [r0, #24]
 8009198:	68c4      	ldr	r4, [r0, #12]
 800919a:	6941      	ldr	r1, [r0, #20]
 800919c:	4b06      	ldr	r3, [pc, #24]	@ (80091b8 <get_tensor_byte_size+0x24>)
 800919e:	6828      	ldr	r0, [r5, #0]
 80091a0:	4a06      	ldr	r2, [pc, #24]	@ (80091bc <get_tensor_byte_size+0x28>)
 80091a2:	4003      	ands	r3, r0
 80091a4:	68c9      	ldr	r1, [r1, #12]
 80091a6:	68e0      	ldr	r0, [r4, #12]
 80091a8:	4293      	cmp	r3, r2
 80091aa:	fb01 f000 	mul.w	r0, r1, r0
 80091ae:	d101      	bne.n	80091b4 <get_tensor_byte_size+0x20>
 80091b0:	3007      	adds	r0, #7
 80091b2:	08c0      	lsrs	r0, r0, #3
 80091b4:	bc30      	pop	{r4, r5}
 80091b6:	4770      	bx	lr
 80091b8:	017fffff 	.word	0x017fffff
 80091bc:	000400c0 	.word	0x000400c0

080091c0 <core_compute_offsets>:
 80091c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c4:	e9d1 4600 	ldrd	r4, r6, [r1]
 80091c8:	f8d2 c004 	ldr.w	ip, [r2, #4]
 80091cc:	b083      	sub	sp, #12
 80091ce:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 80091d2:	6871      	ldr	r1, [r6, #4]
 80091d4:	f8dc 8004 	ldr.w	r8, [ip, #4]
 80091d8:	d37b      	bcc.n	80092d2 <core_compute_offsets+0x112>
 80091da:	6935      	ldr	r5, [r6, #16]
 80091dc:	fb05 fe01 	mul.w	lr, r5, r1
 80091e0:	6812      	ldr	r2, [r2, #0]
 80091e2:	e9d6 4602 	ldrd	r4, r6, [r6, #8]
 80091e6:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 80091ea:	6802      	ldr	r2, [r0, #0]
 80091ec:	9600      	str	r6, [sp, #0]
 80091ee:	bf2c      	ite	cs
 80091f0:	f8dc 9010 	ldrcs.w	r9, [ip, #16]
 80091f4:	f04f 0901 	movcc.w	r9, #1
 80091f8:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80091fc:	e9dc 6702 	ldrd	r6, r7, [ip, #8]
 8009200:	9701      	str	r7, [sp, #4]
 8009202:	d363      	bcc.n	80092cc <core_compute_offsets+0x10c>
 8009204:	4541      	cmp	r1, r8
 8009206:	6847      	ldr	r7, [r0, #4]
 8009208:	bf0c      	ite	eq
 800920a:	461a      	moveq	r2, r3
 800920c:	2200      	movne	r2, #0
 800920e:	607a      	str	r2, [r7, #4]
 8009210:	bf18      	it	ne
 8009212:	2201      	movne	r2, #1
 8009214:	f8d0 a000 	ldr.w	sl, [r0]
 8009218:	bf08      	it	eq
 800921a:	2200      	moveq	r2, #0
 800921c:	ebb5 0c09 	subs.w	ip, r5, r9
 8009220:	f3ca 2b17 	ubfx	fp, sl, #8, #24
 8009224:	bf18      	it	ne
 8009226:	f04f 0c01 	movne.w	ip, #1
 800922a:	f5ba 6fa0 	cmp.w	sl, #1280	@ 0x500
 800922e:	d313      	bcc.n	8009258 <core_compute_offsets+0x98>
 8009230:	454d      	cmp	r5, r9
 8009232:	bf14      	ite	ne
 8009234:	f04f 0a00 	movne.w	sl, #0
 8009238:	f002 0a01 	andeq.w	sl, r2, #1
 800923c:	4541      	cmp	r1, r8
 800923e:	bf14      	ite	ne
 8009240:	2500      	movne	r5, #0
 8009242:	f00c 0501 	andeq.w	r5, ip, #1
 8009246:	6847      	ldr	r7, [r0, #4]
 8009248:	fb01 a815 	mls	r8, r1, r5, sl
 800924c:	fb03 f508 	mul.w	r5, r3, r8
 8009250:	613d      	str	r5, [r7, #16]
 8009252:	6805      	ldr	r5, [r0, #0]
 8009254:	f3c5 2b17 	ubfx	fp, r5, #8, #24
 8009258:	ebb4 0806 	subs.w	r8, r4, r6
 800925c:	bf18      	it	ne
 800925e:	f04f 0801 	movne.w	r8, #1
 8009262:	f1bb 0f02 	cmp.w	fp, #2
 8009266:	fb08 f50e 	mul.w	r5, r8, lr
 800926a:	d92f      	bls.n	80092cc <core_compute_offsets+0x10c>
 800926c:	42b4      	cmp	r4, r6
 800926e:	bf14      	ite	ne
 8009270:	f04f 0900 	movne.w	r9, #0
 8009274:	f002 0901 	andeq.w	r9, r2, #1
 8009278:	9f01      	ldr	r7, [sp, #4]
 800927a:	ea0c 0909 	and.w	r9, ip, r9
 800927e:	eba9 0905 	sub.w	r9, r9, r5
 8009282:	fb01 990c 	mla	r9, r1, ip, r9
 8009286:	9900      	ldr	r1, [sp, #0]
 8009288:	f1a1 0601 	sub.w	r6, r1, #1
 800928c:	fb03 f909 	mul.w	r9, r3, r9
 8009290:	fab6 f686 	clz	r6, r6
 8009294:	0976      	lsrs	r6, r6, #5
 8009296:	42b9      	cmp	r1, r7
 8009298:	bf18      	it	ne
 800929a:	f046 0601 	orrne.w	r6, r6, #1
 800929e:	6847      	ldr	r7, [r0, #4]
 80092a0:	f8c7 9008 	str.w	r9, [r7, #8]
 80092a4:	6801      	ldr	r1, [r0, #0]
 80092a6:	f3c1 2117 	ubfx	r1, r1, #8, #24
 80092aa:	b9ae      	cbnz	r6, 80092d8 <core_compute_offsets+0x118>
 80092ac:	f1b8 0f00 	cmp.w	r8, #0
 80092b0:	d012      	beq.n	80092d8 <core_compute_offsets+0x118>
 80092b2:	ea02 020c 	and.w	r2, r2, ip
 80092b6:	2903      	cmp	r1, #3
 80092b8:	d908      	bls.n	80092cc <core_compute_offsets+0x10c>
 80092ba:	fb0e f404 	mul.w	r4, lr, r4
 80092be:	6841      	ldr	r1, [r0, #4]
 80092c0:	fb06 2214 	mls	r2, r6, r4, r2
 80092c4:	442a      	add	r2, r5
 80092c6:	fb03 f202 	mul.w	r2, r3, r2
 80092ca:	60ca      	str	r2, [r1, #12]
 80092cc:	b003      	add	sp, #12
 80092ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d2:	468e      	mov	lr, r1
 80092d4:	2501      	movs	r5, #1
 80092d6:	e783      	b.n	80091e0 <core_compute_offsets+0x20>
 80092d8:	2200      	movs	r2, #0
 80092da:	e7ec      	b.n	80092b6 <core_compute_offsets+0xf6>

080092dc <sbrk_aligned>:
 80092dc:	b570      	push	{r4, r5, r6, lr}
 80092de:	4e0f      	ldr	r6, [pc, #60]	@ (800931c <sbrk_aligned+0x40>)
 80092e0:	460c      	mov	r4, r1
 80092e2:	6831      	ldr	r1, [r6, #0]
 80092e4:	4605      	mov	r5, r0
 80092e6:	b911      	cbnz	r1, 80092ee <sbrk_aligned+0x12>
 80092e8:	f000 f9e0 	bl	80096ac <_sbrk_r>
 80092ec:	6030      	str	r0, [r6, #0]
 80092ee:	4621      	mov	r1, r4
 80092f0:	4628      	mov	r0, r5
 80092f2:	f000 f9db 	bl	80096ac <_sbrk_r>
 80092f6:	1c43      	adds	r3, r0, #1
 80092f8:	d103      	bne.n	8009302 <sbrk_aligned+0x26>
 80092fa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80092fe:	4620      	mov	r0, r4
 8009300:	bd70      	pop	{r4, r5, r6, pc}
 8009302:	1cc4      	adds	r4, r0, #3
 8009304:	f024 0403 	bic.w	r4, r4, #3
 8009308:	42a0      	cmp	r0, r4
 800930a:	d0f8      	beq.n	80092fe <sbrk_aligned+0x22>
 800930c:	1a21      	subs	r1, r4, r0
 800930e:	4628      	mov	r0, r5
 8009310:	f000 f9cc 	bl	80096ac <_sbrk_r>
 8009314:	3001      	adds	r0, #1
 8009316:	d1f2      	bne.n	80092fe <sbrk_aligned+0x22>
 8009318:	e7ef      	b.n	80092fa <sbrk_aligned+0x1e>
 800931a:	bf00      	nop
 800931c:	24030eb0 	.word	0x24030eb0

08009320 <_malloc_r>:
 8009320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009324:	1ccd      	adds	r5, r1, #3
 8009326:	f025 0503 	bic.w	r5, r5, #3
 800932a:	3508      	adds	r5, #8
 800932c:	2d0c      	cmp	r5, #12
 800932e:	bf38      	it	cc
 8009330:	250c      	movcc	r5, #12
 8009332:	2d00      	cmp	r5, #0
 8009334:	4606      	mov	r6, r0
 8009336:	db01      	blt.n	800933c <_malloc_r+0x1c>
 8009338:	42a9      	cmp	r1, r5
 800933a:	d904      	bls.n	8009346 <_malloc_r+0x26>
 800933c:	230c      	movs	r3, #12
 800933e:	6033      	str	r3, [r6, #0]
 8009340:	2000      	movs	r0, #0
 8009342:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009346:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800941c <_malloc_r+0xfc>
 800934a:	f000 f869 	bl	8009420 <__malloc_lock>
 800934e:	f8d8 3000 	ldr.w	r3, [r8]
 8009352:	461c      	mov	r4, r3
 8009354:	bb44      	cbnz	r4, 80093a8 <_malloc_r+0x88>
 8009356:	4629      	mov	r1, r5
 8009358:	4630      	mov	r0, r6
 800935a:	f7ff ffbf 	bl	80092dc <sbrk_aligned>
 800935e:	1c43      	adds	r3, r0, #1
 8009360:	4604      	mov	r4, r0
 8009362:	d158      	bne.n	8009416 <_malloc_r+0xf6>
 8009364:	f8d8 4000 	ldr.w	r4, [r8]
 8009368:	4627      	mov	r7, r4
 800936a:	2f00      	cmp	r7, #0
 800936c:	d143      	bne.n	80093f6 <_malloc_r+0xd6>
 800936e:	2c00      	cmp	r4, #0
 8009370:	d04b      	beq.n	800940a <_malloc_r+0xea>
 8009372:	6823      	ldr	r3, [r4, #0]
 8009374:	4639      	mov	r1, r7
 8009376:	4630      	mov	r0, r6
 8009378:	eb04 0903 	add.w	r9, r4, r3
 800937c:	f000 f996 	bl	80096ac <_sbrk_r>
 8009380:	4581      	cmp	r9, r0
 8009382:	d142      	bne.n	800940a <_malloc_r+0xea>
 8009384:	6821      	ldr	r1, [r4, #0]
 8009386:	1a6d      	subs	r5, r5, r1
 8009388:	4629      	mov	r1, r5
 800938a:	4630      	mov	r0, r6
 800938c:	f7ff ffa6 	bl	80092dc <sbrk_aligned>
 8009390:	3001      	adds	r0, #1
 8009392:	d03a      	beq.n	800940a <_malloc_r+0xea>
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	442b      	add	r3, r5
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	f8d8 3000 	ldr.w	r3, [r8]
 800939e:	685a      	ldr	r2, [r3, #4]
 80093a0:	bb62      	cbnz	r2, 80093fc <_malloc_r+0xdc>
 80093a2:	f8c8 7000 	str.w	r7, [r8]
 80093a6:	e00f      	b.n	80093c8 <_malloc_r+0xa8>
 80093a8:	6822      	ldr	r2, [r4, #0]
 80093aa:	1b52      	subs	r2, r2, r5
 80093ac:	d420      	bmi.n	80093f0 <_malloc_r+0xd0>
 80093ae:	2a0b      	cmp	r2, #11
 80093b0:	d917      	bls.n	80093e2 <_malloc_r+0xc2>
 80093b2:	1961      	adds	r1, r4, r5
 80093b4:	42a3      	cmp	r3, r4
 80093b6:	6025      	str	r5, [r4, #0]
 80093b8:	bf18      	it	ne
 80093ba:	6059      	strne	r1, [r3, #4]
 80093bc:	6863      	ldr	r3, [r4, #4]
 80093be:	bf08      	it	eq
 80093c0:	f8c8 1000 	streq.w	r1, [r8]
 80093c4:	5162      	str	r2, [r4, r5]
 80093c6:	604b      	str	r3, [r1, #4]
 80093c8:	4630      	mov	r0, r6
 80093ca:	f000 f82f 	bl	800942c <__malloc_unlock>
 80093ce:	f104 000b 	add.w	r0, r4, #11
 80093d2:	1d23      	adds	r3, r4, #4
 80093d4:	f020 0007 	bic.w	r0, r0, #7
 80093d8:	1ac2      	subs	r2, r0, r3
 80093da:	bf1c      	itt	ne
 80093dc:	1a1b      	subne	r3, r3, r0
 80093de:	50a3      	strne	r3, [r4, r2]
 80093e0:	e7af      	b.n	8009342 <_malloc_r+0x22>
 80093e2:	6862      	ldr	r2, [r4, #4]
 80093e4:	42a3      	cmp	r3, r4
 80093e6:	bf0c      	ite	eq
 80093e8:	f8c8 2000 	streq.w	r2, [r8]
 80093ec:	605a      	strne	r2, [r3, #4]
 80093ee:	e7eb      	b.n	80093c8 <_malloc_r+0xa8>
 80093f0:	4623      	mov	r3, r4
 80093f2:	6864      	ldr	r4, [r4, #4]
 80093f4:	e7ae      	b.n	8009354 <_malloc_r+0x34>
 80093f6:	463c      	mov	r4, r7
 80093f8:	687f      	ldr	r7, [r7, #4]
 80093fa:	e7b6      	b.n	800936a <_malloc_r+0x4a>
 80093fc:	461a      	mov	r2, r3
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	42a3      	cmp	r3, r4
 8009402:	d1fb      	bne.n	80093fc <_malloc_r+0xdc>
 8009404:	2300      	movs	r3, #0
 8009406:	6053      	str	r3, [r2, #4]
 8009408:	e7de      	b.n	80093c8 <_malloc_r+0xa8>
 800940a:	230c      	movs	r3, #12
 800940c:	6033      	str	r3, [r6, #0]
 800940e:	4630      	mov	r0, r6
 8009410:	f000 f80c 	bl	800942c <__malloc_unlock>
 8009414:	e794      	b.n	8009340 <_malloc_r+0x20>
 8009416:	6005      	str	r5, [r0, #0]
 8009418:	e7d6      	b.n	80093c8 <_malloc_r+0xa8>
 800941a:	bf00      	nop
 800941c:	24030eb4 	.word	0x24030eb4

08009420 <__malloc_lock>:
 8009420:	4801      	ldr	r0, [pc, #4]	@ (8009428 <__malloc_lock+0x8>)
 8009422:	f000 b97e 	b.w	8009722 <__retarget_lock_acquire_recursive>
 8009426:	bf00      	nop
 8009428:	24030ff4 	.word	0x24030ff4

0800942c <__malloc_unlock>:
 800942c:	4801      	ldr	r0, [pc, #4]	@ (8009434 <__malloc_unlock+0x8>)
 800942e:	f000 b979 	b.w	8009724 <__retarget_lock_release_recursive>
 8009432:	bf00      	nop
 8009434:	24030ff4 	.word	0x24030ff4

08009438 <std>:
 8009438:	2300      	movs	r3, #0
 800943a:	b510      	push	{r4, lr}
 800943c:	4604      	mov	r4, r0
 800943e:	e9c0 3300 	strd	r3, r3, [r0]
 8009442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009446:	6083      	str	r3, [r0, #8]
 8009448:	8181      	strh	r1, [r0, #12]
 800944a:	6643      	str	r3, [r0, #100]	@ 0x64
 800944c:	81c2      	strh	r2, [r0, #14]
 800944e:	6183      	str	r3, [r0, #24]
 8009450:	4619      	mov	r1, r3
 8009452:	2208      	movs	r2, #8
 8009454:	305c      	adds	r0, #92	@ 0x5c
 8009456:	f000 f921 	bl	800969c <memset>
 800945a:	4b0d      	ldr	r3, [pc, #52]	@ (8009490 <std+0x58>)
 800945c:	6263      	str	r3, [r4, #36]	@ 0x24
 800945e:	4b0d      	ldr	r3, [pc, #52]	@ (8009494 <std+0x5c>)
 8009460:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009462:	4b0d      	ldr	r3, [pc, #52]	@ (8009498 <std+0x60>)
 8009464:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009466:	4b0d      	ldr	r3, [pc, #52]	@ (800949c <std+0x64>)
 8009468:	6323      	str	r3, [r4, #48]	@ 0x30
 800946a:	4b0d      	ldr	r3, [pc, #52]	@ (80094a0 <std+0x68>)
 800946c:	6224      	str	r4, [r4, #32]
 800946e:	429c      	cmp	r4, r3
 8009470:	d006      	beq.n	8009480 <std+0x48>
 8009472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009476:	4294      	cmp	r4, r2
 8009478:	d002      	beq.n	8009480 <std+0x48>
 800947a:	33d0      	adds	r3, #208	@ 0xd0
 800947c:	429c      	cmp	r4, r3
 800947e:	d105      	bne.n	800948c <std+0x54>
 8009480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009488:	f000 b94a 	b.w	8009720 <__retarget_lock_init_recursive>
 800948c:	bd10      	pop	{r4, pc}
 800948e:	bf00      	nop
 8009490:	08009eb1 	.word	0x08009eb1
 8009494:	08009ed3 	.word	0x08009ed3
 8009498:	08009f0b 	.word	0x08009f0b
 800949c:	08009f2f 	.word	0x08009f2f
 80094a0:	24030eb8 	.word	0x24030eb8

080094a4 <stdio_exit_handler>:
 80094a4:	4a02      	ldr	r2, [pc, #8]	@ (80094b0 <stdio_exit_handler+0xc>)
 80094a6:	4903      	ldr	r1, [pc, #12]	@ (80094b4 <stdio_exit_handler+0x10>)
 80094a8:	4803      	ldr	r0, [pc, #12]	@ (80094b8 <stdio_exit_handler+0x14>)
 80094aa:	f000 b869 	b.w	8009580 <_fwalk_sglue>
 80094ae:	bf00      	nop
 80094b0:	24000a9c 	.word	0x24000a9c
 80094b4:	08009e61 	.word	0x08009e61
 80094b8:	24000aac 	.word	0x24000aac

080094bc <cleanup_stdio>:
 80094bc:	6841      	ldr	r1, [r0, #4]
 80094be:	4b0c      	ldr	r3, [pc, #48]	@ (80094f0 <cleanup_stdio+0x34>)
 80094c0:	4299      	cmp	r1, r3
 80094c2:	b510      	push	{r4, lr}
 80094c4:	4604      	mov	r4, r0
 80094c6:	d001      	beq.n	80094cc <cleanup_stdio+0x10>
 80094c8:	f000 fcca 	bl	8009e60 <_fflush_r>
 80094cc:	68a1      	ldr	r1, [r4, #8]
 80094ce:	4b09      	ldr	r3, [pc, #36]	@ (80094f4 <cleanup_stdio+0x38>)
 80094d0:	4299      	cmp	r1, r3
 80094d2:	d002      	beq.n	80094da <cleanup_stdio+0x1e>
 80094d4:	4620      	mov	r0, r4
 80094d6:	f000 fcc3 	bl	8009e60 <_fflush_r>
 80094da:	68e1      	ldr	r1, [r4, #12]
 80094dc:	4b06      	ldr	r3, [pc, #24]	@ (80094f8 <cleanup_stdio+0x3c>)
 80094de:	4299      	cmp	r1, r3
 80094e0:	d004      	beq.n	80094ec <cleanup_stdio+0x30>
 80094e2:	4620      	mov	r0, r4
 80094e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094e8:	f000 bcba 	b.w	8009e60 <_fflush_r>
 80094ec:	bd10      	pop	{r4, pc}
 80094ee:	bf00      	nop
 80094f0:	24030eb8 	.word	0x24030eb8
 80094f4:	24030f20 	.word	0x24030f20
 80094f8:	24030f88 	.word	0x24030f88

080094fc <global_stdio_init.part.0>:
 80094fc:	b510      	push	{r4, lr}
 80094fe:	4b0b      	ldr	r3, [pc, #44]	@ (800952c <global_stdio_init.part.0+0x30>)
 8009500:	4c0b      	ldr	r4, [pc, #44]	@ (8009530 <global_stdio_init.part.0+0x34>)
 8009502:	4a0c      	ldr	r2, [pc, #48]	@ (8009534 <global_stdio_init.part.0+0x38>)
 8009504:	601a      	str	r2, [r3, #0]
 8009506:	4620      	mov	r0, r4
 8009508:	2200      	movs	r2, #0
 800950a:	2104      	movs	r1, #4
 800950c:	f7ff ff94 	bl	8009438 <std>
 8009510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009514:	2201      	movs	r2, #1
 8009516:	2109      	movs	r1, #9
 8009518:	f7ff ff8e 	bl	8009438 <std>
 800951c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009520:	2202      	movs	r2, #2
 8009522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009526:	2112      	movs	r1, #18
 8009528:	f7ff bf86 	b.w	8009438 <std>
 800952c:	24030ff0 	.word	0x24030ff0
 8009530:	24030eb8 	.word	0x24030eb8
 8009534:	080094a5 	.word	0x080094a5

08009538 <__sfp_lock_acquire>:
 8009538:	4801      	ldr	r0, [pc, #4]	@ (8009540 <__sfp_lock_acquire+0x8>)
 800953a:	f000 b8f2 	b.w	8009722 <__retarget_lock_acquire_recursive>
 800953e:	bf00      	nop
 8009540:	24030ff5 	.word	0x24030ff5

08009544 <__sfp_lock_release>:
 8009544:	4801      	ldr	r0, [pc, #4]	@ (800954c <__sfp_lock_release+0x8>)
 8009546:	f000 b8ed 	b.w	8009724 <__retarget_lock_release_recursive>
 800954a:	bf00      	nop
 800954c:	24030ff5 	.word	0x24030ff5

08009550 <__sinit>:
 8009550:	b510      	push	{r4, lr}
 8009552:	4604      	mov	r4, r0
 8009554:	f7ff fff0 	bl	8009538 <__sfp_lock_acquire>
 8009558:	6a23      	ldr	r3, [r4, #32]
 800955a:	b11b      	cbz	r3, 8009564 <__sinit+0x14>
 800955c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009560:	f7ff bff0 	b.w	8009544 <__sfp_lock_release>
 8009564:	4b04      	ldr	r3, [pc, #16]	@ (8009578 <__sinit+0x28>)
 8009566:	6223      	str	r3, [r4, #32]
 8009568:	4b04      	ldr	r3, [pc, #16]	@ (800957c <__sinit+0x2c>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1f5      	bne.n	800955c <__sinit+0xc>
 8009570:	f7ff ffc4 	bl	80094fc <global_stdio_init.part.0>
 8009574:	e7f2      	b.n	800955c <__sinit+0xc>
 8009576:	bf00      	nop
 8009578:	080094bd 	.word	0x080094bd
 800957c:	24030ff0 	.word	0x24030ff0

08009580 <_fwalk_sglue>:
 8009580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009584:	4607      	mov	r7, r0
 8009586:	4688      	mov	r8, r1
 8009588:	4614      	mov	r4, r2
 800958a:	2600      	movs	r6, #0
 800958c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009590:	f1b9 0901 	subs.w	r9, r9, #1
 8009594:	d505      	bpl.n	80095a2 <_fwalk_sglue+0x22>
 8009596:	6824      	ldr	r4, [r4, #0]
 8009598:	2c00      	cmp	r4, #0
 800959a:	d1f7      	bne.n	800958c <_fwalk_sglue+0xc>
 800959c:	4630      	mov	r0, r6
 800959e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a2:	89ab      	ldrh	r3, [r5, #12]
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d907      	bls.n	80095b8 <_fwalk_sglue+0x38>
 80095a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095ac:	3301      	adds	r3, #1
 80095ae:	d003      	beq.n	80095b8 <_fwalk_sglue+0x38>
 80095b0:	4629      	mov	r1, r5
 80095b2:	4638      	mov	r0, r7
 80095b4:	47c0      	blx	r8
 80095b6:	4306      	orrs	r6, r0
 80095b8:	3568      	adds	r5, #104	@ 0x68
 80095ba:	e7e9      	b.n	8009590 <_fwalk_sglue+0x10>

080095bc <iprintf>:
 80095bc:	b40f      	push	{r0, r1, r2, r3}
 80095be:	b507      	push	{r0, r1, r2, lr}
 80095c0:	4906      	ldr	r1, [pc, #24]	@ (80095dc <iprintf+0x20>)
 80095c2:	ab04      	add	r3, sp, #16
 80095c4:	6808      	ldr	r0, [r1, #0]
 80095c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ca:	6881      	ldr	r1, [r0, #8]
 80095cc:	9301      	str	r3, [sp, #4]
 80095ce:	f000 f91f 	bl	8009810 <_vfiprintf_r>
 80095d2:	b003      	add	sp, #12
 80095d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80095d8:	b004      	add	sp, #16
 80095da:	4770      	bx	lr
 80095dc:	24000aa8 	.word	0x24000aa8

080095e0 <_puts_r>:
 80095e0:	6a03      	ldr	r3, [r0, #32]
 80095e2:	b570      	push	{r4, r5, r6, lr}
 80095e4:	6884      	ldr	r4, [r0, #8]
 80095e6:	4605      	mov	r5, r0
 80095e8:	460e      	mov	r6, r1
 80095ea:	b90b      	cbnz	r3, 80095f0 <_puts_r+0x10>
 80095ec:	f7ff ffb0 	bl	8009550 <__sinit>
 80095f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095f2:	07db      	lsls	r3, r3, #31
 80095f4:	d405      	bmi.n	8009602 <_puts_r+0x22>
 80095f6:	89a3      	ldrh	r3, [r4, #12]
 80095f8:	0598      	lsls	r0, r3, #22
 80095fa:	d402      	bmi.n	8009602 <_puts_r+0x22>
 80095fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095fe:	f000 f890 	bl	8009722 <__retarget_lock_acquire_recursive>
 8009602:	89a3      	ldrh	r3, [r4, #12]
 8009604:	0719      	lsls	r1, r3, #28
 8009606:	d502      	bpl.n	800960e <_puts_r+0x2e>
 8009608:	6923      	ldr	r3, [r4, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d135      	bne.n	800967a <_puts_r+0x9a>
 800960e:	4621      	mov	r1, r4
 8009610:	4628      	mov	r0, r5
 8009612:	f000 fccf 	bl	8009fb4 <__swsetup_r>
 8009616:	b380      	cbz	r0, 800967a <_puts_r+0x9a>
 8009618:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800961c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800961e:	07da      	lsls	r2, r3, #31
 8009620:	d405      	bmi.n	800962e <_puts_r+0x4e>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	059b      	lsls	r3, r3, #22
 8009626:	d402      	bmi.n	800962e <_puts_r+0x4e>
 8009628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800962a:	f000 f87b 	bl	8009724 <__retarget_lock_release_recursive>
 800962e:	4628      	mov	r0, r5
 8009630:	bd70      	pop	{r4, r5, r6, pc}
 8009632:	2b00      	cmp	r3, #0
 8009634:	da04      	bge.n	8009640 <_puts_r+0x60>
 8009636:	69a2      	ldr	r2, [r4, #24]
 8009638:	429a      	cmp	r2, r3
 800963a:	dc17      	bgt.n	800966c <_puts_r+0x8c>
 800963c:	290a      	cmp	r1, #10
 800963e:	d015      	beq.n	800966c <_puts_r+0x8c>
 8009640:	6823      	ldr	r3, [r4, #0]
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	6022      	str	r2, [r4, #0]
 8009646:	7019      	strb	r1, [r3, #0]
 8009648:	68a3      	ldr	r3, [r4, #8]
 800964a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800964e:	3b01      	subs	r3, #1
 8009650:	60a3      	str	r3, [r4, #8]
 8009652:	2900      	cmp	r1, #0
 8009654:	d1ed      	bne.n	8009632 <_puts_r+0x52>
 8009656:	2b00      	cmp	r3, #0
 8009658:	da11      	bge.n	800967e <_puts_r+0x9e>
 800965a:	4622      	mov	r2, r4
 800965c:	210a      	movs	r1, #10
 800965e:	4628      	mov	r0, r5
 8009660:	f000 fc69 	bl	8009f36 <__swbuf_r>
 8009664:	3001      	adds	r0, #1
 8009666:	d0d7      	beq.n	8009618 <_puts_r+0x38>
 8009668:	250a      	movs	r5, #10
 800966a:	e7d7      	b.n	800961c <_puts_r+0x3c>
 800966c:	4622      	mov	r2, r4
 800966e:	4628      	mov	r0, r5
 8009670:	f000 fc61 	bl	8009f36 <__swbuf_r>
 8009674:	3001      	adds	r0, #1
 8009676:	d1e7      	bne.n	8009648 <_puts_r+0x68>
 8009678:	e7ce      	b.n	8009618 <_puts_r+0x38>
 800967a:	3e01      	subs	r6, #1
 800967c:	e7e4      	b.n	8009648 <_puts_r+0x68>
 800967e:	6823      	ldr	r3, [r4, #0]
 8009680:	1c5a      	adds	r2, r3, #1
 8009682:	6022      	str	r2, [r4, #0]
 8009684:	220a      	movs	r2, #10
 8009686:	701a      	strb	r2, [r3, #0]
 8009688:	e7ee      	b.n	8009668 <_puts_r+0x88>
	...

0800968c <puts>:
 800968c:	4b02      	ldr	r3, [pc, #8]	@ (8009698 <puts+0xc>)
 800968e:	4601      	mov	r1, r0
 8009690:	6818      	ldr	r0, [r3, #0]
 8009692:	f7ff bfa5 	b.w	80095e0 <_puts_r>
 8009696:	bf00      	nop
 8009698:	24000aa8 	.word	0x24000aa8

0800969c <memset>:
 800969c:	4402      	add	r2, r0
 800969e:	4603      	mov	r3, r0
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d100      	bne.n	80096a6 <memset+0xa>
 80096a4:	4770      	bx	lr
 80096a6:	f803 1b01 	strb.w	r1, [r3], #1
 80096aa:	e7f9      	b.n	80096a0 <memset+0x4>

080096ac <_sbrk_r>:
 80096ac:	b538      	push	{r3, r4, r5, lr}
 80096ae:	4d06      	ldr	r5, [pc, #24]	@ (80096c8 <_sbrk_r+0x1c>)
 80096b0:	2300      	movs	r3, #0
 80096b2:	4604      	mov	r4, r0
 80096b4:	4608      	mov	r0, r1
 80096b6:	602b      	str	r3, [r5, #0]
 80096b8:	f7f7 fbc0 	bl	8000e3c <_sbrk>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	d102      	bne.n	80096c6 <_sbrk_r+0x1a>
 80096c0:	682b      	ldr	r3, [r5, #0]
 80096c2:	b103      	cbz	r3, 80096c6 <_sbrk_r+0x1a>
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	bd38      	pop	{r3, r4, r5, pc}
 80096c8:	24030ff8 	.word	0x24030ff8

080096cc <__errno>:
 80096cc:	4b01      	ldr	r3, [pc, #4]	@ (80096d4 <__errno+0x8>)
 80096ce:	6818      	ldr	r0, [r3, #0]
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	24000aa8 	.word	0x24000aa8

080096d8 <__libc_init_array>:
 80096d8:	b570      	push	{r4, r5, r6, lr}
 80096da:	4d0d      	ldr	r5, [pc, #52]	@ (8009710 <__libc_init_array+0x38>)
 80096dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009714 <__libc_init_array+0x3c>)
 80096de:	1b64      	subs	r4, r4, r5
 80096e0:	10a4      	asrs	r4, r4, #2
 80096e2:	2600      	movs	r6, #0
 80096e4:	42a6      	cmp	r6, r4
 80096e6:	d109      	bne.n	80096fc <__libc_init_array+0x24>
 80096e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009718 <__libc_init_array+0x40>)
 80096ea:	4c0c      	ldr	r4, [pc, #48]	@ (800971c <__libc_init_array+0x44>)
 80096ec:	f000 fd82 	bl	800a1f4 <_init>
 80096f0:	1b64      	subs	r4, r4, r5
 80096f2:	10a4      	asrs	r4, r4, #2
 80096f4:	2600      	movs	r6, #0
 80096f6:	42a6      	cmp	r6, r4
 80096f8:	d105      	bne.n	8009706 <__libc_init_array+0x2e>
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009700:	4798      	blx	r3
 8009702:	3601      	adds	r6, #1
 8009704:	e7ee      	b.n	80096e4 <__libc_init_array+0xc>
 8009706:	f855 3b04 	ldr.w	r3, [r5], #4
 800970a:	4798      	blx	r3
 800970c:	3601      	adds	r6, #1
 800970e:	e7f2      	b.n	80096f6 <__libc_init_array+0x1e>
 8009710:	08010354 	.word	0x08010354
 8009714:	08010354 	.word	0x08010354
 8009718:	08010354 	.word	0x08010354
 800971c:	08010358 	.word	0x08010358

08009720 <__retarget_lock_init_recursive>:
 8009720:	4770      	bx	lr

08009722 <__retarget_lock_acquire_recursive>:
 8009722:	4770      	bx	lr

08009724 <__retarget_lock_release_recursive>:
 8009724:	4770      	bx	lr
	...

08009728 <_free_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4605      	mov	r5, r0
 800972c:	2900      	cmp	r1, #0
 800972e:	d041      	beq.n	80097b4 <_free_r+0x8c>
 8009730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009734:	1f0c      	subs	r4, r1, #4
 8009736:	2b00      	cmp	r3, #0
 8009738:	bfb8      	it	lt
 800973a:	18e4      	addlt	r4, r4, r3
 800973c:	f7ff fe70 	bl	8009420 <__malloc_lock>
 8009740:	4a1d      	ldr	r2, [pc, #116]	@ (80097b8 <_free_r+0x90>)
 8009742:	6813      	ldr	r3, [r2, #0]
 8009744:	b933      	cbnz	r3, 8009754 <_free_r+0x2c>
 8009746:	6063      	str	r3, [r4, #4]
 8009748:	6014      	str	r4, [r2, #0]
 800974a:	4628      	mov	r0, r5
 800974c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009750:	f7ff be6c 	b.w	800942c <__malloc_unlock>
 8009754:	42a3      	cmp	r3, r4
 8009756:	d908      	bls.n	800976a <_free_r+0x42>
 8009758:	6820      	ldr	r0, [r4, #0]
 800975a:	1821      	adds	r1, r4, r0
 800975c:	428b      	cmp	r3, r1
 800975e:	bf01      	itttt	eq
 8009760:	6819      	ldreq	r1, [r3, #0]
 8009762:	685b      	ldreq	r3, [r3, #4]
 8009764:	1809      	addeq	r1, r1, r0
 8009766:	6021      	streq	r1, [r4, #0]
 8009768:	e7ed      	b.n	8009746 <_free_r+0x1e>
 800976a:	461a      	mov	r2, r3
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	b10b      	cbz	r3, 8009774 <_free_r+0x4c>
 8009770:	42a3      	cmp	r3, r4
 8009772:	d9fa      	bls.n	800976a <_free_r+0x42>
 8009774:	6811      	ldr	r1, [r2, #0]
 8009776:	1850      	adds	r0, r2, r1
 8009778:	42a0      	cmp	r0, r4
 800977a:	d10b      	bne.n	8009794 <_free_r+0x6c>
 800977c:	6820      	ldr	r0, [r4, #0]
 800977e:	4401      	add	r1, r0
 8009780:	1850      	adds	r0, r2, r1
 8009782:	4283      	cmp	r3, r0
 8009784:	6011      	str	r1, [r2, #0]
 8009786:	d1e0      	bne.n	800974a <_free_r+0x22>
 8009788:	6818      	ldr	r0, [r3, #0]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	6053      	str	r3, [r2, #4]
 800978e:	4408      	add	r0, r1
 8009790:	6010      	str	r0, [r2, #0]
 8009792:	e7da      	b.n	800974a <_free_r+0x22>
 8009794:	d902      	bls.n	800979c <_free_r+0x74>
 8009796:	230c      	movs	r3, #12
 8009798:	602b      	str	r3, [r5, #0]
 800979a:	e7d6      	b.n	800974a <_free_r+0x22>
 800979c:	6820      	ldr	r0, [r4, #0]
 800979e:	1821      	adds	r1, r4, r0
 80097a0:	428b      	cmp	r3, r1
 80097a2:	bf04      	itt	eq
 80097a4:	6819      	ldreq	r1, [r3, #0]
 80097a6:	685b      	ldreq	r3, [r3, #4]
 80097a8:	6063      	str	r3, [r4, #4]
 80097aa:	bf04      	itt	eq
 80097ac:	1809      	addeq	r1, r1, r0
 80097ae:	6021      	streq	r1, [r4, #0]
 80097b0:	6054      	str	r4, [r2, #4]
 80097b2:	e7ca      	b.n	800974a <_free_r+0x22>
 80097b4:	bd38      	pop	{r3, r4, r5, pc}
 80097b6:	bf00      	nop
 80097b8:	24030eb4 	.word	0x24030eb4

080097bc <__sfputc_r>:
 80097bc:	6893      	ldr	r3, [r2, #8]
 80097be:	3b01      	subs	r3, #1
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	b410      	push	{r4}
 80097c4:	6093      	str	r3, [r2, #8]
 80097c6:	da08      	bge.n	80097da <__sfputc_r+0x1e>
 80097c8:	6994      	ldr	r4, [r2, #24]
 80097ca:	42a3      	cmp	r3, r4
 80097cc:	db01      	blt.n	80097d2 <__sfputc_r+0x16>
 80097ce:	290a      	cmp	r1, #10
 80097d0:	d103      	bne.n	80097da <__sfputc_r+0x1e>
 80097d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097d6:	f000 bbae 	b.w	8009f36 <__swbuf_r>
 80097da:	6813      	ldr	r3, [r2, #0]
 80097dc:	1c58      	adds	r0, r3, #1
 80097de:	6010      	str	r0, [r2, #0]
 80097e0:	7019      	strb	r1, [r3, #0]
 80097e2:	4608      	mov	r0, r1
 80097e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <__sfputs_r>:
 80097ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ec:	4606      	mov	r6, r0
 80097ee:	460f      	mov	r7, r1
 80097f0:	4614      	mov	r4, r2
 80097f2:	18d5      	adds	r5, r2, r3
 80097f4:	42ac      	cmp	r4, r5
 80097f6:	d101      	bne.n	80097fc <__sfputs_r+0x12>
 80097f8:	2000      	movs	r0, #0
 80097fa:	e007      	b.n	800980c <__sfputs_r+0x22>
 80097fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009800:	463a      	mov	r2, r7
 8009802:	4630      	mov	r0, r6
 8009804:	f7ff ffda 	bl	80097bc <__sfputc_r>
 8009808:	1c43      	adds	r3, r0, #1
 800980a:	d1f3      	bne.n	80097f4 <__sfputs_r+0xa>
 800980c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009810 <_vfiprintf_r>:
 8009810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009814:	460d      	mov	r5, r1
 8009816:	b09d      	sub	sp, #116	@ 0x74
 8009818:	4614      	mov	r4, r2
 800981a:	4698      	mov	r8, r3
 800981c:	4606      	mov	r6, r0
 800981e:	b118      	cbz	r0, 8009828 <_vfiprintf_r+0x18>
 8009820:	6a03      	ldr	r3, [r0, #32]
 8009822:	b90b      	cbnz	r3, 8009828 <_vfiprintf_r+0x18>
 8009824:	f7ff fe94 	bl	8009550 <__sinit>
 8009828:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800982a:	07d9      	lsls	r1, r3, #31
 800982c:	d405      	bmi.n	800983a <_vfiprintf_r+0x2a>
 800982e:	89ab      	ldrh	r3, [r5, #12]
 8009830:	059a      	lsls	r2, r3, #22
 8009832:	d402      	bmi.n	800983a <_vfiprintf_r+0x2a>
 8009834:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009836:	f7ff ff74 	bl	8009722 <__retarget_lock_acquire_recursive>
 800983a:	89ab      	ldrh	r3, [r5, #12]
 800983c:	071b      	lsls	r3, r3, #28
 800983e:	d501      	bpl.n	8009844 <_vfiprintf_r+0x34>
 8009840:	692b      	ldr	r3, [r5, #16]
 8009842:	b99b      	cbnz	r3, 800986c <_vfiprintf_r+0x5c>
 8009844:	4629      	mov	r1, r5
 8009846:	4630      	mov	r0, r6
 8009848:	f000 fbb4 	bl	8009fb4 <__swsetup_r>
 800984c:	b170      	cbz	r0, 800986c <_vfiprintf_r+0x5c>
 800984e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009850:	07dc      	lsls	r4, r3, #31
 8009852:	d504      	bpl.n	800985e <_vfiprintf_r+0x4e>
 8009854:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009858:	b01d      	add	sp, #116	@ 0x74
 800985a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985e:	89ab      	ldrh	r3, [r5, #12]
 8009860:	0598      	lsls	r0, r3, #22
 8009862:	d4f7      	bmi.n	8009854 <_vfiprintf_r+0x44>
 8009864:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009866:	f7ff ff5d 	bl	8009724 <__retarget_lock_release_recursive>
 800986a:	e7f3      	b.n	8009854 <_vfiprintf_r+0x44>
 800986c:	2300      	movs	r3, #0
 800986e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009870:	2320      	movs	r3, #32
 8009872:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009876:	f8cd 800c 	str.w	r8, [sp, #12]
 800987a:	2330      	movs	r3, #48	@ 0x30
 800987c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a2c <_vfiprintf_r+0x21c>
 8009880:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009884:	f04f 0901 	mov.w	r9, #1
 8009888:	4623      	mov	r3, r4
 800988a:	469a      	mov	sl, r3
 800988c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009890:	b10a      	cbz	r2, 8009896 <_vfiprintf_r+0x86>
 8009892:	2a25      	cmp	r2, #37	@ 0x25
 8009894:	d1f9      	bne.n	800988a <_vfiprintf_r+0x7a>
 8009896:	ebba 0b04 	subs.w	fp, sl, r4
 800989a:	d00b      	beq.n	80098b4 <_vfiprintf_r+0xa4>
 800989c:	465b      	mov	r3, fp
 800989e:	4622      	mov	r2, r4
 80098a0:	4629      	mov	r1, r5
 80098a2:	4630      	mov	r0, r6
 80098a4:	f7ff ffa1 	bl	80097ea <__sfputs_r>
 80098a8:	3001      	adds	r0, #1
 80098aa:	f000 80a7 	beq.w	80099fc <_vfiprintf_r+0x1ec>
 80098ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098b0:	445a      	add	r2, fp
 80098b2:	9209      	str	r2, [sp, #36]	@ 0x24
 80098b4:	f89a 3000 	ldrb.w	r3, [sl]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	f000 809f 	beq.w	80099fc <_vfiprintf_r+0x1ec>
 80098be:	2300      	movs	r3, #0
 80098c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80098c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098c8:	f10a 0a01 	add.w	sl, sl, #1
 80098cc:	9304      	str	r3, [sp, #16]
 80098ce:	9307      	str	r3, [sp, #28]
 80098d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80098d6:	4654      	mov	r4, sl
 80098d8:	2205      	movs	r2, #5
 80098da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098de:	4853      	ldr	r0, [pc, #332]	@ (8009a2c <_vfiprintf_r+0x21c>)
 80098e0:	f7f6 fcfe 	bl	80002e0 <memchr>
 80098e4:	9a04      	ldr	r2, [sp, #16]
 80098e6:	b9d8      	cbnz	r0, 8009920 <_vfiprintf_r+0x110>
 80098e8:	06d1      	lsls	r1, r2, #27
 80098ea:	bf44      	itt	mi
 80098ec:	2320      	movmi	r3, #32
 80098ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098f2:	0713      	lsls	r3, r2, #28
 80098f4:	bf44      	itt	mi
 80098f6:	232b      	movmi	r3, #43	@ 0x2b
 80098f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098fc:	f89a 3000 	ldrb.w	r3, [sl]
 8009900:	2b2a      	cmp	r3, #42	@ 0x2a
 8009902:	d015      	beq.n	8009930 <_vfiprintf_r+0x120>
 8009904:	9a07      	ldr	r2, [sp, #28]
 8009906:	4654      	mov	r4, sl
 8009908:	2000      	movs	r0, #0
 800990a:	f04f 0c0a 	mov.w	ip, #10
 800990e:	4621      	mov	r1, r4
 8009910:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009914:	3b30      	subs	r3, #48	@ 0x30
 8009916:	2b09      	cmp	r3, #9
 8009918:	d94b      	bls.n	80099b2 <_vfiprintf_r+0x1a2>
 800991a:	b1b0      	cbz	r0, 800994a <_vfiprintf_r+0x13a>
 800991c:	9207      	str	r2, [sp, #28]
 800991e:	e014      	b.n	800994a <_vfiprintf_r+0x13a>
 8009920:	eba0 0308 	sub.w	r3, r0, r8
 8009924:	fa09 f303 	lsl.w	r3, r9, r3
 8009928:	4313      	orrs	r3, r2
 800992a:	9304      	str	r3, [sp, #16]
 800992c:	46a2      	mov	sl, r4
 800992e:	e7d2      	b.n	80098d6 <_vfiprintf_r+0xc6>
 8009930:	9b03      	ldr	r3, [sp, #12]
 8009932:	1d19      	adds	r1, r3, #4
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	9103      	str	r1, [sp, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	bfbb      	ittet	lt
 800993c:	425b      	neglt	r3, r3
 800993e:	f042 0202 	orrlt.w	r2, r2, #2
 8009942:	9307      	strge	r3, [sp, #28]
 8009944:	9307      	strlt	r3, [sp, #28]
 8009946:	bfb8      	it	lt
 8009948:	9204      	strlt	r2, [sp, #16]
 800994a:	7823      	ldrb	r3, [r4, #0]
 800994c:	2b2e      	cmp	r3, #46	@ 0x2e
 800994e:	d10a      	bne.n	8009966 <_vfiprintf_r+0x156>
 8009950:	7863      	ldrb	r3, [r4, #1]
 8009952:	2b2a      	cmp	r3, #42	@ 0x2a
 8009954:	d132      	bne.n	80099bc <_vfiprintf_r+0x1ac>
 8009956:	9b03      	ldr	r3, [sp, #12]
 8009958:	1d1a      	adds	r2, r3, #4
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	9203      	str	r2, [sp, #12]
 800995e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009962:	3402      	adds	r4, #2
 8009964:	9305      	str	r3, [sp, #20]
 8009966:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a3c <_vfiprintf_r+0x22c>
 800996a:	7821      	ldrb	r1, [r4, #0]
 800996c:	2203      	movs	r2, #3
 800996e:	4650      	mov	r0, sl
 8009970:	f7f6 fcb6 	bl	80002e0 <memchr>
 8009974:	b138      	cbz	r0, 8009986 <_vfiprintf_r+0x176>
 8009976:	9b04      	ldr	r3, [sp, #16]
 8009978:	eba0 000a 	sub.w	r0, r0, sl
 800997c:	2240      	movs	r2, #64	@ 0x40
 800997e:	4082      	lsls	r2, r0
 8009980:	4313      	orrs	r3, r2
 8009982:	3401      	adds	r4, #1
 8009984:	9304      	str	r3, [sp, #16]
 8009986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800998a:	4829      	ldr	r0, [pc, #164]	@ (8009a30 <_vfiprintf_r+0x220>)
 800998c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009990:	2206      	movs	r2, #6
 8009992:	f7f6 fca5 	bl	80002e0 <memchr>
 8009996:	2800      	cmp	r0, #0
 8009998:	d03f      	beq.n	8009a1a <_vfiprintf_r+0x20a>
 800999a:	4b26      	ldr	r3, [pc, #152]	@ (8009a34 <_vfiprintf_r+0x224>)
 800999c:	bb1b      	cbnz	r3, 80099e6 <_vfiprintf_r+0x1d6>
 800999e:	9b03      	ldr	r3, [sp, #12]
 80099a0:	3307      	adds	r3, #7
 80099a2:	f023 0307 	bic.w	r3, r3, #7
 80099a6:	3308      	adds	r3, #8
 80099a8:	9303      	str	r3, [sp, #12]
 80099aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099ac:	443b      	add	r3, r7
 80099ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80099b0:	e76a      	b.n	8009888 <_vfiprintf_r+0x78>
 80099b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80099b6:	460c      	mov	r4, r1
 80099b8:	2001      	movs	r0, #1
 80099ba:	e7a8      	b.n	800990e <_vfiprintf_r+0xfe>
 80099bc:	2300      	movs	r3, #0
 80099be:	3401      	adds	r4, #1
 80099c0:	9305      	str	r3, [sp, #20]
 80099c2:	4619      	mov	r1, r3
 80099c4:	f04f 0c0a 	mov.w	ip, #10
 80099c8:	4620      	mov	r0, r4
 80099ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099ce:	3a30      	subs	r2, #48	@ 0x30
 80099d0:	2a09      	cmp	r2, #9
 80099d2:	d903      	bls.n	80099dc <_vfiprintf_r+0x1cc>
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0c6      	beq.n	8009966 <_vfiprintf_r+0x156>
 80099d8:	9105      	str	r1, [sp, #20]
 80099da:	e7c4      	b.n	8009966 <_vfiprintf_r+0x156>
 80099dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80099e0:	4604      	mov	r4, r0
 80099e2:	2301      	movs	r3, #1
 80099e4:	e7f0      	b.n	80099c8 <_vfiprintf_r+0x1b8>
 80099e6:	ab03      	add	r3, sp, #12
 80099e8:	9300      	str	r3, [sp, #0]
 80099ea:	462a      	mov	r2, r5
 80099ec:	4b12      	ldr	r3, [pc, #72]	@ (8009a38 <_vfiprintf_r+0x228>)
 80099ee:	a904      	add	r1, sp, #16
 80099f0:	4630      	mov	r0, r6
 80099f2:	f3af 8000 	nop.w
 80099f6:	4607      	mov	r7, r0
 80099f8:	1c78      	adds	r0, r7, #1
 80099fa:	d1d6      	bne.n	80099aa <_vfiprintf_r+0x19a>
 80099fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099fe:	07d9      	lsls	r1, r3, #31
 8009a00:	d405      	bmi.n	8009a0e <_vfiprintf_r+0x1fe>
 8009a02:	89ab      	ldrh	r3, [r5, #12]
 8009a04:	059a      	lsls	r2, r3, #22
 8009a06:	d402      	bmi.n	8009a0e <_vfiprintf_r+0x1fe>
 8009a08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a0a:	f7ff fe8b 	bl	8009724 <__retarget_lock_release_recursive>
 8009a0e:	89ab      	ldrh	r3, [r5, #12]
 8009a10:	065b      	lsls	r3, r3, #25
 8009a12:	f53f af1f 	bmi.w	8009854 <_vfiprintf_r+0x44>
 8009a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a18:	e71e      	b.n	8009858 <_vfiprintf_r+0x48>
 8009a1a:	ab03      	add	r3, sp, #12
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	462a      	mov	r2, r5
 8009a20:	4b05      	ldr	r3, [pc, #20]	@ (8009a38 <_vfiprintf_r+0x228>)
 8009a22:	a904      	add	r1, sp, #16
 8009a24:	4630      	mov	r0, r6
 8009a26:	f000 f879 	bl	8009b1c <_printf_i>
 8009a2a:	e7e4      	b.n	80099f6 <_vfiprintf_r+0x1e6>
 8009a2c:	08010318 	.word	0x08010318
 8009a30:	08010322 	.word	0x08010322
 8009a34:	00000000 	.word	0x00000000
 8009a38:	080097eb 	.word	0x080097eb
 8009a3c:	0801031e 	.word	0x0801031e

08009a40 <_printf_common>:
 8009a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a44:	4616      	mov	r6, r2
 8009a46:	4698      	mov	r8, r3
 8009a48:	688a      	ldr	r2, [r1, #8]
 8009a4a:	690b      	ldr	r3, [r1, #16]
 8009a4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a50:	4293      	cmp	r3, r2
 8009a52:	bfb8      	it	lt
 8009a54:	4613      	movlt	r3, r2
 8009a56:	6033      	str	r3, [r6, #0]
 8009a58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a5c:	4607      	mov	r7, r0
 8009a5e:	460c      	mov	r4, r1
 8009a60:	b10a      	cbz	r2, 8009a66 <_printf_common+0x26>
 8009a62:	3301      	adds	r3, #1
 8009a64:	6033      	str	r3, [r6, #0]
 8009a66:	6823      	ldr	r3, [r4, #0]
 8009a68:	0699      	lsls	r1, r3, #26
 8009a6a:	bf42      	ittt	mi
 8009a6c:	6833      	ldrmi	r3, [r6, #0]
 8009a6e:	3302      	addmi	r3, #2
 8009a70:	6033      	strmi	r3, [r6, #0]
 8009a72:	6825      	ldr	r5, [r4, #0]
 8009a74:	f015 0506 	ands.w	r5, r5, #6
 8009a78:	d106      	bne.n	8009a88 <_printf_common+0x48>
 8009a7a:	f104 0a19 	add.w	sl, r4, #25
 8009a7e:	68e3      	ldr	r3, [r4, #12]
 8009a80:	6832      	ldr	r2, [r6, #0]
 8009a82:	1a9b      	subs	r3, r3, r2
 8009a84:	42ab      	cmp	r3, r5
 8009a86:	dc26      	bgt.n	8009ad6 <_printf_common+0x96>
 8009a88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a8c:	6822      	ldr	r2, [r4, #0]
 8009a8e:	3b00      	subs	r3, #0
 8009a90:	bf18      	it	ne
 8009a92:	2301      	movne	r3, #1
 8009a94:	0692      	lsls	r2, r2, #26
 8009a96:	d42b      	bmi.n	8009af0 <_printf_common+0xb0>
 8009a98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a9c:	4641      	mov	r1, r8
 8009a9e:	4638      	mov	r0, r7
 8009aa0:	47c8      	blx	r9
 8009aa2:	3001      	adds	r0, #1
 8009aa4:	d01e      	beq.n	8009ae4 <_printf_common+0xa4>
 8009aa6:	6823      	ldr	r3, [r4, #0]
 8009aa8:	6922      	ldr	r2, [r4, #16]
 8009aaa:	f003 0306 	and.w	r3, r3, #6
 8009aae:	2b04      	cmp	r3, #4
 8009ab0:	bf02      	ittt	eq
 8009ab2:	68e5      	ldreq	r5, [r4, #12]
 8009ab4:	6833      	ldreq	r3, [r6, #0]
 8009ab6:	1aed      	subeq	r5, r5, r3
 8009ab8:	68a3      	ldr	r3, [r4, #8]
 8009aba:	bf0c      	ite	eq
 8009abc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ac0:	2500      	movne	r5, #0
 8009ac2:	4293      	cmp	r3, r2
 8009ac4:	bfc4      	itt	gt
 8009ac6:	1a9b      	subgt	r3, r3, r2
 8009ac8:	18ed      	addgt	r5, r5, r3
 8009aca:	2600      	movs	r6, #0
 8009acc:	341a      	adds	r4, #26
 8009ace:	42b5      	cmp	r5, r6
 8009ad0:	d11a      	bne.n	8009b08 <_printf_common+0xc8>
 8009ad2:	2000      	movs	r0, #0
 8009ad4:	e008      	b.n	8009ae8 <_printf_common+0xa8>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	4652      	mov	r2, sl
 8009ada:	4641      	mov	r1, r8
 8009adc:	4638      	mov	r0, r7
 8009ade:	47c8      	blx	r9
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	d103      	bne.n	8009aec <_printf_common+0xac>
 8009ae4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aec:	3501      	adds	r5, #1
 8009aee:	e7c6      	b.n	8009a7e <_printf_common+0x3e>
 8009af0:	18e1      	adds	r1, r4, r3
 8009af2:	1c5a      	adds	r2, r3, #1
 8009af4:	2030      	movs	r0, #48	@ 0x30
 8009af6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009afa:	4422      	add	r2, r4
 8009afc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b04:	3302      	adds	r3, #2
 8009b06:	e7c7      	b.n	8009a98 <_printf_common+0x58>
 8009b08:	2301      	movs	r3, #1
 8009b0a:	4622      	mov	r2, r4
 8009b0c:	4641      	mov	r1, r8
 8009b0e:	4638      	mov	r0, r7
 8009b10:	47c8      	blx	r9
 8009b12:	3001      	adds	r0, #1
 8009b14:	d0e6      	beq.n	8009ae4 <_printf_common+0xa4>
 8009b16:	3601      	adds	r6, #1
 8009b18:	e7d9      	b.n	8009ace <_printf_common+0x8e>
	...

08009b1c <_printf_i>:
 8009b1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b20:	7e0f      	ldrb	r7, [r1, #24]
 8009b22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b24:	2f78      	cmp	r7, #120	@ 0x78
 8009b26:	4691      	mov	r9, r2
 8009b28:	4680      	mov	r8, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	469a      	mov	sl, r3
 8009b2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b32:	d807      	bhi.n	8009b44 <_printf_i+0x28>
 8009b34:	2f62      	cmp	r7, #98	@ 0x62
 8009b36:	d80a      	bhi.n	8009b4e <_printf_i+0x32>
 8009b38:	2f00      	cmp	r7, #0
 8009b3a:	f000 80d1 	beq.w	8009ce0 <_printf_i+0x1c4>
 8009b3e:	2f58      	cmp	r7, #88	@ 0x58
 8009b40:	f000 80b8 	beq.w	8009cb4 <_printf_i+0x198>
 8009b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b4c:	e03a      	b.n	8009bc4 <_printf_i+0xa8>
 8009b4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b52:	2b15      	cmp	r3, #21
 8009b54:	d8f6      	bhi.n	8009b44 <_printf_i+0x28>
 8009b56:	a101      	add	r1, pc, #4	@ (adr r1, 8009b5c <_printf_i+0x40>)
 8009b58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b5c:	08009bb5 	.word	0x08009bb5
 8009b60:	08009bc9 	.word	0x08009bc9
 8009b64:	08009b45 	.word	0x08009b45
 8009b68:	08009b45 	.word	0x08009b45
 8009b6c:	08009b45 	.word	0x08009b45
 8009b70:	08009b45 	.word	0x08009b45
 8009b74:	08009bc9 	.word	0x08009bc9
 8009b78:	08009b45 	.word	0x08009b45
 8009b7c:	08009b45 	.word	0x08009b45
 8009b80:	08009b45 	.word	0x08009b45
 8009b84:	08009b45 	.word	0x08009b45
 8009b88:	08009cc7 	.word	0x08009cc7
 8009b8c:	08009bf3 	.word	0x08009bf3
 8009b90:	08009c81 	.word	0x08009c81
 8009b94:	08009b45 	.word	0x08009b45
 8009b98:	08009b45 	.word	0x08009b45
 8009b9c:	08009ce9 	.word	0x08009ce9
 8009ba0:	08009b45 	.word	0x08009b45
 8009ba4:	08009bf3 	.word	0x08009bf3
 8009ba8:	08009b45 	.word	0x08009b45
 8009bac:	08009b45 	.word	0x08009b45
 8009bb0:	08009c89 	.word	0x08009c89
 8009bb4:	6833      	ldr	r3, [r6, #0]
 8009bb6:	1d1a      	adds	r2, r3, #4
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	6032      	str	r2, [r6, #0]
 8009bbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	e09c      	b.n	8009d02 <_printf_i+0x1e6>
 8009bc8:	6833      	ldr	r3, [r6, #0]
 8009bca:	6820      	ldr	r0, [r4, #0]
 8009bcc:	1d19      	adds	r1, r3, #4
 8009bce:	6031      	str	r1, [r6, #0]
 8009bd0:	0606      	lsls	r6, r0, #24
 8009bd2:	d501      	bpl.n	8009bd8 <_printf_i+0xbc>
 8009bd4:	681d      	ldr	r5, [r3, #0]
 8009bd6:	e003      	b.n	8009be0 <_printf_i+0xc4>
 8009bd8:	0645      	lsls	r5, r0, #25
 8009bda:	d5fb      	bpl.n	8009bd4 <_printf_i+0xb8>
 8009bdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009be0:	2d00      	cmp	r5, #0
 8009be2:	da03      	bge.n	8009bec <_printf_i+0xd0>
 8009be4:	232d      	movs	r3, #45	@ 0x2d
 8009be6:	426d      	negs	r5, r5
 8009be8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bec:	4858      	ldr	r0, [pc, #352]	@ (8009d50 <_printf_i+0x234>)
 8009bee:	230a      	movs	r3, #10
 8009bf0:	e011      	b.n	8009c16 <_printf_i+0xfa>
 8009bf2:	6821      	ldr	r1, [r4, #0]
 8009bf4:	6833      	ldr	r3, [r6, #0]
 8009bf6:	0608      	lsls	r0, r1, #24
 8009bf8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bfc:	d402      	bmi.n	8009c04 <_printf_i+0xe8>
 8009bfe:	0649      	lsls	r1, r1, #25
 8009c00:	bf48      	it	mi
 8009c02:	b2ad      	uxthmi	r5, r5
 8009c04:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c06:	4852      	ldr	r0, [pc, #328]	@ (8009d50 <_printf_i+0x234>)
 8009c08:	6033      	str	r3, [r6, #0]
 8009c0a:	bf14      	ite	ne
 8009c0c:	230a      	movne	r3, #10
 8009c0e:	2308      	moveq	r3, #8
 8009c10:	2100      	movs	r1, #0
 8009c12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c16:	6866      	ldr	r6, [r4, #4]
 8009c18:	60a6      	str	r6, [r4, #8]
 8009c1a:	2e00      	cmp	r6, #0
 8009c1c:	db05      	blt.n	8009c2a <_printf_i+0x10e>
 8009c1e:	6821      	ldr	r1, [r4, #0]
 8009c20:	432e      	orrs	r6, r5
 8009c22:	f021 0104 	bic.w	r1, r1, #4
 8009c26:	6021      	str	r1, [r4, #0]
 8009c28:	d04b      	beq.n	8009cc2 <_printf_i+0x1a6>
 8009c2a:	4616      	mov	r6, r2
 8009c2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c30:	fb03 5711 	mls	r7, r3, r1, r5
 8009c34:	5dc7      	ldrb	r7, [r0, r7]
 8009c36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c3a:	462f      	mov	r7, r5
 8009c3c:	42bb      	cmp	r3, r7
 8009c3e:	460d      	mov	r5, r1
 8009c40:	d9f4      	bls.n	8009c2c <_printf_i+0x110>
 8009c42:	2b08      	cmp	r3, #8
 8009c44:	d10b      	bne.n	8009c5e <_printf_i+0x142>
 8009c46:	6823      	ldr	r3, [r4, #0]
 8009c48:	07df      	lsls	r7, r3, #31
 8009c4a:	d508      	bpl.n	8009c5e <_printf_i+0x142>
 8009c4c:	6923      	ldr	r3, [r4, #16]
 8009c4e:	6861      	ldr	r1, [r4, #4]
 8009c50:	4299      	cmp	r1, r3
 8009c52:	bfde      	ittt	le
 8009c54:	2330      	movle	r3, #48	@ 0x30
 8009c56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009c5e:	1b92      	subs	r2, r2, r6
 8009c60:	6122      	str	r2, [r4, #16]
 8009c62:	f8cd a000 	str.w	sl, [sp]
 8009c66:	464b      	mov	r3, r9
 8009c68:	aa03      	add	r2, sp, #12
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	4640      	mov	r0, r8
 8009c6e:	f7ff fee7 	bl	8009a40 <_printf_common>
 8009c72:	3001      	adds	r0, #1
 8009c74:	d14a      	bne.n	8009d0c <_printf_i+0x1f0>
 8009c76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c7a:	b004      	add	sp, #16
 8009c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c80:	6823      	ldr	r3, [r4, #0]
 8009c82:	f043 0320 	orr.w	r3, r3, #32
 8009c86:	6023      	str	r3, [r4, #0]
 8009c88:	4832      	ldr	r0, [pc, #200]	@ (8009d54 <_printf_i+0x238>)
 8009c8a:	2778      	movs	r7, #120	@ 0x78
 8009c8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	6831      	ldr	r1, [r6, #0]
 8009c94:	061f      	lsls	r7, r3, #24
 8009c96:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c9a:	d402      	bmi.n	8009ca2 <_printf_i+0x186>
 8009c9c:	065f      	lsls	r7, r3, #25
 8009c9e:	bf48      	it	mi
 8009ca0:	b2ad      	uxthmi	r5, r5
 8009ca2:	6031      	str	r1, [r6, #0]
 8009ca4:	07d9      	lsls	r1, r3, #31
 8009ca6:	bf44      	itt	mi
 8009ca8:	f043 0320 	orrmi.w	r3, r3, #32
 8009cac:	6023      	strmi	r3, [r4, #0]
 8009cae:	b11d      	cbz	r5, 8009cb8 <_printf_i+0x19c>
 8009cb0:	2310      	movs	r3, #16
 8009cb2:	e7ad      	b.n	8009c10 <_printf_i+0xf4>
 8009cb4:	4826      	ldr	r0, [pc, #152]	@ (8009d50 <_printf_i+0x234>)
 8009cb6:	e7e9      	b.n	8009c8c <_printf_i+0x170>
 8009cb8:	6823      	ldr	r3, [r4, #0]
 8009cba:	f023 0320 	bic.w	r3, r3, #32
 8009cbe:	6023      	str	r3, [r4, #0]
 8009cc0:	e7f6      	b.n	8009cb0 <_printf_i+0x194>
 8009cc2:	4616      	mov	r6, r2
 8009cc4:	e7bd      	b.n	8009c42 <_printf_i+0x126>
 8009cc6:	6833      	ldr	r3, [r6, #0]
 8009cc8:	6825      	ldr	r5, [r4, #0]
 8009cca:	6961      	ldr	r1, [r4, #20]
 8009ccc:	1d18      	adds	r0, r3, #4
 8009cce:	6030      	str	r0, [r6, #0]
 8009cd0:	062e      	lsls	r6, r5, #24
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	d501      	bpl.n	8009cda <_printf_i+0x1be>
 8009cd6:	6019      	str	r1, [r3, #0]
 8009cd8:	e002      	b.n	8009ce0 <_printf_i+0x1c4>
 8009cda:	0668      	lsls	r0, r5, #25
 8009cdc:	d5fb      	bpl.n	8009cd6 <_printf_i+0x1ba>
 8009cde:	8019      	strh	r1, [r3, #0]
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	6123      	str	r3, [r4, #16]
 8009ce4:	4616      	mov	r6, r2
 8009ce6:	e7bc      	b.n	8009c62 <_printf_i+0x146>
 8009ce8:	6833      	ldr	r3, [r6, #0]
 8009cea:	1d1a      	adds	r2, r3, #4
 8009cec:	6032      	str	r2, [r6, #0]
 8009cee:	681e      	ldr	r6, [r3, #0]
 8009cf0:	6862      	ldr	r2, [r4, #4]
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	f7f6 faf3 	bl	80002e0 <memchr>
 8009cfa:	b108      	cbz	r0, 8009d00 <_printf_i+0x1e4>
 8009cfc:	1b80      	subs	r0, r0, r6
 8009cfe:	6060      	str	r0, [r4, #4]
 8009d00:	6863      	ldr	r3, [r4, #4]
 8009d02:	6123      	str	r3, [r4, #16]
 8009d04:	2300      	movs	r3, #0
 8009d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d0a:	e7aa      	b.n	8009c62 <_printf_i+0x146>
 8009d0c:	6923      	ldr	r3, [r4, #16]
 8009d0e:	4632      	mov	r2, r6
 8009d10:	4649      	mov	r1, r9
 8009d12:	4640      	mov	r0, r8
 8009d14:	47d0      	blx	sl
 8009d16:	3001      	adds	r0, #1
 8009d18:	d0ad      	beq.n	8009c76 <_printf_i+0x15a>
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	079b      	lsls	r3, r3, #30
 8009d1e:	d413      	bmi.n	8009d48 <_printf_i+0x22c>
 8009d20:	68e0      	ldr	r0, [r4, #12]
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	4298      	cmp	r0, r3
 8009d26:	bfb8      	it	lt
 8009d28:	4618      	movlt	r0, r3
 8009d2a:	e7a6      	b.n	8009c7a <_printf_i+0x15e>
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	4632      	mov	r2, r6
 8009d30:	4649      	mov	r1, r9
 8009d32:	4640      	mov	r0, r8
 8009d34:	47d0      	blx	sl
 8009d36:	3001      	adds	r0, #1
 8009d38:	d09d      	beq.n	8009c76 <_printf_i+0x15a>
 8009d3a:	3501      	adds	r5, #1
 8009d3c:	68e3      	ldr	r3, [r4, #12]
 8009d3e:	9903      	ldr	r1, [sp, #12]
 8009d40:	1a5b      	subs	r3, r3, r1
 8009d42:	42ab      	cmp	r3, r5
 8009d44:	dcf2      	bgt.n	8009d2c <_printf_i+0x210>
 8009d46:	e7eb      	b.n	8009d20 <_printf_i+0x204>
 8009d48:	2500      	movs	r5, #0
 8009d4a:	f104 0619 	add.w	r6, r4, #25
 8009d4e:	e7f5      	b.n	8009d3c <_printf_i+0x220>
 8009d50:	08010329 	.word	0x08010329
 8009d54:	0801033a 	.word	0x0801033a

08009d58 <__sflush_r>:
 8009d58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d60:	0716      	lsls	r6, r2, #28
 8009d62:	4605      	mov	r5, r0
 8009d64:	460c      	mov	r4, r1
 8009d66:	d454      	bmi.n	8009e12 <__sflush_r+0xba>
 8009d68:	684b      	ldr	r3, [r1, #4]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	dc02      	bgt.n	8009d74 <__sflush_r+0x1c>
 8009d6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	dd48      	ble.n	8009e06 <__sflush_r+0xae>
 8009d74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d76:	2e00      	cmp	r6, #0
 8009d78:	d045      	beq.n	8009e06 <__sflush_r+0xae>
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009d80:	682f      	ldr	r7, [r5, #0]
 8009d82:	6a21      	ldr	r1, [r4, #32]
 8009d84:	602b      	str	r3, [r5, #0]
 8009d86:	d030      	beq.n	8009dea <__sflush_r+0x92>
 8009d88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009d8a:	89a3      	ldrh	r3, [r4, #12]
 8009d8c:	0759      	lsls	r1, r3, #29
 8009d8e:	d505      	bpl.n	8009d9c <__sflush_r+0x44>
 8009d90:	6863      	ldr	r3, [r4, #4]
 8009d92:	1ad2      	subs	r2, r2, r3
 8009d94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d96:	b10b      	cbz	r3, 8009d9c <__sflush_r+0x44>
 8009d98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d9a:	1ad2      	subs	r2, r2, r3
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009da0:	6a21      	ldr	r1, [r4, #32]
 8009da2:	4628      	mov	r0, r5
 8009da4:	47b0      	blx	r6
 8009da6:	1c43      	adds	r3, r0, #1
 8009da8:	89a3      	ldrh	r3, [r4, #12]
 8009daa:	d106      	bne.n	8009dba <__sflush_r+0x62>
 8009dac:	6829      	ldr	r1, [r5, #0]
 8009dae:	291d      	cmp	r1, #29
 8009db0:	d82b      	bhi.n	8009e0a <__sflush_r+0xb2>
 8009db2:	4a2a      	ldr	r2, [pc, #168]	@ (8009e5c <__sflush_r+0x104>)
 8009db4:	40ca      	lsrs	r2, r1
 8009db6:	07d6      	lsls	r6, r2, #31
 8009db8:	d527      	bpl.n	8009e0a <__sflush_r+0xb2>
 8009dba:	2200      	movs	r2, #0
 8009dbc:	6062      	str	r2, [r4, #4]
 8009dbe:	04d9      	lsls	r1, r3, #19
 8009dc0:	6922      	ldr	r2, [r4, #16]
 8009dc2:	6022      	str	r2, [r4, #0]
 8009dc4:	d504      	bpl.n	8009dd0 <__sflush_r+0x78>
 8009dc6:	1c42      	adds	r2, r0, #1
 8009dc8:	d101      	bne.n	8009dce <__sflush_r+0x76>
 8009dca:	682b      	ldr	r3, [r5, #0]
 8009dcc:	b903      	cbnz	r3, 8009dd0 <__sflush_r+0x78>
 8009dce:	6560      	str	r0, [r4, #84]	@ 0x54
 8009dd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009dd2:	602f      	str	r7, [r5, #0]
 8009dd4:	b1b9      	cbz	r1, 8009e06 <__sflush_r+0xae>
 8009dd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dda:	4299      	cmp	r1, r3
 8009ddc:	d002      	beq.n	8009de4 <__sflush_r+0x8c>
 8009dde:	4628      	mov	r0, r5
 8009de0:	f7ff fca2 	bl	8009728 <_free_r>
 8009de4:	2300      	movs	r3, #0
 8009de6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009de8:	e00d      	b.n	8009e06 <__sflush_r+0xae>
 8009dea:	2301      	movs	r3, #1
 8009dec:	4628      	mov	r0, r5
 8009dee:	47b0      	blx	r6
 8009df0:	4602      	mov	r2, r0
 8009df2:	1c50      	adds	r0, r2, #1
 8009df4:	d1c9      	bne.n	8009d8a <__sflush_r+0x32>
 8009df6:	682b      	ldr	r3, [r5, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d0c6      	beq.n	8009d8a <__sflush_r+0x32>
 8009dfc:	2b1d      	cmp	r3, #29
 8009dfe:	d001      	beq.n	8009e04 <__sflush_r+0xac>
 8009e00:	2b16      	cmp	r3, #22
 8009e02:	d11e      	bne.n	8009e42 <__sflush_r+0xea>
 8009e04:	602f      	str	r7, [r5, #0]
 8009e06:	2000      	movs	r0, #0
 8009e08:	e022      	b.n	8009e50 <__sflush_r+0xf8>
 8009e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e0e:	b21b      	sxth	r3, r3
 8009e10:	e01b      	b.n	8009e4a <__sflush_r+0xf2>
 8009e12:	690f      	ldr	r7, [r1, #16]
 8009e14:	2f00      	cmp	r7, #0
 8009e16:	d0f6      	beq.n	8009e06 <__sflush_r+0xae>
 8009e18:	0793      	lsls	r3, r2, #30
 8009e1a:	680e      	ldr	r6, [r1, #0]
 8009e1c:	bf08      	it	eq
 8009e1e:	694b      	ldreq	r3, [r1, #20]
 8009e20:	600f      	str	r7, [r1, #0]
 8009e22:	bf18      	it	ne
 8009e24:	2300      	movne	r3, #0
 8009e26:	eba6 0807 	sub.w	r8, r6, r7
 8009e2a:	608b      	str	r3, [r1, #8]
 8009e2c:	f1b8 0f00 	cmp.w	r8, #0
 8009e30:	dde9      	ble.n	8009e06 <__sflush_r+0xae>
 8009e32:	6a21      	ldr	r1, [r4, #32]
 8009e34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e36:	4643      	mov	r3, r8
 8009e38:	463a      	mov	r2, r7
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	47b0      	blx	r6
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	dc08      	bgt.n	8009e54 <__sflush_r+0xfc>
 8009e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e4a:	81a3      	strh	r3, [r4, #12]
 8009e4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e54:	4407      	add	r7, r0
 8009e56:	eba8 0800 	sub.w	r8, r8, r0
 8009e5a:	e7e7      	b.n	8009e2c <__sflush_r+0xd4>
 8009e5c:	20400001 	.word	0x20400001

08009e60 <_fflush_r>:
 8009e60:	b538      	push	{r3, r4, r5, lr}
 8009e62:	690b      	ldr	r3, [r1, #16]
 8009e64:	4605      	mov	r5, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	b913      	cbnz	r3, 8009e70 <_fflush_r+0x10>
 8009e6a:	2500      	movs	r5, #0
 8009e6c:	4628      	mov	r0, r5
 8009e6e:	bd38      	pop	{r3, r4, r5, pc}
 8009e70:	b118      	cbz	r0, 8009e7a <_fflush_r+0x1a>
 8009e72:	6a03      	ldr	r3, [r0, #32]
 8009e74:	b90b      	cbnz	r3, 8009e7a <_fflush_r+0x1a>
 8009e76:	f7ff fb6b 	bl	8009550 <__sinit>
 8009e7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d0f3      	beq.n	8009e6a <_fflush_r+0xa>
 8009e82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009e84:	07d0      	lsls	r0, r2, #31
 8009e86:	d404      	bmi.n	8009e92 <_fflush_r+0x32>
 8009e88:	0599      	lsls	r1, r3, #22
 8009e8a:	d402      	bmi.n	8009e92 <_fflush_r+0x32>
 8009e8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e8e:	f7ff fc48 	bl	8009722 <__retarget_lock_acquire_recursive>
 8009e92:	4628      	mov	r0, r5
 8009e94:	4621      	mov	r1, r4
 8009e96:	f7ff ff5f 	bl	8009d58 <__sflush_r>
 8009e9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e9c:	07da      	lsls	r2, r3, #31
 8009e9e:	4605      	mov	r5, r0
 8009ea0:	d4e4      	bmi.n	8009e6c <_fflush_r+0xc>
 8009ea2:	89a3      	ldrh	r3, [r4, #12]
 8009ea4:	059b      	lsls	r3, r3, #22
 8009ea6:	d4e1      	bmi.n	8009e6c <_fflush_r+0xc>
 8009ea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009eaa:	f7ff fc3b 	bl	8009724 <__retarget_lock_release_recursive>
 8009eae:	e7dd      	b.n	8009e6c <_fflush_r+0xc>

08009eb0 <__sread>:
 8009eb0:	b510      	push	{r4, lr}
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb8:	f000 f956 	bl	800a168 <_read_r>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	bfab      	itete	ge
 8009ec0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8009ec4:	181b      	addge	r3, r3, r0
 8009ec6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009eca:	bfac      	ite	ge
 8009ecc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009ece:	81a3      	strhlt	r3, [r4, #12]
 8009ed0:	bd10      	pop	{r4, pc}

08009ed2 <__swrite>:
 8009ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed6:	461f      	mov	r7, r3
 8009ed8:	898b      	ldrh	r3, [r1, #12]
 8009eda:	05db      	lsls	r3, r3, #23
 8009edc:	4605      	mov	r5, r0
 8009ede:	460c      	mov	r4, r1
 8009ee0:	4616      	mov	r6, r2
 8009ee2:	d505      	bpl.n	8009ef0 <__swrite+0x1e>
 8009ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee8:	2302      	movs	r3, #2
 8009eea:	2200      	movs	r2, #0
 8009eec:	f000 f92a 	bl	800a144 <_lseek_r>
 8009ef0:	89a3      	ldrh	r3, [r4, #12]
 8009ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ef6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009efa:	81a3      	strh	r3, [r4, #12]
 8009efc:	4632      	mov	r2, r6
 8009efe:	463b      	mov	r3, r7
 8009f00:	4628      	mov	r0, r5
 8009f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f06:	f000 b941 	b.w	800a18c <_write_r>

08009f0a <__sseek>:
 8009f0a:	b510      	push	{r4, lr}
 8009f0c:	460c      	mov	r4, r1
 8009f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f12:	f000 f917 	bl	800a144 <_lseek_r>
 8009f16:	1c43      	adds	r3, r0, #1
 8009f18:	89a3      	ldrh	r3, [r4, #12]
 8009f1a:	bf15      	itete	ne
 8009f1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009f1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009f22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009f26:	81a3      	strheq	r3, [r4, #12]
 8009f28:	bf18      	it	ne
 8009f2a:	81a3      	strhne	r3, [r4, #12]
 8009f2c:	bd10      	pop	{r4, pc}

08009f2e <__sclose>:
 8009f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f32:	f000 b93d 	b.w	800a1b0 <_close_r>

08009f36 <__swbuf_r>:
 8009f36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f38:	460e      	mov	r6, r1
 8009f3a:	4614      	mov	r4, r2
 8009f3c:	4605      	mov	r5, r0
 8009f3e:	b118      	cbz	r0, 8009f48 <__swbuf_r+0x12>
 8009f40:	6a03      	ldr	r3, [r0, #32]
 8009f42:	b90b      	cbnz	r3, 8009f48 <__swbuf_r+0x12>
 8009f44:	f7ff fb04 	bl	8009550 <__sinit>
 8009f48:	69a3      	ldr	r3, [r4, #24]
 8009f4a:	60a3      	str	r3, [r4, #8]
 8009f4c:	89a3      	ldrh	r3, [r4, #12]
 8009f4e:	071a      	lsls	r2, r3, #28
 8009f50:	d501      	bpl.n	8009f56 <__swbuf_r+0x20>
 8009f52:	6923      	ldr	r3, [r4, #16]
 8009f54:	b943      	cbnz	r3, 8009f68 <__swbuf_r+0x32>
 8009f56:	4621      	mov	r1, r4
 8009f58:	4628      	mov	r0, r5
 8009f5a:	f000 f82b 	bl	8009fb4 <__swsetup_r>
 8009f5e:	b118      	cbz	r0, 8009f68 <__swbuf_r+0x32>
 8009f60:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009f64:	4638      	mov	r0, r7
 8009f66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f68:	6823      	ldr	r3, [r4, #0]
 8009f6a:	6922      	ldr	r2, [r4, #16]
 8009f6c:	1a98      	subs	r0, r3, r2
 8009f6e:	6963      	ldr	r3, [r4, #20]
 8009f70:	b2f6      	uxtb	r6, r6
 8009f72:	4283      	cmp	r3, r0
 8009f74:	4637      	mov	r7, r6
 8009f76:	dc05      	bgt.n	8009f84 <__swbuf_r+0x4e>
 8009f78:	4621      	mov	r1, r4
 8009f7a:	4628      	mov	r0, r5
 8009f7c:	f7ff ff70 	bl	8009e60 <_fflush_r>
 8009f80:	2800      	cmp	r0, #0
 8009f82:	d1ed      	bne.n	8009f60 <__swbuf_r+0x2a>
 8009f84:	68a3      	ldr	r3, [r4, #8]
 8009f86:	3b01      	subs	r3, #1
 8009f88:	60a3      	str	r3, [r4, #8]
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	1c5a      	adds	r2, r3, #1
 8009f8e:	6022      	str	r2, [r4, #0]
 8009f90:	701e      	strb	r6, [r3, #0]
 8009f92:	6962      	ldr	r2, [r4, #20]
 8009f94:	1c43      	adds	r3, r0, #1
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d004      	beq.n	8009fa4 <__swbuf_r+0x6e>
 8009f9a:	89a3      	ldrh	r3, [r4, #12]
 8009f9c:	07db      	lsls	r3, r3, #31
 8009f9e:	d5e1      	bpl.n	8009f64 <__swbuf_r+0x2e>
 8009fa0:	2e0a      	cmp	r6, #10
 8009fa2:	d1df      	bne.n	8009f64 <__swbuf_r+0x2e>
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	4628      	mov	r0, r5
 8009fa8:	f7ff ff5a 	bl	8009e60 <_fflush_r>
 8009fac:	2800      	cmp	r0, #0
 8009fae:	d0d9      	beq.n	8009f64 <__swbuf_r+0x2e>
 8009fb0:	e7d6      	b.n	8009f60 <__swbuf_r+0x2a>
	...

08009fb4 <__swsetup_r>:
 8009fb4:	b538      	push	{r3, r4, r5, lr}
 8009fb6:	4b29      	ldr	r3, [pc, #164]	@ (800a05c <__swsetup_r+0xa8>)
 8009fb8:	4605      	mov	r5, r0
 8009fba:	6818      	ldr	r0, [r3, #0]
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	b118      	cbz	r0, 8009fc8 <__swsetup_r+0x14>
 8009fc0:	6a03      	ldr	r3, [r0, #32]
 8009fc2:	b90b      	cbnz	r3, 8009fc8 <__swsetup_r+0x14>
 8009fc4:	f7ff fac4 	bl	8009550 <__sinit>
 8009fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fcc:	0719      	lsls	r1, r3, #28
 8009fce:	d422      	bmi.n	800a016 <__swsetup_r+0x62>
 8009fd0:	06da      	lsls	r2, r3, #27
 8009fd2:	d407      	bmi.n	8009fe4 <__swsetup_r+0x30>
 8009fd4:	2209      	movs	r2, #9
 8009fd6:	602a      	str	r2, [r5, #0]
 8009fd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fdc:	81a3      	strh	r3, [r4, #12]
 8009fde:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fe2:	e033      	b.n	800a04c <__swsetup_r+0x98>
 8009fe4:	0758      	lsls	r0, r3, #29
 8009fe6:	d512      	bpl.n	800a00e <__swsetup_r+0x5a>
 8009fe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fea:	b141      	cbz	r1, 8009ffe <__swsetup_r+0x4a>
 8009fec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ff0:	4299      	cmp	r1, r3
 8009ff2:	d002      	beq.n	8009ffa <__swsetup_r+0x46>
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	f7ff fb97 	bl	8009728 <_free_r>
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a004:	81a3      	strh	r3, [r4, #12]
 800a006:	2300      	movs	r3, #0
 800a008:	6063      	str	r3, [r4, #4]
 800a00a:	6923      	ldr	r3, [r4, #16]
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	89a3      	ldrh	r3, [r4, #12]
 800a010:	f043 0308 	orr.w	r3, r3, #8
 800a014:	81a3      	strh	r3, [r4, #12]
 800a016:	6923      	ldr	r3, [r4, #16]
 800a018:	b94b      	cbnz	r3, 800a02e <__swsetup_r+0x7a>
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a024:	d003      	beq.n	800a02e <__swsetup_r+0x7a>
 800a026:	4621      	mov	r1, r4
 800a028:	4628      	mov	r0, r5
 800a02a:	f000 f83f 	bl	800a0ac <__smakebuf_r>
 800a02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a032:	f013 0201 	ands.w	r2, r3, #1
 800a036:	d00a      	beq.n	800a04e <__swsetup_r+0x9a>
 800a038:	2200      	movs	r2, #0
 800a03a:	60a2      	str	r2, [r4, #8]
 800a03c:	6962      	ldr	r2, [r4, #20]
 800a03e:	4252      	negs	r2, r2
 800a040:	61a2      	str	r2, [r4, #24]
 800a042:	6922      	ldr	r2, [r4, #16]
 800a044:	b942      	cbnz	r2, 800a058 <__swsetup_r+0xa4>
 800a046:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a04a:	d1c5      	bne.n	8009fd8 <__swsetup_r+0x24>
 800a04c:	bd38      	pop	{r3, r4, r5, pc}
 800a04e:	0799      	lsls	r1, r3, #30
 800a050:	bf58      	it	pl
 800a052:	6962      	ldrpl	r2, [r4, #20]
 800a054:	60a2      	str	r2, [r4, #8]
 800a056:	e7f4      	b.n	800a042 <__swsetup_r+0x8e>
 800a058:	2000      	movs	r0, #0
 800a05a:	e7f7      	b.n	800a04c <__swsetup_r+0x98>
 800a05c:	24000aa8 	.word	0x24000aa8

0800a060 <__swhatbuf_r>:
 800a060:	b570      	push	{r4, r5, r6, lr}
 800a062:	460c      	mov	r4, r1
 800a064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a068:	2900      	cmp	r1, #0
 800a06a:	b096      	sub	sp, #88	@ 0x58
 800a06c:	4615      	mov	r5, r2
 800a06e:	461e      	mov	r6, r3
 800a070:	da0d      	bge.n	800a08e <__swhatbuf_r+0x2e>
 800a072:	89a3      	ldrh	r3, [r4, #12]
 800a074:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a078:	f04f 0100 	mov.w	r1, #0
 800a07c:	bf14      	ite	ne
 800a07e:	2340      	movne	r3, #64	@ 0x40
 800a080:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a084:	2000      	movs	r0, #0
 800a086:	6031      	str	r1, [r6, #0]
 800a088:	602b      	str	r3, [r5, #0]
 800a08a:	b016      	add	sp, #88	@ 0x58
 800a08c:	bd70      	pop	{r4, r5, r6, pc}
 800a08e:	466a      	mov	r2, sp
 800a090:	f000 f89e 	bl	800a1d0 <_fstat_r>
 800a094:	2800      	cmp	r0, #0
 800a096:	dbec      	blt.n	800a072 <__swhatbuf_r+0x12>
 800a098:	9901      	ldr	r1, [sp, #4]
 800a09a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a09e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0a2:	4259      	negs	r1, r3
 800a0a4:	4159      	adcs	r1, r3
 800a0a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0aa:	e7eb      	b.n	800a084 <__swhatbuf_r+0x24>

0800a0ac <__smakebuf_r>:
 800a0ac:	898b      	ldrh	r3, [r1, #12]
 800a0ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0b0:	079d      	lsls	r5, r3, #30
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	460c      	mov	r4, r1
 800a0b6:	d507      	bpl.n	800a0c8 <__smakebuf_r+0x1c>
 800a0b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0bc:	6023      	str	r3, [r4, #0]
 800a0be:	6123      	str	r3, [r4, #16]
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	6163      	str	r3, [r4, #20]
 800a0c4:	b003      	add	sp, #12
 800a0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0c8:	ab01      	add	r3, sp, #4
 800a0ca:	466a      	mov	r2, sp
 800a0cc:	f7ff ffc8 	bl	800a060 <__swhatbuf_r>
 800a0d0:	9f00      	ldr	r7, [sp, #0]
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	4639      	mov	r1, r7
 800a0d6:	4630      	mov	r0, r6
 800a0d8:	f7ff f922 	bl	8009320 <_malloc_r>
 800a0dc:	b948      	cbnz	r0, 800a0f2 <__smakebuf_r+0x46>
 800a0de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0e2:	059a      	lsls	r2, r3, #22
 800a0e4:	d4ee      	bmi.n	800a0c4 <__smakebuf_r+0x18>
 800a0e6:	f023 0303 	bic.w	r3, r3, #3
 800a0ea:	f043 0302 	orr.w	r3, r3, #2
 800a0ee:	81a3      	strh	r3, [r4, #12]
 800a0f0:	e7e2      	b.n	800a0b8 <__smakebuf_r+0xc>
 800a0f2:	89a3      	ldrh	r3, [r4, #12]
 800a0f4:	6020      	str	r0, [r4, #0]
 800a0f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0fa:	81a3      	strh	r3, [r4, #12]
 800a0fc:	9b01      	ldr	r3, [sp, #4]
 800a0fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a102:	b15b      	cbz	r3, 800a11c <__smakebuf_r+0x70>
 800a104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a108:	4630      	mov	r0, r6
 800a10a:	f000 f80b 	bl	800a124 <_isatty_r>
 800a10e:	b128      	cbz	r0, 800a11c <__smakebuf_r+0x70>
 800a110:	89a3      	ldrh	r3, [r4, #12]
 800a112:	f023 0303 	bic.w	r3, r3, #3
 800a116:	f043 0301 	orr.w	r3, r3, #1
 800a11a:	81a3      	strh	r3, [r4, #12]
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	431d      	orrs	r5, r3
 800a120:	81a5      	strh	r5, [r4, #12]
 800a122:	e7cf      	b.n	800a0c4 <__smakebuf_r+0x18>

0800a124 <_isatty_r>:
 800a124:	b538      	push	{r3, r4, r5, lr}
 800a126:	4d06      	ldr	r5, [pc, #24]	@ (800a140 <_isatty_r+0x1c>)
 800a128:	2300      	movs	r3, #0
 800a12a:	4604      	mov	r4, r0
 800a12c:	4608      	mov	r0, r1
 800a12e:	602b      	str	r3, [r5, #0]
 800a130:	f7f6 fe6c 	bl	8000e0c <_isatty>
 800a134:	1c43      	adds	r3, r0, #1
 800a136:	d102      	bne.n	800a13e <_isatty_r+0x1a>
 800a138:	682b      	ldr	r3, [r5, #0]
 800a13a:	b103      	cbz	r3, 800a13e <_isatty_r+0x1a>
 800a13c:	6023      	str	r3, [r4, #0]
 800a13e:	bd38      	pop	{r3, r4, r5, pc}
 800a140:	24030ff8 	.word	0x24030ff8

0800a144 <_lseek_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4d07      	ldr	r5, [pc, #28]	@ (800a164 <_lseek_r+0x20>)
 800a148:	4604      	mov	r4, r0
 800a14a:	4608      	mov	r0, r1
 800a14c:	4611      	mov	r1, r2
 800a14e:	2200      	movs	r2, #0
 800a150:	602a      	str	r2, [r5, #0]
 800a152:	461a      	mov	r2, r3
 800a154:	f7f6 fe65 	bl	8000e22 <_lseek>
 800a158:	1c43      	adds	r3, r0, #1
 800a15a:	d102      	bne.n	800a162 <_lseek_r+0x1e>
 800a15c:	682b      	ldr	r3, [r5, #0]
 800a15e:	b103      	cbz	r3, 800a162 <_lseek_r+0x1e>
 800a160:	6023      	str	r3, [r4, #0]
 800a162:	bd38      	pop	{r3, r4, r5, pc}
 800a164:	24030ff8 	.word	0x24030ff8

0800a168 <_read_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	4d07      	ldr	r5, [pc, #28]	@ (800a188 <_read_r+0x20>)
 800a16c:	4604      	mov	r4, r0
 800a16e:	4608      	mov	r0, r1
 800a170:	4611      	mov	r1, r2
 800a172:	2200      	movs	r2, #0
 800a174:	602a      	str	r2, [r5, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	f7f6 fdf3 	bl	8000d62 <_read>
 800a17c:	1c43      	adds	r3, r0, #1
 800a17e:	d102      	bne.n	800a186 <_read_r+0x1e>
 800a180:	682b      	ldr	r3, [r5, #0]
 800a182:	b103      	cbz	r3, 800a186 <_read_r+0x1e>
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	bd38      	pop	{r3, r4, r5, pc}
 800a188:	24030ff8 	.word	0x24030ff8

0800a18c <_write_r>:
 800a18c:	b538      	push	{r3, r4, r5, lr}
 800a18e:	4d07      	ldr	r5, [pc, #28]	@ (800a1ac <_write_r+0x20>)
 800a190:	4604      	mov	r4, r0
 800a192:	4608      	mov	r0, r1
 800a194:	4611      	mov	r1, r2
 800a196:	2200      	movs	r2, #0
 800a198:	602a      	str	r2, [r5, #0]
 800a19a:	461a      	mov	r2, r3
 800a19c:	f7f6 fdfe 	bl	8000d9c <_write>
 800a1a0:	1c43      	adds	r3, r0, #1
 800a1a2:	d102      	bne.n	800a1aa <_write_r+0x1e>
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	b103      	cbz	r3, 800a1aa <_write_r+0x1e>
 800a1a8:	6023      	str	r3, [r4, #0]
 800a1aa:	bd38      	pop	{r3, r4, r5, pc}
 800a1ac:	24030ff8 	.word	0x24030ff8

0800a1b0 <_close_r>:
 800a1b0:	b538      	push	{r3, r4, r5, lr}
 800a1b2:	4d06      	ldr	r5, [pc, #24]	@ (800a1cc <_close_r+0x1c>)
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	4604      	mov	r4, r0
 800a1b8:	4608      	mov	r0, r1
 800a1ba:	602b      	str	r3, [r5, #0]
 800a1bc:	f7f6 fe0a 	bl	8000dd4 <_close>
 800a1c0:	1c43      	adds	r3, r0, #1
 800a1c2:	d102      	bne.n	800a1ca <_close_r+0x1a>
 800a1c4:	682b      	ldr	r3, [r5, #0]
 800a1c6:	b103      	cbz	r3, 800a1ca <_close_r+0x1a>
 800a1c8:	6023      	str	r3, [r4, #0]
 800a1ca:	bd38      	pop	{r3, r4, r5, pc}
 800a1cc:	24030ff8 	.word	0x24030ff8

0800a1d0 <_fstat_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	4d07      	ldr	r5, [pc, #28]	@ (800a1f0 <_fstat_r+0x20>)
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	4611      	mov	r1, r2
 800a1dc:	602b      	str	r3, [r5, #0]
 800a1de:	f7f6 fe05 	bl	8000dec <_fstat>
 800a1e2:	1c43      	adds	r3, r0, #1
 800a1e4:	d102      	bne.n	800a1ec <_fstat_r+0x1c>
 800a1e6:	682b      	ldr	r3, [r5, #0]
 800a1e8:	b103      	cbz	r3, 800a1ec <_fstat_r+0x1c>
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	bd38      	pop	{r3, r4, r5, pc}
 800a1ee:	bf00      	nop
 800a1f0:	24030ff8 	.word	0x24030ff8

0800a1f4 <_init>:
 800a1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1f6:	bf00      	nop
 800a1f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fa:	bc08      	pop	{r3}
 800a1fc:	469e      	mov	lr, r3
 800a1fe:	4770      	bx	lr

0800a200 <_fini>:
 800a200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a202:	bf00      	nop
 800a204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a206:	bc08      	pop	{r3}
 800a208:	469e      	mov	lr, r3
 800a20a:	4770      	bx	lr
