Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  7 20:04:14 2025
| Host         : pp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          15          
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.450      -29.184                     17                  343        0.152        0.000                      0                  343        4.500        0.000                       0                   200  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.450      -29.184                     17                  343        0.152        0.000                      0                  343        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -2.450ns,  Total Violation      -29.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.411ns  (logic 2.378ns (19.160%)  route 10.033ns (80.840%))
  Logic Levels:           15  (LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.636    16.987    player/ace_count_reg[2]_0
    SLICE_X8Y69          LUT4 (Prop_lut4_I2_O)        0.124    17.111 r  player/score[4]_i_3/O
                         net (fo=1, routed)           0.405    17.516    player/score[4]_i_3_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I1_O)        0.124    17.640 r  player/score[4]_i_1/O
                         net (fo=1, routed)           0.000    17.640    player/p_0_in[4]
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.513    14.936    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.031    15.190    player/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -17.640    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.218ns  (logic 2.378ns (19.463%)  route 9.840ns (80.537%))
  Logic Levels:           15  (LUT2=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.365    16.716    player/ace_count_reg[2]_0
    SLICE_X10Y71         LUT2 (Prop_lut2_I1_O)        0.124    16.840 r  player/score[1]_i_2/O
                         net (fo=1, routed)           0.483    17.323    player/score[1]_i_2_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I0_O)        0.124    17.447 r  player/score[1]_i_1/O
                         net (fo=1, routed)           0.000    17.447    player/p_0_in[1]
    SLICE_X11Y71         FDRE                                         r  player/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.515    14.938    player/sys_clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  player/score_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.029    15.190    player/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -17.447    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.200ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.212ns  (logic 2.378ns (19.473%)  route 9.834ns (80.527%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.414    16.765    player/ace_count_reg[2]_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.124    16.889 r  player/ace_count[2]_i_2/O
                         net (fo=2, routed)           0.427    17.317    player/ace_count
    SLICE_X8Y70          LUT4 (Prop_lut4_I2_O)        0.124    17.441 r  player/ace_count[1]_i_1/O
                         net (fo=1, routed)           0.000    17.441    player/ace_count[1]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  player/ace_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.513    14.936    player/sys_clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  player/ace_count_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.081    15.240    player/ace_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -17.441    
  -------------------------------------------------------------------
                         slack                                 -2.200    

Slack (VIOLATED) :        -2.190ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.150ns  (logic 2.378ns (19.572%)  route 9.772ns (80.428%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.374    16.725    player/ace_count_reg[2]_0
    SLICE_X8Y72          LUT3 (Prop_lut3_I2_O)        0.124    16.849 r  player/score[3]_i_2__0/O
                         net (fo=1, routed)           0.406    17.255    player/score[3]_i_2__0_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.124    17.379 r  player/score[3]_i_1/O
                         net (fo=1, routed)           0.000    17.379    player/p_0_in[3]
    SLICE_X9Y70          FDRE                                         r  player/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.513    14.936    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[3]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y70          FDRE (Setup_fdre_C_D)        0.029    15.188    player/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -17.379    
  -------------------------------------------------------------------
                         slack                                 -2.190    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/ace_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.205ns  (logic 2.371ns (19.426%)  route 9.834ns (80.574%))
  Logic Levels:           15  (LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.414    16.765    player/ace_count_reg[2]_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I1_O)        0.124    16.889 r  player/ace_count[2]_i_2/O
                         net (fo=2, routed)           0.427    17.317    player/ace_count
    SLICE_X8Y70          LUT5 (Prop_lut5_I3_O)        0.117    17.434 r  player/ace_count[2]_i_1/O
                         net (fo=1, routed)           0.000    17.434    player/ace_count[2]_i_1_n_0
    SLICE_X8Y70          FDRE                                         r  player/ace_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.513    14.936    player/sys_clk_IBUF_BUFG
    SLICE_X8Y70          FDRE                                         r  player/ace_count_reg[2]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y70          FDRE (Setup_fdre_C_D)        0.118    15.277    player/ace_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -17.434    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.027ns  (logic 2.378ns (19.773%)  route 9.649ns (80.227%))
  Logic Levels:           15  (LUT5=3 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.868    15.051    rng/card_val[2]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.175 f  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.452    15.627    rng/score[4]_i_12_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.751 f  rng/score[4]_i_11/O
                         net (fo=4, routed)           0.444    16.195    dealer/ace_count[2]_i_2__0_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  dealer/score[4]_i_6__0_comp/O
                         net (fo=2, routed)           0.812    17.131    dealer/score[4]_i_6__0_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    17.255 r  dealer/score[4]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    17.255    dealer/score[4]_i_1__0_n_0
    SLICE_X8Y71          FDRE                                         r  dealer/score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.512    14.935    dealer/sys_clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  dealer/score_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.081    15.239    dealer/score_reg[4]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -17.255    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 2.378ns (19.980%)  route 9.524ns (80.020%))
  Logic Levels:           15  (LUT5=5 LUT6=10)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.923    15.106    rng/card_val[2]
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.124    15.230 r  rng/score[4]_i_12__0/O
                         net (fo=2, routed)           0.997    16.227    player/score[4]_i_12__0_n_0_alias
    SLICE_X9Y71          LUT5 (Prop_lut5_I0_O)        0.124    16.351 r  player/score[4]_i_8__0_comp_2/O
                         net (fo=7, routed)           0.371    16.722    player/ace_count_reg[2]_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124    16.846 r  player/score[2]_i_4__0/O
                         net (fo=1, routed)           0.161    17.007    player/score[2]_i_4__0_n_0
    SLICE_X8Y72          LUT5 (Prop_lut5_I4_O)        0.124    17.131 r  player/score[2]_i_1/O
                         net (fo=1, routed)           0.000    17.131    player/p_0_in[2]
    SLICE_X8Y72          FDRE                                         r  player/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.510    14.933    player/sys_clk_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  player/score_reg[2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.079    15.235    player/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -17.131    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 2.378ns (20.005%)  route 9.509ns (79.995%))
  Logic Levels:           15  (LUT5=3 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.868    15.051    rng/card_val[2]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.175 f  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.452    15.627    rng/score[4]_i_12_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.751 f  rng/score[4]_i_11/O
                         net (fo=4, routed)           0.444    16.195    dealer/ace_count[2]_i_2__0_0
    SLICE_X11Y71         LUT5 (Prop_lut5_I2_O)        0.124    16.319 r  dealer/score[4]_i_6__0_comp/O
                         net (fo=2, routed)           0.673    16.992    dealer/score[4]_i_6__0_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.124    17.116 r  dealer/score[3]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    17.116    dealer/score[3]_i_1__0_n_0
    SLICE_X10Y71         FDRE                                         r  dealer/score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.515    14.938    dealer/sys_clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  dealer/score_reg[3]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)        0.077    15.238    dealer/score_reg[3]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -17.116    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.861ns  (logic 2.378ns (20.049%)  route 9.483ns (79.951%))
  Logic Levels:           15  (LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.868    15.051    rng/card_val[2]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.175 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.452    15.627    rng/score[4]_i_12_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  rng/score[4]_i_11/O
                         net (fo=4, routed)           0.462    16.213    dealer/ace_count[2]_i_2__0_0
    SLICE_X9Y71          LUT4 (Prop_lut4_I1_O)        0.124    16.337 r  dealer/score[4]_i_8/O
                         net (fo=4, routed)           0.629    16.966    dealer/score[4]_i_8_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I5_O)        0.124    17.090 r  dealer/score[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    17.090    dealer/score[1]_i_1__0_n_0
    SLICE_X10Y71         FDRE                                         r  dealer/score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.515    14.938    dealer/sys_clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  dealer/score_reg[1]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)        0.081    15.242    dealer/score_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 rng/lfsr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 2.378ns (20.084%)  route 9.463ns (79.916%))
  Logic Levels:           15  (LUT4=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.626     5.229    rng/sys_clk_IBUF_BUFG
    SLICE_X8Y75          FDSE                                         r  rng/lfsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDSE (Prop_fdse_C_Q)         0.518     5.747 r  rng/lfsr_reg[11]/Q
                         net (fo=11, routed)          0.880     6.627    rng/lfsr_reg_n_0_[11]
    SLICE_X11Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.751 r  rng/saved_card[3]_i_40/O
                         net (fo=6, routed)           0.709     7.460    rng/saved_card[3]_i_40_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  rng/saved_card[3]_i_36_comp/O
                         net (fo=6, routed)           0.650     8.235    rng/saved_card[3]_i_36_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124     8.359 r  rng/saved_card[3]_i_33/O
                         net (fo=1, routed)           0.668     9.027    rng/saved_card[3]_i_33_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.151 r  rng/saved_card[3]_i_28/O
                         net (fo=6, routed)           0.687     9.838    rng/saved_card[3]_i_28_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124     9.962 r  rng/saved_card[3]_i_24/O
                         net (fo=6, routed)           0.536    10.499    rng/saved_card[3]_i_24_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  rng/saved_card[3]_i_19/O
                         net (fo=6, routed)           0.544    11.167    rng/saved_card[3]_i_19_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I0_O)        0.124    11.291 r  rng/saved_card[3]_i_18/O
                         net (fo=1, routed)           0.615    11.905    rng/saved_card[3]_i_18_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    12.029 r  rng/saved_card[3]_i_11/O
                         net (fo=6, routed)           0.489    12.518    rng/saved_card[3]_i_11_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124    12.642 r  rng/saved_card[3]_i_9/O
                         net (fo=4, routed)           0.688    13.331    rng/saved_card[3]_i_9_n_0
    SLICE_X9Y73          LUT5 (Prop_lut5_I0_O)        0.124    13.455 r  rng/saved_card[3]_i_5/O
                         net (fo=8, routed)           0.604    14.059    rng/saved_card[3]_i_5_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  rng/score[4]_i_10__0/O
                         net (fo=13, routed)          0.868    15.051    rng/card_val[2]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.175 r  rng/score[4]_i_12/O
                         net (fo=1, routed)           0.452    15.627    rng/score[4]_i_12_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.751 r  rng/score[4]_i_11/O
                         net (fo=4, routed)           0.462    16.213    dealer/ace_count[2]_i_2__0_0
    SLICE_X9Y71          LUT4 (Prop_lut4_I1_O)        0.124    16.337 r  dealer/score[4]_i_8/O
                         net (fo=4, routed)           0.608    16.945    dealer/score[4]_i_8_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124    17.069 r  dealer/score[2]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    17.069    dealer/score[2]_i_1__0_n_0
    SLICE_X10Y73         FDRE                                         r  dealer/score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.512    14.935    dealer/sys_clk_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  dealer/score_reg[2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.079    15.237    dealer/score_reg[2]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -17.069    
  -------------------------------------------------------------------
                         slack                                 -1.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.481    rng/sys_clk_IBUF_BUFG
    SLICE_X13Y75         FDSE                                         r  rng/lfsr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  rng/lfsr_reg[17]/Q
                         net (fo=2, routed)           0.099     1.722    rng/lfsr_reg_n_0_[17]
    SLICE_X12Y75         LUT4 (Prop_lut4_I0_O)        0.045     1.767 r  rng/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    rng/lfsr[0]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  rng/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.830     1.995    rng/sys_clk_IBUF_BUFG
    SLICE_X12Y75         FDRE                                         r  rng/lfsr_reg[0]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.120     1.614    rng/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.568     1.487    card_logger/sys_clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  card_logger/send_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  card_logger/send_data_reg[4]/Q
                         net (fo=1, routed)           0.113     1.741    card_logger/transmitter_log/data_reg[6]_0[4]
    SLICE_X10Y67         FDRE                                         r  card_logger/transmitter_log/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.838     2.003    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  card_logger/transmitter_log/data_reg[4]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.053     1.576    card_logger/transmitter_log/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.481    rng/sys_clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  rng/lfsr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rng/lfsr_reg[16]/Q
                         net (fo=2, routed)           0.132     1.754    rng/lfsr_reg_n_0_[16]
    SLICE_X13Y75         FDSE                                         r  rng/lfsr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.830     1.995    rng/sys_clk_IBUF_BUFG
    SLICE_X13Y75         FDSE                                         r  rng/lfsr_reg[17]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X13Y75         FDSE (Hold_fdse_C_D)         0.070     1.585    rng/lfsr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 card_logger/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/send_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.275%)  route 0.123ns (39.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.568     1.487    card_logger/sys_clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  card_logger/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  card_logger/FSM_sequential_state_reg[1]/Q
                         net (fo=13, routed)          0.123     1.751    card_logger/state__0[1]
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  card_logger/send_data[6]_i_2/O
                         net (fo=1, routed)           0.000     1.796    card_logger/send_data[6]
    SLICE_X10Y68         FDRE                                         r  card_logger/send_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.837     2.002    card_logger/sys_clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  card_logger/send_data_reg[6]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.121     1.621    card_logger/send_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db3/button_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/button_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.590     1.509    db3/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  db3/button_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  db3/button_sync1_reg/Q
                         net (fo=1, routed)           0.120     1.770    db3/button_sync1_reg_n_0
    SLICE_X4Y73          FDRE                                         r  db3/button_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db3/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  db3/button_out_reg/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.070     1.593    db3/button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blackjack_fsm/player_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/trigger_print_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.596     1.515    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y68          FDCE                                         r  blackjack_fsm/player_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  blackjack_fsm/player_hit_reg/Q
                         net (fo=11, routed)          0.098     1.754    card_logger/player_hit
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  card_logger/trigger_print_i_1/O
                         net (fo=1, routed)           0.000     1.799    card_logger/trigger_print_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  card_logger/trigger_print_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.865     2.030    card_logger/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  card_logger/trigger_print_reg/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.091     1.619    card_logger/trigger_print_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.481    rng/sys_clk_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  rng/lfsr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  rng/lfsr_reg[28]/Q
                         net (fo=1, routed)           0.112     1.734    rng/lfsr_reg_n_0_[28]
    SLICE_X12Y75         FDSE                                         r  rng/lfsr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.830     1.995    rng/sys_clk_IBUF_BUFG
    SLICE_X12Y75         FDSE                                         r  rng/lfsr_reg[29]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X12Y75         FDSE (Hold_fdse_C_D)         0.060     1.554    rng/lfsr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.562     1.481    rng/sys_clk_IBUF_BUFG
    SLICE_X13Y75         FDSE                                         r  rng/lfsr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  rng/lfsr_reg[17]/Q
                         net (fo=2, routed)           0.123     1.745    rng/lfsr_reg_n_0_[17]
    SLICE_X13Y76         FDSE                                         r  rng/lfsr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.831     1.996    rng/sys_clk_IBUF_BUFG
    SLICE_X13Y76         FDSE                                         r  rng/lfsr_reg[18]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X13Y76         FDSE (Hold_fdse_C_D)         0.070     1.565    rng/lfsr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 card_logger/send_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/transmitter_log/data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.568     1.487    card_logger/sys_clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  card_logger/send_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  card_logger/send_data_reg[3]/Q
                         net (fo=1, routed)           0.108     1.760    card_logger/transmitter_log/data_reg[6]_0[3]
    SLICE_X10Y67         FDRE                                         r  card_logger/transmitter_log/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.838     2.003    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  card_logger/transmitter_log/data_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.076     1.578    card_logger/transmitter_log/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 card_logger/baud_rate_unit/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            card_logger/baud_rate_unit/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (58.055%)  route 0.137ns (41.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.566     1.485    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  card_logger/baud_rate_unit/counter_reg[2]/Q
                         net (fo=7, routed)           0.137     1.763    card_logger/baud_rate_unit/counter_reg[2]
    SLICE_X10Y79         LUT5 (Prop_lut5_I3_O)        0.048     1.811 r  card_logger/baud_rate_unit/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    card_logger/baud_rate_unit/counter[4]_i_1_n_0
    SLICE_X10Y79         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.835     2.000    card_logger/baud_rate_unit/sys_clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  card_logger/baud_rate_unit/counter_reg[4]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.131     1.629    card_logger/baud_rate_unit/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y71     button_hit_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     button_stand_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     button_start_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y74     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     blackjack_fsm/current_bet_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71     button_hit_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71     button_hit_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_stand_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_stand_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71     button_hit_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y71     button_hit_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_stand_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_stand_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     button_start_prev_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y71     blackjack_fsm/FSM_sequential_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.828ns  (logic 4.960ns (41.937%)  route 6.868ns (58.063%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 r  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.660    10.084    dealer/sel0[1]
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.150    10.234 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.078    13.311    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    17.064 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.064    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.380ns  (logic 4.759ns (41.818%)  route 6.621ns (58.182%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 f  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 f  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824    10.247    dealer/sel0[1]
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.124    10.371 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.668    13.039    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.616 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.616    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.333ns  (logic 4.955ns (43.724%)  route 6.378ns (56.276%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 r  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.976    10.400    dealer/sel0[1]
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.152    10.552 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.272    12.824    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    16.569 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.569    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.092ns  (logic 4.737ns (42.711%)  route 6.354ns (57.289%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 r  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.660    10.084    dealer/sel0[1]
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.124    10.208 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.564    12.772    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.328 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.328    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 4.675ns (42.456%)  route 6.336ns (57.544%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 r  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.740    10.164    dealer/sel0[1]
    SLICE_X4Y76          LUT5 (Prop_lut5_I1_O)        0.124    10.288 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.467    12.754    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.247 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.247    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.989ns  (logic 4.971ns (45.235%)  route 6.018ns (54.765%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 r  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 r  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 r  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.740    10.164    dealer/sel0[1]
    SLICE_X4Y76          LUT5 (Prop_lut5_I1_O)        0.150    10.314 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.148    12.462    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    16.224 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.224    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player/score_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.716ns (44.160%)  route 5.963ns (55.840%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.633     5.236    player/sys_clk_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  player/score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     5.692 f  player/score_reg[4]/Q
                         net (fo=23, routed)          1.822     7.513    player/Q[4]
    SLICE_X7Y73          LUT3 (Prop_lut3_I2_O)        0.152     7.665 f  player/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.810     8.475    player/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X7Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.801 f  player/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.499     9.300    dealer/seg_OBUF[2]_inst_i_1_1
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.424 f  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.976    10.400    dealer/sel0[1]
    SLICE_X4Y76          LUT5 (Prop_lut5_I1_O)        0.124    10.524 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.857    12.380    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.914 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.914    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.372ns  (logic 4.463ns (43.026%)  route 5.909ns (56.974%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.917     6.643    seven_seg/digit_select[1]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.324     6.967 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           4.992    11.959    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.678 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.678    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 card_logger/transmitter_log/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_txd_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.011ns (42.259%)  route 5.481ns (57.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.638     5.241    card_logger/transmitter_log/sys_clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  card_logger/transmitter_log/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  card_logger/transmitter_log/tx_reg/Q
                         net (fo=1, routed)           5.481    11.178    uart_txd_in_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.733 r  uart_txd_in_OBUF_inst/O
                         net (fo=0)                   0.000    14.733    uart_txd_in
    D4                                                                r  uart_txd_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.494ns (57.253%)  route 3.356ns (42.747%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=12, routed)          0.884     6.610    seven_seg/digit_select[1]
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.318     6.928 r  seven_seg/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.471     9.399    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    13.157 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.157    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/rgb_g_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.363ns (74.665%)  route 0.462ns (25.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.593     1.512    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDCE                                         r  blackjack_fsm/rgb_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  blackjack_fsm/rgb_g_reg/Q
                         net (fo=1, routed)           0.462     2.116    rgb_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.338 r  rgb_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.338    rgb_g
    M16                                                               r  rgb_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.382ns (75.171%)  route 0.457ns (24.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.593     1.512    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  blackjack_fsm/rgb_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  blackjack_fsm/rgb_r_reg/Q
                         net (fo=1, routed)           0.457     2.133    rgb_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.351 r  rgb_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    rgb_r
    N15                                                               r  rgb_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.397ns (75.044%)  route 0.464ns (24.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y73          FDPE                                         r  blackjack_fsm/money_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  blackjack_fsm/money_out_reg[6]/Q
                         net (fo=8, routed)           0.464     2.117    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.372 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.372    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.396ns (74.824%)  route 0.470ns (25.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=9, routed)           0.470     2.145    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.377 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.377    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.415ns (74.669%)  route 0.480ns (25.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[3]/Q
                         net (fo=8, routed)           0.480     2.154    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.406 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.406    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.416ns (73.695%)  route 0.506ns (26.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[4]/Q
                         net (fo=9, routed)           0.506     2.180    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.432 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.432    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.420ns (70.820%)  route 0.585ns (29.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.510    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=9, routed)           0.585     2.259    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.515 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.515    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.412ns (70.246%)  route 0.598ns (29.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  blackjack_fsm/money_out_reg[8]/Q
                         net (fo=9, routed)           0.598     2.274    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.522 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.522    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.419ns (70.174%)  route 0.603ns (29.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.592     1.511    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.603     2.278    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.533 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.533    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.416ns (70.036%)  route 0.606ns (29.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.594     1.513    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.606     2.283    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.536 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.536    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.055ns  (logic 1.976ns (19.652%)  route 8.079ns (80.348%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.213    10.055    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.055ns  (logic 1.976ns (19.652%)  route 8.079ns (80.348%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.213    10.055    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.055ns  (logic 1.976ns (19.652%)  route 8.079ns (80.348%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.213    10.055    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.055ns  (logic 1.976ns (19.652%)  route 8.079ns (80.348%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.213    10.055    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.600     5.023    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  blackjack_fsm/delay_reg[4]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.976ns (19.932%)  route 7.938ns (80.068%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.072     9.914    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[5]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.976ns (19.932%)  route 7.938ns (80.068%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.072     9.914    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[6]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.976ns (19.932%)  route 7.938ns (80.068%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.072     9.914    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[7]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.914ns  (logic 1.976ns (19.932%)  route 7.938ns (80.068%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          1.072     9.914    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.599     5.022    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  blackjack_fsm/delay_reg[8]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.976ns (20.239%)  route 7.787ns (79.761%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.921     9.763    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  blackjack_fsm/delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  blackjack_fsm/delay_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[9]
                            (input port)
  Destination:            blackjack_fsm/delay_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.763ns  (logic 1.976ns (20.239%)  route 7.787ns (79.761%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw_bet[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_bet_IBUF[9]_inst/O
                         net (fo=4, routed)           4.697     5.664    blackjack_fsm/sw_bet_IBUF[9]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.124     5.788 r  blackjack_fsm/state1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.788    blackjack_fsm/state1_carry__0_i_8_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.301 r  blackjack_fsm/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.948     7.249    blackjack_fsm/state123_in
    SLICE_X4Y74          LUT5 (Prop_lut5_I0_O)        0.124     7.373 f  blackjack_fsm/reset_hands_i_2/O
                         net (fo=5, routed)           0.747     8.120    blackjack_fsm/reset_hands_i_2_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I5_O)        0.124     8.244 r  blackjack_fsm/delay[25]_i_2/O
                         net (fo=27, routed)          0.474     8.718    blackjack_fsm/delay[25]_i_2_n_0
    SLICE_X2Y70          LUT6 (Prop_lut6_I0_O)        0.124     8.842 r  blackjack_fsm/delay[25]_i_1/O
                         net (fo=25, routed)          0.921     9.763    blackjack_fsm/delay[25]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  blackjack_fsm/delay_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.598     5.021    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  blackjack_fsm/delay_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[4]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.260ns (42.679%)  route 0.350ns (57.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw_bet[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sw_bet_IBUF[4]_inst/O
                         net (fo=4, routed)           0.350     0.610    blackjack_fsm/sw_bet_IBUF[4]
    SLICE_X0Y75          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/C

Slack:                    inf
  Source:                 button_stand_unbounced
                            (input port)
  Destination:            db3/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.658ns  (logic 0.235ns (35.790%)  route 0.422ns (64.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button_stand_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_stand_unbounced
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  button_stand_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.422     0.658    db3/button_stand_unbounced_IBUF
    SLICE_X4Y76          FDRE                                         r  db3/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db3/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db3/button_sync0_reg/C

Slack:                    inf
  Source:                 button_hit_unbounced
                            (input port)
  Destination:            db2/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.256ns (37.988%)  route 0.417ns (62.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  button_hit_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_hit_unbounced
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  button_hit_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.417     0.673    db2/button_hit_unbounced_IBUF
    SLICE_X7Y74          FDRE                                         r  db2/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.858     2.023    db2/sys_clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  db2/button_sync0_reg/C

Slack:                    inf
  Source:                 button_start_unbounced
                            (input port)
  Destination:            db1/button_sync0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.244ns (35.188%)  route 0.450ns (64.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button_start_unbounced (IN)
                         net (fo=0)                   0.000     0.000    button_start_unbounced
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_start_unbounced_IBUF_inst/O
                         net (fo=1, routed)           0.450     0.695    db1/button_start_unbounced_IBUF
    SLICE_X4Y76          FDRE                                         r  db1/button_sync0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db1/button_sync0_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db1/button_out_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.928%)  route 0.505ns (67.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=93, routed)          0.505     0.753    db1/sys_rst_IBUF
    SLICE_X4Y76          FDRE                                         r  db1/button_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db1/button_out_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db1/button_sync0_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.928%)  route 0.505ns (67.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=93, routed)          0.505     0.753    db1/sys_rst_IBUF
    SLICE_X4Y76          FDRE                                         r  db1/button_sync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db1/button_sync0_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db1/button_sync1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.928%)  route 0.505ns (67.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=93, routed)          0.505     0.753    db1/sys_rst_IBUF
    SLICE_X4Y76          FDRE                                         r  db1/button_sync1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db1/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db1/button_sync1_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db3/button_sync0_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.928%)  route 0.505ns (67.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=93, routed)          0.505     0.753    db3/sys_rst_IBUF
    SLICE_X4Y76          FDRE                                         r  db3/button_sync0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.859     2.024    db3/sys_clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  db3/button_sync0_reg/C

Slack:                    inf
  Source:                 sw_bet[3]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.245ns (32.459%)  route 0.510ns (67.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw_bet[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_bet_IBUF[3]_inst/O
                         net (fo=4, routed)           0.510     0.755    blackjack_fsm/sw_bet_IBUF[3]
    SLICE_X1Y74          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.250ns (31.197%)  route 0.551ns (68.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=4, routed)           0.551     0.801    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X1Y74          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.861     2.026    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C





