Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 26 13:50:21 2019
| Host         : daniel-XPS-15-9570 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Controller_TEST_timing_summary_routed.rpt -pb Controller_TEST_timing_summary_routed.pb -rpx Controller_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.738        0.000                      0                  418        0.155        0.000                      0                  418        4.500        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.738        0.000                      0                  418        0.155        0.000                      0                  418        4.500        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 1.942ns (38.357%)  route 3.121ns (61.643%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.448 r  DUT/ENCODER_2/_carry__0/O[1]
                         net (fo=1, routed)           0.800     9.248    DUT/ENCODER_2/_carry__0_n_6
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.306     9.554 r  DUT/ENCODER_2/spins[6]_i_1__0/O
                         net (fo=2, routed)           0.653    10.207    DUT/ENCODER_2/spins[6]_i_1__0_n_0
    SLICE_X8Y31          FDRE                                         r  DUT/ENCODER_2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  DUT/ENCODER_2/data_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.061    14.945    DUT/ENCODER_2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.942ns (38.750%)  route 3.070ns (61.250%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.448 r  DUT/ENCODER_2/_carry__0/O[1]
                         net (fo=1, routed)           0.800     9.248    DUT/ENCODER_2/_carry__0_n_6
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.306     9.554 r  DUT/ENCODER_2/spins[6]_i_1__0/O
                         net (fo=2, routed)           0.601    10.156    DUT/ENCODER_2/spins[6]_i_1__0_n_0
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.061    14.945    DUT/ENCODER_2/spins_reg[6]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.887ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.944ns (39.538%)  route 2.973ns (60.462%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.242 r  DUT/ENCODER_2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT/ENCODER_2/_carry__0_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.461 r  DUT/ENCODER_2/_carry__1/O[0]
                         net (fo=1, routed)           0.659     9.120    DUT/ENCODER_2/_carry__1_n_7
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.295     9.415 r  DUT/ENCODER_2/spins[9]_i_1__0/O
                         net (fo=2, routed)           0.646    10.061    DUT/ENCODER_2/spins[9]_i_1__0_n_0
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.058    14.948    DUT/ENCODER_2/spins_reg[9]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  4.887    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.827ns (38.552%)  route 2.912ns (61.448%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.344 r  DUT/ENCODER_2/_carry__0/O[0]
                         net (fo=1, routed)           0.716     9.060    DUT/ENCODER_2/_carry__0_n_7
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.295     9.355 r  DUT/ENCODER_2/spins[5]_i_1__0/O
                         net (fo=2, routed)           0.528     9.883    DUT/ENCODER_2/spins[5]_i_1__0_n_0
    SLICE_X9Y30          FDRE                                         r  DUT/ENCODER_2/spins_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.439    14.780    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  DUT/ENCODER_2/spins_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.047    14.958    DUT/ENCODER_2/spins_reg[5]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.654ns (35.180%)  route 3.048ns (64.820%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     8.160 r  DUT/ENCODER_2/_carry/O[1]
                         net (fo=1, routed)           0.849     9.009    DUT/ENCODER_2/_carry_n_6
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.306     9.315 r  DUT/ENCODER_2/spins[2]_i_1__0/O
                         net (fo=2, routed)           0.531     9.846    DUT/ENCODER_2/spins[2]_i_1__0_n_0
    SLICE_X9Y29          FDRE                                         r  DUT/ENCODER_2/spins_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.439    14.780    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  DUT/ENCODER_2/spins_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.061    14.944    DUT/ENCODER_2/spins_reg[2]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 2.059ns (44.150%)  route 2.605ns (55.850%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.242 r  DUT/ENCODER_2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT/ENCODER_2/_carry__0_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.565 r  DUT/ENCODER_2/_carry__1/O[1]
                         net (fo=1, routed)           0.407     8.972    DUT/ENCODER_2/_carry__1_n_6
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.306     9.278 r  DUT/ENCODER_2/spins[10]_i_1__0/O
                         net (fo=2, routed)           0.530     9.808    DUT/ENCODER_2/spins[10]_i_1__0_n_0
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/spins_reg[10]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.081    14.925    DUT/ENCODER_2/spins_reg[10]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/spins_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 1.935ns (41.779%)  route 2.697ns (58.221%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.440 r  DUT/ENCODER_2/_carry__0/O[3]
                         net (fo=1, routed)           0.639     9.079    DUT/ENCODER_2/_carry__0_n_4
    SLICE_X9Y30          LUT5 (Prop_lut5_I1_O)        0.307     9.386 r  DUT/ENCODER_2/spins[8]_i_1__0/O
                         net (fo=2, routed)           0.390     9.776    DUT/ENCODER_2/spins[8]_i_1__0_n_0
    SLICE_X9Y30          FDRE                                         r  DUT/ENCODER_2/spins_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.439    14.780    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  DUT/ENCODER_2/spins_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)       -0.061    14.944    DUT/ENCODER_2/spins_reg[8]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_2/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.944ns (42.043%)  route 2.680ns (57.957%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  DUT/w_ready_enc2_reg/Q
                         net (fo=32, routed)          1.187     6.750    DUT/ENCODER_2/w_ready_enc2
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.299     7.049 r  DUT/ENCODER_2/_carry_i_1__0/O
                         net (fo=1, routed)           0.481     7.530    DUT/ENCODER_2/_carry_i_1__0_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.125 r  DUT/ENCODER_2/_carry/CO[3]
                         net (fo=1, routed)           0.000     8.125    DUT/ENCODER_2/_carry_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.242 r  DUT/ENCODER_2/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.242    DUT/ENCODER_2/_carry__0_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.461 r  DUT/ENCODER_2/_carry__1/O[0]
                         net (fo=1, routed)           0.659     9.120    DUT/ENCODER_2/_carry__1_n_7
    SLICE_X9Y31          LUT5 (Prop_lut5_I1_O)        0.295     9.415 r  DUT/ENCODER_2/spins[9]_i_1__0/O
                         net (fo=2, routed)           0.353     9.768    DUT/ENCODER_2/spins[9]_i_1__0_n_0
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.440    14.781    DUT/ENCODER_2/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  DUT/ENCODER_2/data_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.067    14.939    DUT/ENCODER_2/data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 DUT/w_ready_enc1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/ENCODER_1/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 1.587ns (34.801%)  route 2.973ns (65.199%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.623     5.144    DUT/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  DUT/w_ready_enc1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  DUT/w_ready_enc1_reg/Q
                         net (fo=32, routed)          1.675     7.276    DUT/ENCODER_1/w_ready_enc1
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.124     7.400 r  DUT/ENCODER_1/_carry_i_6/O
                         net (fo=1, routed)           0.000     7.400    DUT/ENCODER_1/_carry_i_6_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.776 r  DUT/ENCODER_1/_carry/CO[3]
                         net (fo=1, routed)           0.000     7.776    DUT/ENCODER_1/_carry_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.893 r  DUT/ENCODER_1/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.893    DUT/ENCODER_1/_carry__0_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.112 r  DUT/ENCODER_1/_carry__1/O[0]
                         net (fo=1, routed)           0.659     8.771    DUT/ENCODER_1/_carry__1_n_7
    SLICE_X11Y28         LUT5 (Prop_lut5_I1_O)        0.295     9.066 r  DUT/ENCODER_1/spins[9]_i_1/O
                         net (fo=2, routed)           0.639     9.705    DUT/ENCODER_1/data[9]
    SLICE_X10Y28         FDRE                                         r  DUT/ENCODER_1/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.439    14.780    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  DUT/ENCODER_1/data_reg[9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.059    14.946    DUT/ENCODER_1/data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 DUT/SPI/URECI/shiftsck_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/URECI/shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.058ns (23.670%)  route 3.412ns (76.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.624     5.145    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  DUT/SPI/URECI/shiftsck_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  DUT/SPI/URECI/shiftsck_reg[1]/Q
                         net (fo=5, routed)           0.833     6.434    DUT/SPI/UTRNS/p_1_in[0]
    SLICE_X1Y28          LUT4 (Prop_lut4_I3_O)        0.152     6.586 r  DUT/SPI/UTRNS/FSM_sequential_state_reci[0]_i_2/O
                         net (fo=3, routed)           0.579     7.165    DUT/SPI/URECI/FSM_sequential_state_reci_reg[0]_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.326     7.491 f  DUT/SPI/URECI/shift[15]_i_2/O
                         net (fo=16, routed)          1.598     9.089    DUT/SPI/URECI/shift[15]_i_2_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124     9.213 r  DUT/SPI/URECI/shift[7]_i_1/O
                         net (fo=1, routed)           0.402     9.615    DUT/SPI/URECI/shift[7]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  DUT/SPI/URECI/shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.500    14.841    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  DUT/SPI/URECI/shift_reg[7]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_CE)      -0.205    14.861    DUT/SPI/URECI/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  5.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 DUT/SPI/data_controller_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.583     1.466    DUT/SPI/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  DUT/SPI/data_controller_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/SPI/data_controller_o_reg[10]/Q
                         net (fo=1, routed)           0.102     1.709    DUT/data_controller_o[10]
    SLICE_X6Y27          FDRE                                         r  DUT/shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    DUT/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  DUT/shift_reg[10]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.075     1.554    DUT/shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.779%)  route 0.126ns (47.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.582     1.465    DUT/SPI/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  DUT/SPI/w_trns_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DUT/SPI/w_trns_data_reg[2]/Q
                         net (fo=1, routed)           0.126     1.732    DUT/SPI/UTRNS/shift_reg[15]_0[2]
    SLICE_X2Y25          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.850     1.977    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.076     1.575    DUT/SPI/UTRNS/shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    DUT/SPI/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  DUT/SPI/w_trns_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DUT/SPI/w_trns_data_reg[13]/Q
                         net (fo=1, routed)           0.110     1.719    DUT/SPI/UTRNS/shift_reg[15]_0[13]
    SLICE_X3Y26          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[13]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.072     1.551    DUT/SPI/UTRNS/shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.436%)  route 0.115ns (35.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.554     1.437    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  DUT/ENCODER_1/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  DUT/ENCODER_1/data_reg[3]/Q
                         net (fo=1, routed)           0.115     1.716    DUT/ENCODER_1/data_reg_n_0_[3]
    SLICE_X8Y27          LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  DUT/ENCODER_1/w_data_TX[7]_i_1/O
                         net (fo=1, routed)           0.000     1.761    DUT/p_1_in[7]
    SLICE_X8Y27          FDRE                                         r  DUT/w_data_TX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.823     1.950    DUT/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  DUT/w_data_TX_reg[7]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.593    DUT/w_data_TX_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DUT/SPI/URECI/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/URECI/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  DUT/SPI/URECI/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DUT/SPI/URECI/shift_reg[1]/Q
                         net (fo=1, routed)           0.116     1.725    DUT/SPI/URECI/shift_reg_n_0_[1]
    SLICE_X5Y28          FDRE                                         r  DUT/SPI/URECI/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.852     1.979    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  DUT/SPI/URECI/data_reg[1]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.075     1.555    DUT/SPI/URECI/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DUT/SPI/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.015%)  route 0.115ns (44.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.584     1.467    DUT/SPI/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  DUT/SPI/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DUT/SPI/shift_reg[3]/Q
                         net (fo=2, routed)           0.115     1.723    DUT/SPI/shift_reg_n_0_[3]
    SLICE_X6Y28          FDRE                                         r  DUT/SPI/data_controller_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.852     1.979    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  DUT/SPI/data_controller_o_reg[3]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.064     1.544    DUT/SPI/data_controller_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DUT/ENCODER_1/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/w_data_TX_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.571%)  route 0.149ns (44.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.557     1.440    DUT/ENCODER_1/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  DUT/ENCODER_1/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DUT/ENCODER_1/data_reg[10]/Q
                         net (fo=1, routed)           0.149     1.730    DUT/ENCODER_2/w_data_TX_reg[14]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  DUT/ENCODER_2/w_data_TX[14]_i_1/O
                         net (fo=1, routed)           0.000     1.775    DUT/p_1_in[14]
    SLICE_X8Y28          FDRE                                         r  DUT/w_data_TX_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.824     1.951    DUT/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  DUT/w_data_TX_reg[14]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.121     1.594    DUT/w_data_TX_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 DUT/SPI/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/data_controller_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.069%)  route 0.130ns (47.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.584     1.467    DUT/SPI/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  DUT/SPI/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DUT/SPI/shift_reg[12]/Q
                         net (fo=4, routed)           0.130     1.738    DUT/SPI/f_CS1_in[0]
    SLICE_X6Y28          FDRE                                         r  DUT/SPI/data_controller_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.852     1.979    DUT/SPI/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  DUT/SPI/data_controller_o_reg[12]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.076     1.556    DUT/SPI/data_controller_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DUT/SPI/URECI/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.583     1.466    DUT/SPI/URECI/clk_IBUF_BUFG
    SLICE_X5Y28          FDRE                                         r  DUT/SPI/URECI/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  DUT/SPI/URECI/data_reg[12]/Q
                         net (fo=1, routed)           0.106     1.713    DUT/SPI/URECI/data_reg_n_0_[12]
    SLICE_X5Y29          LUT5 (Prop_lut5_I3_O)        0.045     1.758 r  DUT/SPI/URECI/shift[12]_i_1/O
                         net (fo=1, routed)           0.000     1.758    DUT/SPI/URECI_n_9
    SLICE_X5Y29          FDRE                                         r  DUT/SPI/shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.853     1.980    DUT/SPI/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  DUT/SPI/shift_reg[12]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     1.573    DUT/SPI/shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DUT/SPI/w_trns_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/SPI/UTRNS/shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.815%)  route 0.107ns (43.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.585     1.468    DUT/SPI/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  DUT/SPI/w_trns_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  DUT/SPI/w_trns_data_reg[11]/Q
                         net (fo=1, routed)           0.107     1.716    DUT/SPI/UTRNS/shift_reg[15]_0[11]
    SLICE_X3Y26          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.851     1.978    DUT/SPI/UTRNS/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  DUT/SPI/UTRNS/shift_reg[11]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.047     1.526    DUT/SPI/UTRNS/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y33    DUT/ENCODER_1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y33    DUT/ENCODER_1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y26   DUT/ENCODER_1/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y29   DUT/ENCODER_1/data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y26    DUT/ENCODER_1/data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   DUT/ENCODER_1/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   DUT/ENCODER_1/data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y26   DUT/ENCODER_1/data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    DUT/ENCODER_1/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   DUT/ENCODER_1/data_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y28   DUT/ENCODER_1/data_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y34   DUT/ENCODER_1/shift_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y34   DUT/ENCODER_1/shift_b_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y34   DUT/ENCODER_1/shift_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y34   DUT/ENCODER_1/shift_b_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y34   DUT/ENCODER_1/shift_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y28   DUT/ENCODER_1/spins_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y32    DUT/ENCODER_2/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y32    DUT/ENCODER_2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    DUT/ENCODER_1/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y33    DUT/ENCODER_1/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y29   DUT/ENCODER_1/data_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y29    DUT/ENCODER_1/data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    DUT/ENCODER_1/data_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y33   DUT/ENCODER_1/shift_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   DUT/ENCODER_1/shift_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   DUT/ENCODER_1/shift_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   DUT/ENCODER_1/shift_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y33   DUT/ENCODER_1/shift_a_reg[4]/C



