// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_partition_matmul_partition_HH_
#define _matmul_partition_matmul_partition_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_partition_matmul_partition_mul_32s_32s_32_4_1.h"
#include "matmul_partition_matmul_partition_mul_32ns_32ns_64_4_1.h"
#include "matmul_partition_matmul_partition_mux_164_32_1_1.h"
#include "matmul_partition_matmul_partition_A.h"
#include "matmul_partition_matmul_partition_B_0.h"
#include "matmul_partition_matmul_partition_control_s_axi.h"
#include "matmul_partition_matmul_partition_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul_partition_matmul_partition : public sc_module {
    // Port declarations 73
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > event_done;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > event_start;
    sc_out< sc_logic > stall_start_ext;
    sc_out< sc_logic > stall_done_ext;
    sc_out< sc_logic > stall_start_str;
    sc_out< sc_logic > stall_done_str;
    sc_out< sc_logic > stall_start_int;
    sc_out< sc_logic > stall_done_int;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    matmul_partition_matmul_partition(sc_module_name name);
    SC_HAS_PROCESS(matmul_partition_matmul_partition);

    ~matmul_partition_matmul_partition();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_partition_matmul_partition_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_partition_control_s_axi_U;
    matmul_partition_matmul_partition_gmem_m_axi<1,32,64,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* matmul_partition_gmem_m_axi_U;
    matmul_partition_matmul_partition_A* A_U;
    matmul_partition_matmul_partition_B_0* B_0_U;
    matmul_partition_matmul_partition_B_0* B_1_U;
    matmul_partition_matmul_partition_B_0* B_2_U;
    matmul_partition_matmul_partition_B_0* B_3_U;
    matmul_partition_matmul_partition_B_0* B_4_U;
    matmul_partition_matmul_partition_B_0* B_5_U;
    matmul_partition_matmul_partition_B_0* B_6_U;
    matmul_partition_matmul_partition_B_0* B_7_U;
    matmul_partition_matmul_partition_B_0* B_8_U;
    matmul_partition_matmul_partition_B_0* B_9_U;
    matmul_partition_matmul_partition_B_0* B_10_U;
    matmul_partition_matmul_partition_B_0* B_11_U;
    matmul_partition_matmul_partition_B_0* B_12_U;
    matmul_partition_matmul_partition_B_0* B_13_U;
    matmul_partition_matmul_partition_B_0* B_14_U;
    matmul_partition_matmul_partition_B_0* B_15_U;
    matmul_partition_matmul_partition_B_0* C_0_U;
    matmul_partition_matmul_partition_B_0* C_1_U;
    matmul_partition_matmul_partition_B_0* C_2_U;
    matmul_partition_matmul_partition_B_0* C_3_U;
    matmul_partition_matmul_partition_B_0* C_4_U;
    matmul_partition_matmul_partition_B_0* C_5_U;
    matmul_partition_matmul_partition_B_0* C_6_U;
    matmul_partition_matmul_partition_B_0* C_7_U;
    matmul_partition_matmul_partition_B_0* C_8_U;
    matmul_partition_matmul_partition_B_0* C_9_U;
    matmul_partition_matmul_partition_B_0* C_10_U;
    matmul_partition_matmul_partition_B_0* C_11_U;
    matmul_partition_matmul_partition_B_0* C_12_U;
    matmul_partition_matmul_partition_B_0* C_13_U;
    matmul_partition_matmul_partition_B_0* C_14_U;
    matmul_partition_matmul_partition_B_0* C_15_U;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U1;
    matmul_partition_matmul_partition_mul_32ns_32ns_64_4_1<1,4,32,32,64>* matmul_partition_mul_32ns_32ns_64_4_1_U2;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U3;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U4;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U5;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U6;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U7;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U8;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U9;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U10;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U11;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U12;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U13;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U14;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U15;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U16;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U17;
    matmul_partition_matmul_partition_mul_32s_32s_32_4_1<1,4,32,32,32>* matmul_partition_mul_32s_32s_32_4_1_U18;
    matmul_partition_matmul_partition_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>* matmul_partition_mux_164_32_1_1_U19;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<33> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > in1;
    sc_signal< sc_lv<64> > in2;
    sc_signal< sc_lv<64> > out_r;
    sc_signal< sc_lv<32> > size;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln114_reg_2549;
    sc_signal< sc_lv<1> > icmp_ln114_reg_2549_pp3_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln82_reg_2077;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln70_reg_2048;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<64> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<32> > j_0_reg_1010;
    sc_signal< sc_lv<32> > i_0_reg_1021;
    sc_signal< sc_lv<31> > itr_0_reg_1032;
    sc_signal< sc_lv<32> > j3_0_reg_1043;
    sc_signal< sc_lv<32> > i2_0_reg_1054;
    sc_signal< sc_lv<31> > itr1_0_reg_1065;
    sc_signal< sc_lv<64> > indvar_flatten_reg_1076;
    sc_signal< sc_lv<31> > row_0_reg_1087;
    sc_signal< sc_lv<32> > col_0_reg_1098;
    sc_signal< sc_lv<31> > itr5_0_reg_1109;
    sc_signal< sc_lv<32> > i6_0_reg_1120;
    sc_signal< sc_lv<32> > j7_0_reg_1131;
    sc_signal< sc_lv<32> > size_read_reg_2008;
    sc_signal< sc_lv<64> > gmem_addr_reg_2020;
    sc_signal< sc_lv<64> > gmem_addr_1_reg_2026;
    sc_signal< sc_lv<64> > gmem_addr_2_reg_2032;
    sc_signal< sc_lv<32> > grp_fu_1202_p2;
    sc_signal< sc_lv<32> > mul_ln70_reg_2038;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln70_fu_1210_p2;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln70_reg_2048_pp0_iter1_reg;
    sc_signal< sc_lv<31> > itr_fu_1215_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > select_ln73_1_fu_1240_p3;
    sc_signal< sc_lv<32> > select_ln73_1_reg_2057;
    sc_signal< sc_lv<10> > add_ln77_fu_1264_p2;
    sc_signal< sc_lv<10> > add_ln77_reg_2062;
    sc_signal< sc_lv<10> > add_ln77_reg_2062_pp0_iter1_reg;
    sc_signal< sc_lv<32> > j_fu_1270_p2;
    sc_signal< sc_lv<32> > gmem_addr_2_read_reg_2072;
    sc_signal< sc_lv<1> > icmp_ln82_fu_1284_p2;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<31> > itr_1_fu_1289_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > select_ln85_1_fu_1314_p3;
    sc_signal< sc_lv<32> > select_ln85_1_reg_2086;
    sc_signal< sc_lv<32> > select_ln85_1_reg_2086_pp1_iter1_reg;
    sc_signal< sc_lv<4> > trunc_ln89_fu_1322_p1;
    sc_signal< sc_lv<4> > trunc_ln89_reg_2092;
    sc_signal< sc_lv<4> > trunc_ln89_reg_2092_pp1_iter1_reg;
    sc_signal< sc_lv<32> > j_1_fu_1326_p2;
    sc_signal< sc_lv<32> > gmem_addr_1_read_reg_2101;
    sc_signal< sc_lv<64> > zext_ln106_fu_1351_p1;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > add_ln106_fu_1360_p2;
    sc_signal< sc_lv<32> > add_ln106_reg_2223;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<64> > grp_fu_1354_p2;
    sc_signal< sc_lv<64> > mul_ln106_reg_2228;
    sc_signal< sc_lv<1> > icmp_ln94_fu_1365_p2;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter6;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln94_reg_2233_pp2_iter5_reg;
    sc_signal< sc_lv<64> > add_ln94_fu_1370_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > select_ln94_fu_1387_p3;
    sc_signal< sc_lv<32> > select_ln94_reg_2242;
    sc_signal< sc_lv<31> > select_ln94_1_fu_1395_p3;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248_pp2_iter1_reg;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248_pp2_iter2_reg;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248_pp2_iter3_reg;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248_pp2_iter4_reg;
    sc_signal< sc_lv<31> > select_ln94_1_reg_2248_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln106_fu_1430_p2;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_2259_pp2_iter5_reg;
    sc_signal< sc_lv<32> > col_fu_1435_p2;
    sc_signal< sc_lv<1> > icmp_ln103_fu_1441_p2;
    sc_signal< sc_lv<1> > icmp_ln103_reg_2268;
    sc_signal< sc_lv<1> > icmp_ln103_reg_2268_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln103_reg_2268_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln103_reg_2268_pp2_iter4_reg;
    sc_signal< sc_lv<32> > A_q0;
    sc_signal< sc_lv<32> > A_load_reg_2288;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > B_0_q0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<32> > B_1_q0;
    sc_signal< sc_lv<32> > B_2_q0;
    sc_signal< sc_lv<32> > B_3_q0;
    sc_signal< sc_lv<32> > B_4_q0;
    sc_signal< sc_lv<32> > B_5_q0;
    sc_signal< sc_lv<32> > B_6_q0;
    sc_signal< sc_lv<32> > B_7_q0;
    sc_signal< sc_lv<32> > B_8_q0;
    sc_signal< sc_lv<32> > B_9_q0;
    sc_signal< sc_lv<32> > B_10_q0;
    sc_signal< sc_lv<32> > B_11_q0;
    sc_signal< sc_lv<32> > B_12_q0;
    sc_signal< sc_lv<32> > B_13_q0;
    sc_signal< sc_lv<32> > B_14_q0;
    sc_signal< sc_lv<32> > B_15_q0;
    sc_signal< sc_lv<32> > temp_sum_0_fu_1555_p2;
    sc_signal< sc_lv<32> > temp_sum_0_reg_2468;
    sc_signal< sc_lv<32> > temp_sum_1_fu_1571_p2;
    sc_signal< sc_lv<32> > temp_sum_1_reg_2474;
    sc_signal< sc_lv<32> > temp_sum_2_fu_1592_p2;
    sc_signal< sc_lv<32> > temp_sum_2_reg_2479;
    sc_signal< sc_lv<32> > temp_sum_3_fu_1613_p2;
    sc_signal< sc_lv<32> > temp_sum_3_reg_2484;
    sc_signal< sc_lv<32> > temp_sum_4_fu_1634_p2;
    sc_signal< sc_lv<32> > temp_sum_4_reg_2489;
    sc_signal< sc_lv<32> > temp_sum_5_fu_1655_p2;
    sc_signal< sc_lv<32> > temp_sum_5_reg_2494;
    sc_signal< sc_lv<32> > temp_sum_6_fu_1676_p2;
    sc_signal< sc_lv<32> > temp_sum_6_reg_2499;
    sc_signal< sc_lv<32> > temp_sum_7_fu_1697_p2;
    sc_signal< sc_lv<32> > temp_sum_7_reg_2504;
    sc_signal< sc_lv<32> > temp_sum_8_fu_1718_p2;
    sc_signal< sc_lv<32> > temp_sum_8_reg_2509;
    sc_signal< sc_lv<32> > temp_sum_9_fu_1739_p2;
    sc_signal< sc_lv<32> > temp_sum_9_reg_2514;
    sc_signal< sc_lv<32> > temp_sum_10_fu_1760_p2;
    sc_signal< sc_lv<32> > temp_sum_10_reg_2519;
    sc_signal< sc_lv<32> > temp_sum_11_fu_1781_p2;
    sc_signal< sc_lv<32> > temp_sum_11_reg_2524;
    sc_signal< sc_lv<32> > temp_sum_12_fu_1802_p2;
    sc_signal< sc_lv<32> > temp_sum_12_reg_2529;
    sc_signal< sc_lv<32> > temp_sum_13_fu_1823_p2;
    sc_signal< sc_lv<32> > temp_sum_13_reg_2534;
    sc_signal< sc_lv<32> > temp_sum_14_fu_1844_p2;
    sc_signal< sc_lv<32> > temp_sum_14_reg_2539;
    sc_signal< sc_lv<32> > temp_sum_15_fu_1865_p2;
    sc_signal< sc_lv<32> > temp_sum_15_reg_2544;
    sc_signal< sc_lv<1> > icmp_ln114_fu_1903_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state40_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<31> > itr_2_fu_1908_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > select_ln117_fu_1925_p3;
    sc_signal< sc_lv<32> > select_ln117_reg_2558;
    sc_signal< sc_lv<4> > trunc_ln121_fu_1961_p1;
    sc_signal< sc_lv<4> > trunc_ln121_reg_2563;
    sc_signal< sc_lv<32> > j_2_fu_1965_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_1971_p18;
    sc_signal< sc_lv<32> > tmp_4_reg_2653;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state30;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<8> > A_address0;
    sc_signal< sc_logic > A_ce0;
    sc_signal< sc_logic > A_we0;
    sc_signal< sc_lv<4> > B_0_address0;
    sc_signal< sc_logic > B_0_ce0;
    sc_signal< sc_logic > B_0_we0;
    sc_signal< sc_lv<4> > B_1_address0;
    sc_signal< sc_logic > B_1_ce0;
    sc_signal< sc_logic > B_1_we0;
    sc_signal< sc_lv<4> > B_2_address0;
    sc_signal< sc_logic > B_2_ce0;
    sc_signal< sc_logic > B_2_we0;
    sc_signal< sc_lv<4> > B_3_address0;
    sc_signal< sc_logic > B_3_ce0;
    sc_signal< sc_logic > B_3_we0;
    sc_signal< sc_lv<4> > B_4_address0;
    sc_signal< sc_logic > B_4_ce0;
    sc_signal< sc_logic > B_4_we0;
    sc_signal< sc_lv<4> > B_5_address0;
    sc_signal< sc_logic > B_5_ce0;
    sc_signal< sc_logic > B_5_we0;
    sc_signal< sc_lv<4> > B_6_address0;
    sc_signal< sc_logic > B_6_ce0;
    sc_signal< sc_logic > B_6_we0;
    sc_signal< sc_lv<4> > B_7_address0;
    sc_signal< sc_logic > B_7_ce0;
    sc_signal< sc_logic > B_7_we0;
    sc_signal< sc_lv<4> > B_8_address0;
    sc_signal< sc_logic > B_8_ce0;
    sc_signal< sc_logic > B_8_we0;
    sc_signal< sc_lv<4> > B_9_address0;
    sc_signal< sc_logic > B_9_ce0;
    sc_signal< sc_logic > B_9_we0;
    sc_signal< sc_lv<4> > B_10_address0;
    sc_signal< sc_logic > B_10_ce0;
    sc_signal< sc_logic > B_10_we0;
    sc_signal< sc_lv<4> > B_11_address0;
    sc_signal< sc_logic > B_11_ce0;
    sc_signal< sc_logic > B_11_we0;
    sc_signal< sc_lv<4> > B_12_address0;
    sc_signal< sc_logic > B_12_ce0;
    sc_signal< sc_logic > B_12_we0;
    sc_signal< sc_lv<4> > B_13_address0;
    sc_signal< sc_logic > B_13_ce0;
    sc_signal< sc_logic > B_13_we0;
    sc_signal< sc_lv<4> > B_14_address0;
    sc_signal< sc_logic > B_14_ce0;
    sc_signal< sc_logic > B_14_we0;
    sc_signal< sc_lv<4> > B_15_address0;
    sc_signal< sc_logic > B_15_ce0;
    sc_signal< sc_logic > B_15_we0;
    sc_signal< sc_lv<4> > C_0_address0;
    sc_signal< sc_logic > C_0_ce0;
    sc_signal< sc_logic > C_0_we0;
    sc_signal< sc_lv<32> > C_0_q0;
    sc_signal< sc_lv<4> > C_1_address0;
    sc_signal< sc_logic > C_1_ce0;
    sc_signal< sc_logic > C_1_we0;
    sc_signal< sc_lv<32> > C_1_q0;
    sc_signal< sc_lv<4> > C_2_address0;
    sc_signal< sc_logic > C_2_ce0;
    sc_signal< sc_logic > C_2_we0;
    sc_signal< sc_lv<32> > C_2_q0;
    sc_signal< sc_lv<4> > C_3_address0;
    sc_signal< sc_logic > C_3_ce0;
    sc_signal< sc_logic > C_3_we0;
    sc_signal< sc_lv<32> > C_3_q0;
    sc_signal< sc_lv<4> > C_4_address0;
    sc_signal< sc_logic > C_4_ce0;
    sc_signal< sc_logic > C_4_we0;
    sc_signal< sc_lv<32> > C_4_q0;
    sc_signal< sc_lv<4> > C_5_address0;
    sc_signal< sc_logic > C_5_ce0;
    sc_signal< sc_logic > C_5_we0;
    sc_signal< sc_lv<32> > C_5_q0;
    sc_signal< sc_lv<4> > C_6_address0;
    sc_signal< sc_logic > C_6_ce0;
    sc_signal< sc_logic > C_6_we0;
    sc_signal< sc_lv<32> > C_6_q0;
    sc_signal< sc_lv<4> > C_7_address0;
    sc_signal< sc_logic > C_7_ce0;
    sc_signal< sc_logic > C_7_we0;
    sc_signal< sc_lv<32> > C_7_q0;
    sc_signal< sc_lv<4> > C_8_address0;
    sc_signal< sc_logic > C_8_ce0;
    sc_signal< sc_logic > C_8_we0;
    sc_signal< sc_lv<32> > C_8_q0;
    sc_signal< sc_lv<4> > C_9_address0;
    sc_signal< sc_logic > C_9_ce0;
    sc_signal< sc_logic > C_9_we0;
    sc_signal< sc_lv<32> > C_9_q0;
    sc_signal< sc_lv<4> > C_10_address0;
    sc_signal< sc_logic > C_10_ce0;
    sc_signal< sc_logic > C_10_we0;
    sc_signal< sc_lv<32> > C_10_q0;
    sc_signal< sc_lv<4> > C_11_address0;
    sc_signal< sc_logic > C_11_ce0;
    sc_signal< sc_logic > C_11_we0;
    sc_signal< sc_lv<32> > C_11_q0;
    sc_signal< sc_lv<4> > C_12_address0;
    sc_signal< sc_logic > C_12_ce0;
    sc_signal< sc_logic > C_12_we0;
    sc_signal< sc_lv<32> > C_12_q0;
    sc_signal< sc_lv<4> > C_13_address0;
    sc_signal< sc_logic > C_13_ce0;
    sc_signal< sc_logic > C_13_we0;
    sc_signal< sc_lv<32> > C_13_q0;
    sc_signal< sc_lv<4> > C_14_address0;
    sc_signal< sc_logic > C_14_ce0;
    sc_signal< sc_logic > C_14_we0;
    sc_signal< sc_lv<32> > C_14_q0;
    sc_signal< sc_lv<4> > C_15_address0;
    sc_signal< sc_logic > C_15_ce0;
    sc_signal< sc_logic > C_15_we0;
    sc_signal< sc_lv<32> > C_15_q0;
    sc_signal< sc_lv<32> > ap_phi_mux_i_0_phi_fu_1025_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i2_0_phi_fu_1058_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_row_0_phi_fu_1091_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_i6_0_phi_fu_1124_p4;
    sc_signal< sc_lv<64> > sext_ln77_fu_1276_p1;
    sc_signal< sc_lv<64> > sext_ln89_fu_1332_p1;
    sc_signal< sc_lv<64> > sext_ln104_1_fu_1425_p1;
    sc_signal< sc_lv<64> > sext_ln104_fu_1446_p1;
    sc_signal< sc_lv<64> > zext_ln94_fu_1876_p1;
    sc_signal< sc_lv<64> > sext_ln121_fu_1941_p1;
    sc_signal< sc_lv<64> > empty_fu_1152_p1;
    sc_signal< sc_lv<64> > empty_5_fu_1172_p1;
    sc_signal< sc_lv<64> > empty_6_fu_1192_p1;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_lv<32> > temp_sum_0_1_fu_258;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_temp_sum_0_1_load;
    sc_signal< sc_lv<32> > temp_sum_1_1_fu_262;
    sc_signal< sc_lv<32> > temp_sum_2_1_fu_266;
    sc_signal< sc_lv<32> > temp_sum_3_1_fu_270;
    sc_signal< sc_lv<32> > temp_sum_4_1_fu_274;
    sc_signal< sc_lv<32> > temp_sum_5_1_fu_278;
    sc_signal< sc_lv<32> > temp_sum_6_1_fu_282;
    sc_signal< sc_lv<32> > temp_sum_7_1_fu_286;
    sc_signal< sc_lv<32> > temp_sum_8_1_fu_290;
    sc_signal< sc_lv<32> > temp_sum_9_1_fu_294;
    sc_signal< sc_lv<32> > temp_sum_10_1_fu_298;
    sc_signal< sc_lv<32> > temp_sum_11_1_fu_302;
    sc_signal< sc_lv<32> > temp_sum_12_1_fu_306;
    sc_signal< sc_lv<32> > temp_sum_13_1_fu_310;
    sc_signal< sc_lv<32> > temp_sum_14_1_fu_314;
    sc_signal< sc_lv<32> > temp_sum_15_1_fu_318;
    sc_signal< sc_lv<62> > out_r5_fu_1142_p4;
    sc_signal< sc_lv<62> > in_fu_1162_p4;
    sc_signal< sc_lv<62> > in3_fu_1182_p4;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > zext_ln70_fu_1206_p1;
    sc_signal< sc_lv<1> > icmp_ln73_fu_1221_p2;
    sc_signal< sc_lv<32> > i_fu_1226_p2;
    sc_signal< sc_lv<32> > select_ln73_fu_1232_p3;
    sc_signal< sc_lv<6> > trunc_ln77_1_fu_1252_p1;
    sc_signal< sc_lv<10> > sext_ln77_1_cast_fu_1256_p3;
    sc_signal< sc_lv<10> > trunc_ln77_fu_1248_p1;
    sc_signal< sc_lv<32> > zext_ln82_fu_1280_p1;
    sc_signal< sc_lv<1> > icmp_ln85_fu_1295_p2;
    sc_signal< sc_lv<32> > i_1_fu_1300_p2;
    sc_signal< sc_lv<32> > select_ln85_fu_1306_p3;
    sc_signal< sc_lv<32> > grp_fu_1354_p0;
    sc_signal< sc_lv<32> > grp_fu_1354_p1;
    sc_signal< sc_lv<1> > icmp_ln97_fu_1382_p2;
    sc_signal< sc_lv<31> > row_fu_1376_p2;
    sc_signal< sc_lv<6> > trunc_ln97_fu_1403_p1;
    sc_signal< sc_lv<10> > zext_ln104_cast_fu_1407_p3;
    sc_signal< sc_lv<10> > trunc_ln104_fu_1415_p1;
    sc_signal< sc_lv<10> > add_ln104_fu_1419_p2;
    sc_signal< sc_lv<32> > grp_fu_1465_p2;
    sc_signal< sc_lv<32> > select_ln103_fu_1548_p3;
    sc_signal< sc_lv<32> > select_ln103_1_fu_1564_p3;
    sc_signal< sc_lv<32> > grp_fu_1470_p2;
    sc_signal< sc_lv<32> > select_ln103_2_fu_1585_p3;
    sc_signal< sc_lv<32> > grp_fu_1475_p2;
    sc_signal< sc_lv<32> > select_ln103_3_fu_1606_p3;
    sc_signal< sc_lv<32> > grp_fu_1480_p2;
    sc_signal< sc_lv<32> > select_ln103_4_fu_1627_p3;
    sc_signal< sc_lv<32> > grp_fu_1485_p2;
    sc_signal< sc_lv<32> > select_ln103_5_fu_1648_p3;
    sc_signal< sc_lv<32> > grp_fu_1490_p2;
    sc_signal< sc_lv<32> > select_ln103_6_fu_1669_p3;
    sc_signal< sc_lv<32> > grp_fu_1495_p2;
    sc_signal< sc_lv<32> > select_ln103_7_fu_1690_p3;
    sc_signal< sc_lv<32> > grp_fu_1500_p2;
    sc_signal< sc_lv<32> > select_ln103_8_fu_1711_p3;
    sc_signal< sc_lv<32> > grp_fu_1505_p2;
    sc_signal< sc_lv<32> > select_ln103_9_fu_1732_p3;
    sc_signal< sc_lv<32> > grp_fu_1510_p2;
    sc_signal< sc_lv<32> > select_ln103_10_fu_1753_p3;
    sc_signal< sc_lv<32> > grp_fu_1515_p2;
    sc_signal< sc_lv<32> > select_ln103_11_fu_1774_p3;
    sc_signal< sc_lv<32> > grp_fu_1520_p2;
    sc_signal< sc_lv<32> > select_ln103_12_fu_1795_p3;
    sc_signal< sc_lv<32> > grp_fu_1525_p2;
    sc_signal< sc_lv<32> > select_ln103_13_fu_1816_p3;
    sc_signal< sc_lv<32> > grp_fu_1530_p2;
    sc_signal< sc_lv<32> > select_ln103_14_fu_1837_p3;
    sc_signal< sc_lv<32> > grp_fu_1535_p2;
    sc_signal< sc_lv<32> > select_ln103_15_fu_1858_p3;
    sc_signal< sc_lv<32> > grp_fu_1540_p2;
    sc_signal< sc_lv<32> > zext_ln114_fu_1899_p1;
    sc_signal< sc_lv<1> > icmp_ln117_fu_1914_p2;
    sc_signal< sc_lv<32> > i_2_fu_1919_p2;
    sc_signal< sc_lv<32> > select_ln117_1_fu_1933_p3;
    sc_signal< sc_lv<33> > ap_NS_fsm;
    sc_signal< sc_logic > ap_ext_blocking_cur_n;
    sc_signal< sc_logic > ap_ext_blocking_n;
    sc_signal< sc_logic > ap_str_blocking_n;
    sc_signal< sc_logic > ap_int_blocking_n;
    sc_signal< sc_logic > ap_ext_blocking_n_reg;
    sc_signal< sc_logic > ap_str_blocking_n_reg;
    sc_signal< sc_logic > ap_int_blocking_n_reg;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<33> ap_ST_fsm_state1;
    static const sc_lv<33> ap_ST_fsm_state2;
    static const sc_lv<33> ap_ST_fsm_state3;
    static const sc_lv<33> ap_ST_fsm_state4;
    static const sc_lv<33> ap_ST_fsm_state5;
    static const sc_lv<33> ap_ST_fsm_state6;
    static const sc_lv<33> ap_ST_fsm_state7;
    static const sc_lv<33> ap_ST_fsm_state8;
    static const sc_lv<33> ap_ST_fsm_state9;
    static const sc_lv<33> ap_ST_fsm_state10;
    static const sc_lv<33> ap_ST_fsm_state11;
    static const sc_lv<33> ap_ST_fsm_state12;
    static const sc_lv<33> ap_ST_fsm_pp0_stage0;
    static const sc_lv<33> ap_ST_fsm_state16;
    static const sc_lv<33> ap_ST_fsm_state17;
    static const sc_lv<33> ap_ST_fsm_state18;
    static const sc_lv<33> ap_ST_fsm_state19;
    static const sc_lv<33> ap_ST_fsm_state20;
    static const sc_lv<33> ap_ST_fsm_state21;
    static const sc_lv<33> ap_ST_fsm_state22;
    static const sc_lv<33> ap_ST_fsm_pp1_stage0;
    static const sc_lv<33> ap_ST_fsm_state26;
    static const sc_lv<33> ap_ST_fsm_state27;
    static const sc_lv<33> ap_ST_fsm_state28;
    static const sc_lv<33> ap_ST_fsm_state29;
    static const sc_lv<33> ap_ST_fsm_pp2_stage0;
    static const sc_lv<33> ap_ST_fsm_state37;
    static const sc_lv<33> ap_ST_fsm_pp3_stage0;
    static const sc_lv<33> ap_ST_fsm_state41;
    static const sc_lv<33> ap_ST_fsm_state42;
    static const sc_lv<33> ap_ST_fsm_state43;
    static const sc_lv<33> ap_ST_fsm_state44;
    static const sc_lv<33> ap_ST_fsm_state45;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<64> ap_const_lv64_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_A_we0();
    void thread_B_0_address0();
    void thread_B_0_ce0();
    void thread_B_0_we0();
    void thread_B_10_address0();
    void thread_B_10_ce0();
    void thread_B_10_we0();
    void thread_B_11_address0();
    void thread_B_11_ce0();
    void thread_B_11_we0();
    void thread_B_12_address0();
    void thread_B_12_ce0();
    void thread_B_12_we0();
    void thread_B_13_address0();
    void thread_B_13_ce0();
    void thread_B_13_we0();
    void thread_B_14_address0();
    void thread_B_14_ce0();
    void thread_B_14_we0();
    void thread_B_15_address0();
    void thread_B_15_ce0();
    void thread_B_15_we0();
    void thread_B_1_address0();
    void thread_B_1_ce0();
    void thread_B_1_we0();
    void thread_B_2_address0();
    void thread_B_2_ce0();
    void thread_B_2_we0();
    void thread_B_3_address0();
    void thread_B_3_ce0();
    void thread_B_3_we0();
    void thread_B_4_address0();
    void thread_B_4_ce0();
    void thread_B_4_we0();
    void thread_B_5_address0();
    void thread_B_5_ce0();
    void thread_B_5_we0();
    void thread_B_6_address0();
    void thread_B_6_ce0();
    void thread_B_6_we0();
    void thread_B_7_address0();
    void thread_B_7_ce0();
    void thread_B_7_we0();
    void thread_B_8_address0();
    void thread_B_8_ce0();
    void thread_B_8_we0();
    void thread_B_9_address0();
    void thread_B_9_ce0();
    void thread_B_9_we0();
    void thread_C_0_address0();
    void thread_C_0_ce0();
    void thread_C_0_we0();
    void thread_C_10_address0();
    void thread_C_10_ce0();
    void thread_C_10_we0();
    void thread_C_11_address0();
    void thread_C_11_ce0();
    void thread_C_11_we0();
    void thread_C_12_address0();
    void thread_C_12_ce0();
    void thread_C_12_we0();
    void thread_C_13_address0();
    void thread_C_13_ce0();
    void thread_C_13_we0();
    void thread_C_14_address0();
    void thread_C_14_ce0();
    void thread_C_14_we0();
    void thread_C_15_address0();
    void thread_C_15_ce0();
    void thread_C_15_we0();
    void thread_C_1_address0();
    void thread_C_1_ce0();
    void thread_C_1_we0();
    void thread_C_2_address0();
    void thread_C_2_ce0();
    void thread_C_2_we0();
    void thread_C_3_address0();
    void thread_C_3_ce0();
    void thread_C_3_we0();
    void thread_C_4_address0();
    void thread_C_4_ce0();
    void thread_C_4_we0();
    void thread_C_5_address0();
    void thread_C_5_ce0();
    void thread_C_5_we0();
    void thread_C_6_address0();
    void thread_C_6_ce0();
    void thread_C_6_we0();
    void thread_C_7_address0();
    void thread_C_7_ce0();
    void thread_C_7_we0();
    void thread_C_8_address0();
    void thread_C_8_ce0();
    void thread_C_8_we0();
    void thread_C_9_address0();
    void thread_C_9_ce0();
    void thread_C_9_we0();
    void thread_add_ln104_fu_1419_p2();
    void thread_add_ln106_fu_1360_p2();
    void thread_add_ln77_fu_1264_p2();
    void thread_add_ln94_fu_1370_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state13_pp0_stage0_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage0_iter2();
    void thread_ap_block_state23_pp1_stage0_iter0();
    void thread_ap_block_state24_pp1_stage0_iter1();
    void thread_ap_block_state25_pp1_stage0_iter2();
    void thread_ap_block_state30_pp2_stage0_iter0();
    void thread_ap_block_state31_pp2_stage0_iter1();
    void thread_ap_block_state32_pp2_stage0_iter2();
    void thread_ap_block_state33_pp2_stage0_iter3();
    void thread_ap_block_state34_pp2_stage0_iter4();
    void thread_ap_block_state35_pp2_stage0_iter5();
    void thread_ap_block_state36_pp2_stage0_iter6();
    void thread_ap_block_state38_pp3_stage0_iter0();
    void thread_ap_block_state39_pp3_stage0_iter1();
    void thread_ap_block_state40_io();
    void thread_ap_block_state40_pp3_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state13();
    void thread_ap_condition_pp1_exit_iter0_state23();
    void thread_ap_condition_pp2_exit_iter0_state30();
    void thread_ap_condition_pp3_exit_iter0_state38();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_ext_blocking_cur_n();
    void thread_ap_ext_blocking_n();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_int_blocking_n();
    void thread_ap_phi_mux_i2_0_phi_fu_1058_p4();
    void thread_ap_phi_mux_i6_0_phi_fu_1124_p4();
    void thread_ap_phi_mux_i_0_phi_fu_1025_p4();
    void thread_ap_phi_mux_row_0_phi_fu_1091_p4();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_temp_sum_0_1_load();
    void thread_ap_str_blocking_n();
    void thread_col_fu_1435_p2();
    void thread_empty_5_fu_1172_p1();
    void thread_empty_6_fu_1192_p1();
    void thread_empty_fu_1152_p1();
    void thread_event_done();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_1354_p0();
    void thread_grp_fu_1354_p1();
    void thread_i_1_fu_1300_p2();
    void thread_i_2_fu_1919_p2();
    void thread_i_fu_1226_p2();
    void thread_icmp_ln103_fu_1441_p2();
    void thread_icmp_ln106_fu_1430_p2();
    void thread_icmp_ln114_fu_1903_p2();
    void thread_icmp_ln117_fu_1914_p2();
    void thread_icmp_ln70_fu_1210_p2();
    void thread_icmp_ln73_fu_1221_p2();
    void thread_icmp_ln82_fu_1284_p2();
    void thread_icmp_ln85_fu_1295_p2();
    void thread_icmp_ln94_fu_1365_p2();
    void thread_icmp_ln97_fu_1382_p2();
    void thread_in3_fu_1182_p4();
    void thread_in_fu_1162_p4();
    void thread_itr_1_fu_1289_p2();
    void thread_itr_2_fu_1908_p2();
    void thread_itr_fu_1215_p2();
    void thread_j_1_fu_1326_p2();
    void thread_j_2_fu_1965_p2();
    void thread_j_fu_1270_p2();
    void thread_out_r5_fu_1142_p4();
    void thread_row_fu_1376_p2();
    void thread_select_ln103_10_fu_1753_p3();
    void thread_select_ln103_11_fu_1774_p3();
    void thread_select_ln103_12_fu_1795_p3();
    void thread_select_ln103_13_fu_1816_p3();
    void thread_select_ln103_14_fu_1837_p3();
    void thread_select_ln103_15_fu_1858_p3();
    void thread_select_ln103_1_fu_1564_p3();
    void thread_select_ln103_2_fu_1585_p3();
    void thread_select_ln103_3_fu_1606_p3();
    void thread_select_ln103_4_fu_1627_p3();
    void thread_select_ln103_5_fu_1648_p3();
    void thread_select_ln103_6_fu_1669_p3();
    void thread_select_ln103_7_fu_1690_p3();
    void thread_select_ln103_8_fu_1711_p3();
    void thread_select_ln103_9_fu_1732_p3();
    void thread_select_ln103_fu_1548_p3();
    void thread_select_ln117_1_fu_1933_p3();
    void thread_select_ln117_fu_1925_p3();
    void thread_select_ln73_1_fu_1240_p3();
    void thread_select_ln73_fu_1232_p3();
    void thread_select_ln85_1_fu_1314_p3();
    void thread_select_ln85_fu_1306_p3();
    void thread_select_ln94_1_fu_1395_p3();
    void thread_select_ln94_fu_1387_p3();
    void thread_sext_ln104_1_fu_1425_p1();
    void thread_sext_ln104_fu_1446_p1();
    void thread_sext_ln121_fu_1941_p1();
    void thread_sext_ln77_1_cast_fu_1256_p3();
    void thread_sext_ln77_fu_1276_p1();
    void thread_sext_ln89_fu_1332_p1();
    void thread_stall_done_ext();
    void thread_stall_done_int();
    void thread_stall_done_str();
    void thread_stall_start_ext();
    void thread_stall_start_int();
    void thread_stall_start_str();
    void thread_temp_sum_0_fu_1555_p2();
    void thread_temp_sum_10_fu_1760_p2();
    void thread_temp_sum_11_fu_1781_p2();
    void thread_temp_sum_12_fu_1802_p2();
    void thread_temp_sum_13_fu_1823_p2();
    void thread_temp_sum_14_fu_1844_p2();
    void thread_temp_sum_15_fu_1865_p2();
    void thread_temp_sum_1_fu_1571_p2();
    void thread_temp_sum_2_fu_1592_p2();
    void thread_temp_sum_3_fu_1613_p2();
    void thread_temp_sum_4_fu_1634_p2();
    void thread_temp_sum_5_fu_1655_p2();
    void thread_temp_sum_6_fu_1676_p2();
    void thread_temp_sum_7_fu_1697_p2();
    void thread_temp_sum_8_fu_1718_p2();
    void thread_temp_sum_9_fu_1739_p2();
    void thread_trunc_ln104_fu_1415_p1();
    void thread_trunc_ln121_fu_1961_p1();
    void thread_trunc_ln77_1_fu_1252_p1();
    void thread_trunc_ln77_fu_1248_p1();
    void thread_trunc_ln89_fu_1322_p1();
    void thread_trunc_ln97_fu_1403_p1();
    void thread_zext_ln104_cast_fu_1407_p3();
    void thread_zext_ln106_fu_1351_p1();
    void thread_zext_ln114_fu_1899_p1();
    void thread_zext_ln70_fu_1206_p1();
    void thread_zext_ln82_fu_1280_p1();
    void thread_zext_ln94_fu_1876_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
