# Compile of spdif_rcvr.vht was successful.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/simulation/modelsim/test_spdif_rcvr.mpf).  File can not be renamed.
# Compile of spdif_rcvr.vht was successful.
vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst
# vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst 
# Start time: 09:34:03 on Mar 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spdif_rcvr(arch_spdif_rcvr)
# Loading work.spdif_rcvr_vhd_tst(spdif_rcvr_arch)
add wave  \
sim:/spdif_rcvr/rst \
sim:/spdif_rcvr/clk_49_in \
sim:/spdif_rcvr/clk_45_in \
sim:/spdif_rcvr/clk_sel_out \
sim:/spdif_rcvr/spdif_data_in \
sim:/spdif_rcvr/I2S_BCLK_in \
sim:/spdif_rcvr/I2S_WCLK_in \
sim:/spdif_rcvr/I2S_data_out \
sim:/spdif_rcvr/sync_flag \
sim:/spdif_rcvr/sync_clk \
sim:/spdif_rcvr/curr_decoded_bit \
sim:/spdif_rcvr/mclk \
sim:/spdif_rcvr/preamble_x_flag \
sim:/spdif_rcvr/preamble_y_flag \
sim:/spdif_rcvr/preamble_z_flag \
sim:/spdif_rcvr/ready_frame \
sim:/spdif_rcvr/test_bit_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/tb_rst \
sim:/spdif_rcvr_vhd_tst/tb_clk_49_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_45_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_sel_out \
sim:/spdif_rcvr_vhd_tst/tb_I2S_BCLK \
sim:/spdif_rcvr_vhd_tst/tb_I2S_data \
sim:/spdif_rcvr_vhd_tst/tb_I2S_WCLK \
sim:/spdif_rcvr_vhd_tst/tb_spdif_data_out \
sim:/spdif_rcvr_vhd_tst/tb_sync_flag \
sim:/spdif_rcvr_vhd_tst/xmit_clk \
sim:/spdif_rcvr_vhd_tst/tb_mclk \
sim:/spdif_rcvr_vhd_tst/tb_test_cycle_counter \
sim:/spdif_rcvr_vhd_tst/tb_test_bclk_counter
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_49_in 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_45_in 1 0, 0 {11000 ps} -r 22ns
run
# ** Fatal: (vsim-3421) Value 111 is out of range 0 to 110.
#    Time: 2431 ns  Iteration: 2  Process: /spdif_rcvr_vhd_tst/i1/sync_input File: C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd Line: 70
# Fatal error in Process sync_input at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd 70 Process sync_input
# 
# Compile of SPDIF_RCVR.vhd was successful with warnings.
# Compile of spdif_rcvr.vht was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst
# End time: 09:41:56 on Mar 28,2025, Elapsed time: 0:07:53
# Errors: 2, Warnings: 6
# vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst 
# Start time: 09:41:56 on Mar 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spdif_rcvr(arch_spdif_rcvr)
# Loading work.spdif_rcvr_vhd_tst(spdif_rcvr_arch)
# WARNING: No extended dataflow license exists
add wave  \
sim:/spdif_rcvr/rst \
sim:/spdif_rcvr/clk_49_in \
sim:/spdif_rcvr/clk_45_in \
sim:/spdif_rcvr/clk_sel_out \
sim:/spdif_rcvr/spdif_data_in \
sim:/spdif_rcvr/I2S_BCLK_in \
sim:/spdif_rcvr/I2S_WCLK_in \
sim:/spdif_rcvr/I2S_data_out \
sim:/spdif_rcvr/sync_flag \
sim:/spdif_rcvr/sync_clk \
sim:/spdif_rcvr/curr_decoded_bit \
sim:/spdif_rcvr/mclk \
sim:/spdif_rcvr/preamble_x_flag \
sim:/spdif_rcvr/preamble_y_flag \
sim:/spdif_rcvr/preamble_z_flag \
sim:/spdif_rcvr/ready_frame \
sim:/spdif_rcvr/test_bit_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/tb_rst \
sim:/spdif_rcvr_vhd_tst/tb_clk_49_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_45_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_sel_out \
sim:/spdif_rcvr_vhd_tst/tb_I2S_BCLK \
sim:/spdif_rcvr_vhd_tst/tb_I2S_data \
sim:/spdif_rcvr_vhd_tst/tb_I2S_WCLK \
sim:/spdif_rcvr_vhd_tst/tb_spdif_data_out \
sim:/spdif_rcvr_vhd_tst/tb_sync_flag \
sim:/spdif_rcvr_vhd_tst/xmit_clk \
sim:/spdif_rcvr_vhd_tst/tb_mclk \
sim:/spdif_rcvr_vhd_tst/tb_test_cycle_counter \
sim:/spdif_rcvr_vhd_tst/tb_test_bclk_counter
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_49_in 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_45_in 1 0, 0 {11000 ps} -r 22ns
run
# ** Fatal: (vsim-3421) Value 111 is out of range 0 to 110.
#    Time: 2431 ns  Iteration: 2  Process: /spdif_rcvr_vhd_tst/i1/sync_input File: C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd Line: 70
# Fatal error in Process sync_input at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd 70 Process sync_input
# 
# Compile of SPDIF_RCVR.vhd was successful with warnings.
# Compile of spdif_rcvr.vht was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst
# End time: 09:47:45 on Mar 28,2025, Elapsed time: 0:05:49
# Errors: 1, Warnings: 2
# vsim -gui work.spdif_rcvr work.spdif_rcvr_vhd_tst 
# Start time: 09:47:45 on Mar 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.spdif_rcvr(arch_spdif_rcvr)
# Loading work.spdif_rcvr_vhd_tst(spdif_rcvr_arch)
# WARNING: No extended dataflow license exists
add wave  \
sim:/spdif_rcvr/rst \
sim:/spdif_rcvr/clk_49_in \
sim:/spdif_rcvr/clk_45_in \
sim:/spdif_rcvr/clk_sel_out \
sim:/spdif_rcvr/spdif_data_in \
sim:/spdif_rcvr/I2S_BCLK_in \
sim:/spdif_rcvr/I2S_WCLK_in \
sim:/spdif_rcvr/I2S_data_out \
sim:/spdif_rcvr/sync_flag \
sim:/spdif_rcvr/sync_clk \
sim:/spdif_rcvr/curr_decoded_bit \
sim:/spdif_rcvr/mclk \
sim:/spdif_rcvr/preamble_x_flag \
sim:/spdif_rcvr/preamble_y_flag \
sim:/spdif_rcvr/preamble_z_flag \
sim:/spdif_rcvr/ready_frame \
sim:/spdif_rcvr/test_bit_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/tb_rst \
sim:/spdif_rcvr_vhd_tst/tb_clk_49_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_45_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_sel_out \
sim:/spdif_rcvr_vhd_tst/tb_I2S_BCLK \
sim:/spdif_rcvr_vhd_tst/tb_I2S_data \
sim:/spdif_rcvr_vhd_tst/tb_I2S_WCLK \
sim:/spdif_rcvr_vhd_tst/tb_spdif_data_out \
sim:/spdif_rcvr_vhd_tst/tb_sync_flag \
sim:/spdif_rcvr_vhd_tst/xmit_clk \
sim:/spdif_rcvr_vhd_tst/tb_mclk \
sim:/spdif_rcvr_vhd_tst/tb_test_cycle_counter \
sim:/spdif_rcvr_vhd_tst/tb_test_bclk_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/tb_rst \
sim:/spdif_rcvr_vhd_tst/tb_clk_49_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_45_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_sel_out \
sim:/spdif_rcvr_vhd_tst/tb_I2S_BCLK \
sim:/spdif_rcvr_vhd_tst/tb_I2S_data \
sim:/spdif_rcvr_vhd_tst/tb_I2S_WCLK \
sim:/spdif_rcvr_vhd_tst/tb_spdif_data_out \
sim:/spdif_rcvr_vhd_tst/tb_sync_flag \
sim:/spdif_rcvr_vhd_tst/xmit_clk \
sim:/spdif_rcvr_vhd_tst/tb_mclk \
sim:/spdif_rcvr_vhd_tst/tb_test_cycle_counter \
sim:/spdif_rcvr_vhd_tst/tb_test_bclk_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/i1/rst \
sim:/spdif_rcvr_vhd_tst/i1/clk_49_in \
sim:/spdif_rcvr_vhd_tst/i1/clk_45_in \
sim:/spdif_rcvr_vhd_tst/i1/clk_sel_out \
sim:/spdif_rcvr_vhd_tst/i1/spdif_data_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_BCLK_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_WCLK_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_data_out \
sim:/spdif_rcvr_vhd_tst/i1/sync_flag \
sim:/spdif_rcvr_vhd_tst/i1/sync_clk \
sim:/spdif_rcvr_vhd_tst/i1/curr_decoded_bit \
sim:/spdif_rcvr_vhd_tst/i1/mclk \
sim:/spdif_rcvr_vhd_tst/i1/preamble_x_flag \
sim:/spdif_rcvr_vhd_tst/i1/preamble_y_flag \
sim:/spdif_rcvr_vhd_tst/i1/preamble_z_flag \
sim:/spdif_rcvr_vhd_tst/i1/ready_frame \
sim:/spdif_rcvr_vhd_tst/i1/test_bit_counter
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_49_in 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_45_in 1 0, 0 {11000 ps} -r 22ns
run
# ** Fatal: (vsim-3421) Value 111 is out of range 0 to 110.
#    Time: 2431 ns  Iteration: 2  Process: /spdif_rcvr_vhd_tst/i1/sync_input File: C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd Line: 70
# Fatal error in Process sync_input at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd line 70
# 
# HDL call sequence:
# Stopped at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/SPDIF_RCVR.vhd 70 Process sync_input
# 
# Compile of SPDIF_RCVR.vhd was successful with warnings.
# Compile of spdif_rcvr.vht failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of spdif_rcvr.vht was successful.
vsim -gui work.spdif_rcvr_vhd_tst
# End time: 10:00:41 on Mar 28,2025, Elapsed time: 0:12:56
# Errors: 1, Warnings: 3
# vsim -gui work.spdif_rcvr_vhd_tst 
# Start time: 10:00:41 on Mar 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.spdif_rcvr_vhd_tst(spdif_rcvr_arch)
# Loading ieee.numeric_std(body)
# Loading work.spdif_rcvr(arch_spdif_rcvr)
# WARNING: No extended dataflow license exists
add wave  \
sim:/spdif_rcvr_vhd_tst/tb_rst \
sim:/spdif_rcvr_vhd_tst/tb_clk_49_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_45_in \
sim:/spdif_rcvr_vhd_tst/tb_clk_sel_out \
sim:/spdif_rcvr_vhd_tst/tb_I2S_BCLK \
sim:/spdif_rcvr_vhd_tst/tb_I2S_data \
sim:/spdif_rcvr_vhd_tst/tb_I2S_WCLK \
sim:/spdif_rcvr_vhd_tst/tb_spdif_data_out \
sim:/spdif_rcvr_vhd_tst/tb_sync_flag \
sim:/spdif_rcvr_vhd_tst/xmit_clk \
sim:/spdif_rcvr_vhd_tst/tb_mclk \
sim:/spdif_rcvr_vhd_tst/tb_test_cycle_counter \
sim:/spdif_rcvr_vhd_tst/tb_test_bclk_counter
add wave  \
sim:/spdif_rcvr_vhd_tst/i1/rst \
sim:/spdif_rcvr_vhd_tst/i1/clk_49_in \
sim:/spdif_rcvr_vhd_tst/i1/clk_45_in \
sim:/spdif_rcvr_vhd_tst/i1/clk_sel_out \
sim:/spdif_rcvr_vhd_tst/i1/spdif_data_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_BCLK_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_WCLK_in \
sim:/spdif_rcvr_vhd_tst/i1/I2S_data_out \
sim:/spdif_rcvr_vhd_tst/i1/sync_flag \
sim:/spdif_rcvr_vhd_tst/i1/sync_clk \
sim:/spdif_rcvr_vhd_tst/i1/curr_decoded_bit \
sim:/spdif_rcvr_vhd_tst/i1/mclk \
sim:/spdif_rcvr_vhd_tst/i1/preamble_x_flag \
sim:/spdif_rcvr_vhd_tst/i1/preamble_y_flag \
sim:/spdif_rcvr_vhd_tst/i1/preamble_z_flag \
sim:/spdif_rcvr_vhd_tst/i1/ready_frame \
sim:/spdif_rcvr_vhd_tst/i1/test_bit_counter
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_49_in 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/spdif_rcvr_vhd_tst/tb_clk_45_in 1 0, 0 {11000 ps} -r 22ns
run
# ** Fatal: (vsim-3421) Value 71 is out of range 0 to 70.
#    Time: 1551 ns  Iteration: 1  Process: /spdif_rcvr_vhd_tst/gen_clocks File: C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/spdif_rcvr.vht Line: 111
# Fatal error in Process gen_clocks at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/spdif_rcvr.vht line 111
# 
# HDL call sequence:
# Stopped at C:/Users/jortiz/Desktop/You are an Idiot/encoderdecoders/Format-Conversion-IP/SPDIF_RCVR/SPDIF_RCVR/spdif_rcvr.vht 111 Process gen_clocks
# 
# Compile of spdif_rcvr.vht was successful.
# Compile of spdif_rcvr.vht failed with 25 errors.
# Compile of spdif_rcvr.vht failed with 23 errors.
# Compile of spdif_rcvr.vht failed with 44 errors.
# Compile of spdif_rcvr.vht failed with 4 errors.
# Compile of spdif_rcvr.vht was successful.
# Compile of spdif_rcvr.vht failed with 1 errors.
# Compile of spdif_rcvr.vht was successful.
# Compile of spdif_rcvr.vht was successful.
# Compile of spdif_rcvr.vht failed with 2 errors.
# Compile of SPDIF_RCVR.vhd was successful with warnings.
# Compile of spdif_rcvr.vht was successful.
# 2 compiles, 0 failed with no errors.
# End time: 12:42:14 on Mar 28,2025, Elapsed time: 2:41:33
# Errors: 1, Warnings: 12
