0.7
2020.2
Oct 19 2021
03:16:22
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/AESL_axi_slave_control.v,1668161581,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol.autotb.v,1668161581,systemVerilog,,,E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/fifo_para.vh,apatb_cordiccart2pol_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol.v,1668151604,systemVerilog,,,,cordiccart2pol,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol_control_s_axi.v,1668151605,systemVerilog,,,,cordiccart2pol_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_29_1.v,1668151604,systemVerilog,,,,cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_29_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_29_1_angles_V_ROM_AUTO_1R.v,1668151605,systemVerilog,,,,cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_29_1_angles_V_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol_flow_control_loop_pipe_sequential_init.v,1668151605,systemVerilog,,,,cordiccart2pol_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/cordiccart2pol_mul_mul_16s_12ns_28_4_1.v,1668151605,systemVerilog,,,,cordiccart2pol_mul_mul_16s_12ns_28_4_1;cordiccart2pol_mul_mul_16s_12ns_28_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/csv_file_dump.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/dataflow_monitor.sv,1668161581,systemVerilog,E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/nodf_module_interface.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/upc_loop_interface.svh,,E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/dump_file_agent.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/csv_file_dump.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/sample_agent.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/loop_sample_agent.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/sample_manager.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/nodf_module_interface.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/nodf_module_monitor.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/upc_loop_interface.svh;E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_19;floating_point_v7_1_13;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/dump_file_agent.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/fifo_para.vh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/loop_sample_agent.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/nodf_module_interface.svh,1668161581,verilog,,,,nodf_module_intf,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/nodf_module_monitor.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/sample_agent.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/sample_manager.svh,1668161581,verilog,,,,,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/upc_loop_interface.svh,1668161581,verilog,,,,upc_loop_intf,,,,,,,,
E:/NTU/111_1/HLS/LabC/CORDIC/solution1/sim/verilog/upc_loop_monitor.svh,1668161581,verilog,,,,,,,,,,,,
