Warning (10268): Verilog HDL information at pc_reg.v(16): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at RegModule.v(35): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at pipereg.v(41): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at control.v(40): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at ex_control_pipe.v(31): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at adder.v(19): always construct contains both blocking and non-blocking assignments
