
bin\Debug\Bocht_maken.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00000fe2  00001096  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000fe2  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800200  00800200  00001096  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00001096  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000012  00000000  00000000  00001099  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010ac  2**2
                  CONTENTS, READONLY, OCTETS
  6 .debug_aranges 000000b8  00000000  00000000  000010f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_info   00001041  00000000  00000000  000011a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 00000da5  00000000  00000000  000021e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_line   00000a35  00000000  00000000  00002f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_frame  00000224  00000000  00000000  000039c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_str    00000629  00000000  00000000  00003be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line_str 00000167  00000000  00000000  00004211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
   4:	0c 94 61 01 	jmp	0x2c2	; 0x2c2 <__vector_1>
   8:	0c 94 b2 01 	jmp	0x364	; 0x364 <__vector_2>
   c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  10:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  14:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  18:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  1c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  20:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  24:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  28:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  2c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  30:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  34:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  38:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  3c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  40:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  44:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  48:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  4c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  50:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  54:	0c 94 2e 02 	jmp	0x45c	; 0x45c <__vector_21>
  58:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  5c:	0c 94 03 02 	jmp	0x406	; 0x406 <__vector_23>
  60:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  64:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  68:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  6c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  70:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  74:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  78:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  7c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  80:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  84:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  88:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  8c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  90:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  94:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  98:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  9c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a8:	0c 94 81 02 	jmp	0x502	; 0x502 <__vector_42>
  ac:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  b0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  b4:	0c 94 56 02 	jmp	0x4ac	; 0x4ac <__vector_45>
  b8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  bc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  cc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  dc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  e0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_clear_bss>:
  f4:	22 e0       	ldi	r18, 0x02	; 2

000000f6 <.Loc.1>:
  f6:	a0 e0       	ldi	r26, 0x00	; 0

000000f8 <.Loc.2>:
  f8:	b2 e0       	ldi	r27, 0x02	; 2

000000fa <.Loc.3>:
  fa:	01 c0       	rjmp	.+2      	; 0xfe <.Loc.5>

000000fc <.Loc.4>:
  fc:	1d 92       	st	X+, r1

000000fe <.Loc.5>:
  fe:	a8 30       	cpi	r26, 0x08	; 8

00000100 <.Loc.6>:
 100:	b2 07       	cpc	r27, r18

00000102 <.Loc.7>:
 102:	e1 f7       	brne	.-8      	; 0xfc <.Loc.4>

00000104 <L0^A>:
 104:	0e 94 a9 02 	call	0x552	; 0x552 <main>
 108:	0c 94 ef 07 	jmp	0xfde	; 0xfde <_exit>

0000010c <__bad_interrupt>:
 10c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000110 <initding>:

void h_bridge_setr_percentage(signed char percentage);
void h_bridge_setl_percentage(signed char percentage);

void initding()
{
 110:	cf 93       	push	r28
 112:	df 93       	push	r29
 114:	cd b7       	in	r28, 0x3d	; 61
 116:	de b7       	in	r29, 0x3e	; 62

00000118 <.Loc.1>:
    //rechts
    TCCR1B |= (1<<CS10);//no prescaler
 118:	81 e8       	ldi	r24, 0x81	; 129
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	fc 01       	movw	r30, r24
 11e:	20 81       	ld	r18, Z
 120:	81 e8       	ldi	r24, 0x81	; 129
 122:	90 e0       	ldi	r25, 0x00	; 0

00000124 <.Loc.2>:
 124:	21 60       	ori	r18, 0x01	; 1
 126:	fc 01       	movw	r30, r24
 128:	20 83       	st	Z, r18

0000012a <.Loc.3>:
    DDRB |= (1 << PB4);//digital pin 10
 12a:	84 e2       	ldi	r24, 0x24	; 36
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	fc 01       	movw	r30, r24
 130:	20 81       	ld	r18, Z
 132:	84 e2       	ldi	r24, 0x24	; 36
 134:	90 e0       	ldi	r25, 0x00	; 0

00000136 <.Loc.4>:
 136:	20 61       	ori	r18, 0x10	; 16
 138:	fc 01       	movw	r30, r24
 13a:	20 83       	st	Z, r18

0000013c <.Loc.5>:

    EIMSK |= (1 << INT0);//digital pin 21
 13c:	8d e3       	ldi	r24, 0x3D	; 61
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	fc 01       	movw	r30, r24
 142:	20 81       	ld	r18, Z
 144:	8d e3       	ldi	r24, 0x3D	; 61
 146:	90 e0       	ldi	r25, 0x00	; 0

00000148 <.Loc.6>:
 148:	21 60       	ori	r18, 0x01	; 1
 14a:	fc 01       	movw	r30, r24
 14c:	20 83       	st	Z, r18

0000014e <.Loc.7>:
    EICRA |= (1 << ISC00);
 14e:	89 e6       	ldi	r24, 0x69	; 105
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	fc 01       	movw	r30, r24
 154:	20 81       	ld	r18, Z
 156:	89 e6       	ldi	r24, 0x69	; 105
 158:	90 e0       	ldi	r25, 0x00	; 0

0000015a <.Loc.8>:
 15a:	21 60       	ori	r18, 0x01	; 1
 15c:	fc 01       	movw	r30, r24
 15e:	20 83       	st	Z, r18

00000160 <.Loc.9>:

    //links
    TCCR3B |= (1<<CS30);//no prescaler
 160:	81 e9       	ldi	r24, 0x91	; 145
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	fc 01       	movw	r30, r24
 166:	20 81       	ld	r18, Z
 168:	81 e9       	ldi	r24, 0x91	; 145
 16a:	90 e0       	ldi	r25, 0x00	; 0

0000016c <.Loc.10>:
 16c:	21 60       	ori	r18, 0x01	; 1
 16e:	fc 01       	movw	r30, r24
 170:	20 83       	st	Z, r18

00000172 <.Loc.11>:
    DDRB |= (1 << PB5);//digital pin 11
 172:	84 e2       	ldi	r24, 0x24	; 36
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	fc 01       	movw	r30, r24
 178:	20 81       	ld	r18, Z
 17a:	84 e2       	ldi	r24, 0x24	; 36
 17c:	90 e0       	ldi	r25, 0x00	; 0

0000017e <.Loc.12>:
 17e:	20 62       	ori	r18, 0x20	; 32
 180:	fc 01       	movw	r30, r24
 182:	20 83       	st	Z, r18

00000184 <.Loc.13>:

    EIMSK |= (1 << INT1);//digital pin 20
 184:	8d e3       	ldi	r24, 0x3D	; 61
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	fc 01       	movw	r30, r24
 18a:	20 81       	ld	r18, Z
 18c:	8d e3       	ldi	r24, 0x3D	; 61
 18e:	90 e0       	ldi	r25, 0x00	; 0

00000190 <.Loc.14>:
 190:	22 60       	ori	r18, 0x02	; 2
 192:	fc 01       	movw	r30, r24
 194:	20 83       	st	Z, r18

00000196 <.Loc.15>:
    EICRA |= (1 << ISC10);
 196:	89 e6       	ldi	r24, 0x69	; 105
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	fc 01       	movw	r30, r24
 19c:	20 81       	ld	r18, Z
 19e:	89 e6       	ldi	r24, 0x69	; 105
 1a0:	90 e0       	ldi	r25, 0x00	; 0

000001a2 <.Loc.16>:
 1a2:	24 60       	ori	r18, 0x04	; 4
 1a4:	fc 01       	movw	r30, r24
 1a6:	20 83       	st	Z, r18

000001a8 <.Loc.17>:

    //timer PWM motoren
    TCCR0B = (0 << CS02) | (0 << CS01) | (1 << CS00);
 1a8:	85 e4       	ldi	r24, 0x45	; 69
 1aa:	90 e0       	ldi	r25, 0x00	; 0

000001ac <.Loc.18>:
 1ac:	21 e0       	ldi	r18, 0x01	; 1
 1ae:	fc 01       	movw	r30, r24
 1b0:	20 83       	st	Z, r18

000001b2 <.Loc.19>:
    TIMSK0 = (1 << OCIE0A) | (1 << TOIE0);
 1b2:	8e e6       	ldi	r24, 0x6E	; 110
 1b4:	90 e0       	ldi	r25, 0x00	; 0

000001b6 <.Loc.20>:
 1b6:	23 e0       	ldi	r18, 0x03	; 3
 1b8:	fc 01       	movw	r30, r24
 1ba:	20 83       	st	Z, r18

000001bc <.Loc.21>:

    OCR0A = 0;
 1bc:	87 e4       	ldi	r24, 0x47	; 71
 1be:	90 e0       	ldi	r25, 0x00	; 0

000001c0 <.Loc.22>:
 1c0:	fc 01       	movw	r30, r24
 1c2:	10 82       	st	Z, r1

000001c4 <.Loc.23>:

    TCCR4B = (0 << CS42) | (0 << CS41) | (1 << CS40);
 1c4:	81 ea       	ldi	r24, 0xA1	; 161
 1c6:	90 e0       	ldi	r25, 0x00	; 0

000001c8 <.Loc.24>:
 1c8:	21 e0       	ldi	r18, 0x01	; 1
 1ca:	fc 01       	movw	r30, r24
 1cc:	20 83       	st	Z, r18

000001ce <.Loc.25>:
    TIMSK0 = (1 << OCIE4A) | (1 << TOIE4);
 1ce:	8e e6       	ldi	r24, 0x6E	; 110
 1d0:	90 e0       	ldi	r25, 0x00	; 0

000001d2 <.Loc.26>:
 1d2:	23 e0       	ldi	r18, 0x03	; 3
 1d4:	fc 01       	movw	r30, r24
 1d6:	20 83       	st	Z, r18

000001d8 <.Loc.27>:

    OCR4A = 0;
 1d8:	88 ea       	ldi	r24, 0xA8	; 168
 1da:	90 e0       	ldi	r25, 0x00	; 0

000001dc <.Loc.28>:
 1dc:	fc 01       	movw	r30, r24
 1de:	11 82       	std	Z+1, r1	; 0x01
 1e0:	10 82       	st	Z, r1

000001e2 <.Loc.29>:

    //pinout h-brug
    DDR |= (1 << PEN1);
 1e2:	87 e2       	ldi	r24, 0x27	; 39
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	fc 01       	movw	r30, r24
 1e8:	20 81       	ld	r18, Z
 1ea:	87 e2       	ldi	r24, 0x27	; 39
 1ec:	90 e0       	ldi	r25, 0x00	; 0

000001ee <.Loc.30>:
 1ee:	20 68       	ori	r18, 0x80	; 128
 1f0:	fc 01       	movw	r30, r24
 1f2:	20 83       	st	Z, r18

000001f4 <.Loc.31>:
    DDR |= (1 << PIN11);
 1f4:	87 e2       	ldi	r24, 0x27	; 39
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	fc 01       	movw	r30, r24
 1fa:	20 81       	ld	r18, Z
 1fc:	87 e2       	ldi	r24, 0x27	; 39
 1fe:	90 e0       	ldi	r25, 0x00	; 0

00000200 <.Loc.32>:
 200:	20 64       	ori	r18, 0x40	; 64
 202:	fc 01       	movw	r30, r24
 204:	20 83       	st	Z, r18

00000206 <.Loc.33>:
    DDR |= (1 << PIN12);
 206:	87 e2       	ldi	r24, 0x27	; 39
 208:	90 e0       	ldi	r25, 0x00	; 0
 20a:	fc 01       	movw	r30, r24
 20c:	20 81       	ld	r18, Z
 20e:	87 e2       	ldi	r24, 0x27	; 39
 210:	90 e0       	ldi	r25, 0x00	; 0

00000212 <.Loc.34>:
 212:	20 62       	ori	r18, 0x20	; 32
 214:	fc 01       	movw	r30, r24
 216:	20 83       	st	Z, r18

00000218 <.Loc.35>:
    DDR |= (1 << PIN21);
 218:	87 e2       	ldi	r24, 0x27	; 39
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	fc 01       	movw	r30, r24
 21e:	20 81       	ld	r18, Z
 220:	87 e2       	ldi	r24, 0x27	; 39
 222:	90 e0       	ldi	r25, 0x00	; 0

00000224 <.Loc.36>:
 224:	20 61       	ori	r18, 0x10	; 16
 226:	fc 01       	movw	r30, r24
 228:	20 83       	st	Z, r18

0000022a <.Loc.37>:
    DDR |= (1 << PIN22);
 22a:	87 e2       	ldi	r24, 0x27	; 39
 22c:	90 e0       	ldi	r25, 0x00	; 0
 22e:	fc 01       	movw	r30, r24
 230:	20 81       	ld	r18, Z
 232:	87 e2       	ldi	r24, 0x27	; 39
 234:	90 e0       	ldi	r25, 0x00	; 0

00000236 <.Loc.38>:
 236:	28 60       	ori	r18, 0x08	; 8
 238:	fc 01       	movw	r30, r24
 23a:	20 83       	st	Z, r18

0000023c <.Loc.39>:
    DDR |= (1 << PEN2);
 23c:	87 e2       	ldi	r24, 0x27	; 39
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	fc 01       	movw	r30, r24
 242:	20 81       	ld	r18, Z
 244:	87 e2       	ldi	r24, 0x27	; 39
 246:	90 e0       	ldi	r25, 0x00	; 0

00000248 <.Loc.40>:
 248:	24 60       	ori	r18, 0x04	; 4
 24a:	fc 01       	movw	r30, r24
 24c:	20 83       	st	Z, r18

0000024e <.Loc.41>:

    //H-brug pinnen LOW
    PORT &= ~(1 << PEN1);
 24e:	88 e2       	ldi	r24, 0x28	; 40
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	fc 01       	movw	r30, r24
 254:	20 81       	ld	r18, Z

00000256 <.Loc.42>:
 256:	88 e2       	ldi	r24, 0x28	; 40
 258:	90 e0       	ldi	r25, 0x00	; 0

0000025a <.Loc.43>:
 25a:	2f 77       	andi	r18, 0x7F	; 127
 25c:	fc 01       	movw	r30, r24
 25e:	20 83       	st	Z, r18

00000260 <.Loc.44>:
	PORT &= ~(1 << PIN11);
 260:	88 e2       	ldi	r24, 0x28	; 40
 262:	90 e0       	ldi	r25, 0x00	; 0
 264:	fc 01       	movw	r30, r24
 266:	20 81       	ld	r18, Z

00000268 <.Loc.45>:
 268:	88 e2       	ldi	r24, 0x28	; 40
 26a:	90 e0       	ldi	r25, 0x00	; 0

0000026c <.Loc.46>:
 26c:	2f 7b       	andi	r18, 0xBF	; 191
 26e:	fc 01       	movw	r30, r24
 270:	20 83       	st	Z, r18

00000272 <.Loc.47>:
	PORT &= ~(1 << PIN12);
 272:	88 e2       	ldi	r24, 0x28	; 40
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	fc 01       	movw	r30, r24
 278:	20 81       	ld	r18, Z

0000027a <.Loc.48>:
 27a:	88 e2       	ldi	r24, 0x28	; 40
 27c:	90 e0       	ldi	r25, 0x00	; 0

0000027e <.Loc.49>:
 27e:	2f 7d       	andi	r18, 0xDF	; 223
 280:	fc 01       	movw	r30, r24
 282:	20 83       	st	Z, r18

00000284 <.Loc.50>:
	PORT &= ~(1 << PIN21);
 284:	88 e2       	ldi	r24, 0x28	; 40
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	fc 01       	movw	r30, r24
 28a:	20 81       	ld	r18, Z

0000028c <.Loc.51>:
 28c:	88 e2       	ldi	r24, 0x28	; 40
 28e:	90 e0       	ldi	r25, 0x00	; 0

00000290 <.Loc.52>:
 290:	2f 7e       	andi	r18, 0xEF	; 239
 292:	fc 01       	movw	r30, r24
 294:	20 83       	st	Z, r18

00000296 <.Loc.53>:
	PORT &= ~(1 << PIN22);
 296:	88 e2       	ldi	r24, 0x28	; 40
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	fc 01       	movw	r30, r24
 29c:	20 81       	ld	r18, Z

0000029e <.Loc.54>:
 29e:	88 e2       	ldi	r24, 0x28	; 40
 2a0:	90 e0       	ldi	r25, 0x00	; 0

000002a2 <.Loc.55>:
 2a2:	27 7f       	andi	r18, 0xF7	; 247
 2a4:	fc 01       	movw	r30, r24
 2a6:	20 83       	st	Z, r18

000002a8 <.Loc.56>:
	PORT &= ~(1 << PEN2);
 2a8:	88 e2       	ldi	r24, 0x28	; 40
 2aa:	90 e0       	ldi	r25, 0x00	; 0
 2ac:	fc 01       	movw	r30, r24
 2ae:	20 81       	ld	r18, Z

000002b0 <.Loc.57>:
 2b0:	88 e2       	ldi	r24, 0x28	; 40
 2b2:	90 e0       	ldi	r25, 0x00	; 0

000002b4 <.Loc.58>:
 2b4:	2b 7f       	andi	r18, 0xFB	; 251
 2b6:	fc 01       	movw	r30, r24
 2b8:	20 83       	st	Z, r18

000002ba <.Loc.59>:
}
 2ba:	00 00       	nop
 2bc:	df 91       	pop	r29
 2be:	cf 91       	pop	r28
 2c0:	08 95       	ret

000002c2 <__vector_1>:

ISR(INT0_vect)
{
 2c2:	1f 92       	push	r1
 2c4:	0f 92       	push	r0
 2c6:	0f b6       	in	r0, 0x3f	; 63
 2c8:	0f 92       	push	r0
 2ca:	11 24       	eor	r1, r1
 2cc:	0b b6       	in	r0, 0x3b	; 59
 2ce:	0f 92       	push	r0
 2d0:	2f 93       	push	r18
 2d2:	8f 93       	push	r24
 2d4:	9f 93       	push	r25
 2d6:	ef 93       	push	r30
 2d8:	ff 93       	push	r31
 2da:	cf 93       	push	r28
 2dc:	df 93       	push	r29
 2de:	cd b7       	in	r28, 0x3d	; 61
 2e0:	de b7       	in	r29, 0x3e	; 62

000002e2 <.Loc.61>:
    if(rechtsteller == 1)
 2e2:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <rechtsteller>
 2e6:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <rechtsteller+0x1>

000002ea <.Loc.62>:
 2ea:	81 30       	cpi	r24, 0x01	; 1
 2ec:	91 05       	cpc	r25, r1
 2ee:	b1 f4       	brne	.+44     	; 0x31c <.L3>

000002f0 <.Loc.63>:
    {
        TCCR1B = 0;
 2f0:	81 e8       	ldi	r24, 0x81	; 129
 2f2:	90 e0       	ldi	r25, 0x00	; 0

000002f4 <.Loc.64>:
 2f4:	fc 01       	movw	r30, r24
 2f6:	10 82       	st	Z, r1

000002f8 <.Loc.65>:
        pulsrechts = TCNT1;
 2f8:	84 e8       	ldi	r24, 0x84	; 132
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	fc 01       	movw	r30, r24
 2fe:	80 81       	ld	r24, Z
 300:	91 81       	ldd	r25, Z+1	; 0x01

00000302 <.Loc.66>:
 302:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <pulsrechts+0x1>
 306:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <pulsrechts>

0000030a <.Loc.67>:
        TCNT1 = 0;
 30a:	84 e8       	ldi	r24, 0x84	; 132
 30c:	90 e0       	ldi	r25, 0x00	; 0

0000030e <.Loc.68>:
 30e:	fc 01       	movw	r30, r24
 310:	11 82       	std	Z+1, r1	; 0x01
 312:	10 82       	st	Z, r1

00000314 <.Loc.69>:
        rechtsteller = 0;
 314:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <rechtsteller+0x1>
 318:	10 92 02 02 	sts	0x0202, r1	; 0x800202 <rechtsteller>

0000031c <.L3>:
    }
    if(rechtsteller == 0)
 31c:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <rechtsteller>
 320:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <rechtsteller+0x1>

00000324 <.Loc.71>:
 324:	00 97       	sbiw	r24, 0x00	; 0
 326:	79 f4       	brne	.+30     	; 0x346 <.L5>

00000328 <.Loc.72>:
    {
        TCCR1B |= (1<<CS10);
 328:	81 e8       	ldi	r24, 0x81	; 129
 32a:	90 e0       	ldi	r25, 0x00	; 0
 32c:	fc 01       	movw	r30, r24
 32e:	20 81       	ld	r18, Z
 330:	81 e8       	ldi	r24, 0x81	; 129
 332:	90 e0       	ldi	r25, 0x00	; 0

00000334 <.Loc.73>:
 334:	21 60       	ori	r18, 0x01	; 1
 336:	fc 01       	movw	r30, r24
 338:	20 83       	st	Z, r18

0000033a <.Loc.74>:
        rechtsteller = 1;
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	90 e0       	ldi	r25, 0x00	; 0
 33e:	90 93 03 02 	sts	0x0203, r25	; 0x800203 <rechtsteller+0x1>
 342:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <rechtsteller>

00000346 <.L5>:
    }
}
 346:	00 00       	nop
 348:	df 91       	pop	r29
 34a:	cf 91       	pop	r28
 34c:	ff 91       	pop	r31
 34e:	ef 91       	pop	r30
 350:	9f 91       	pop	r25
 352:	8f 91       	pop	r24
 354:	2f 91       	pop	r18
 356:	0f 90       	pop	r0
 358:	0b be       	out	0x3b, r0	; 59
 35a:	0f 90       	pop	r0
 35c:	0f be       	out	0x3f, r0	; 63
 35e:	0f 90       	pop	r0
 360:	1f 90       	pop	r1
 362:	18 95       	reti

00000364 <__vector_2>:

ISR(INT1_vect)
{
 364:	1f 92       	push	r1
 366:	0f 92       	push	r0
 368:	0f b6       	in	r0, 0x3f	; 63
 36a:	0f 92       	push	r0
 36c:	11 24       	eor	r1, r1
 36e:	0b b6       	in	r0, 0x3b	; 59
 370:	0f 92       	push	r0
 372:	2f 93       	push	r18
 374:	8f 93       	push	r24
 376:	9f 93       	push	r25
 378:	ef 93       	push	r30
 37a:	ff 93       	push	r31
 37c:	cf 93       	push	r28
 37e:	df 93       	push	r29
 380:	cd b7       	in	r28, 0x3d	; 61
 382:	de b7       	in	r29, 0x3e	; 62

00000384 <.Loc.77>:
    if(linksteller == 1)
 384:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <linksteller>
 388:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <linksteller+0x1>

0000038c <.Loc.78>:
 38c:	81 30       	cpi	r24, 0x01	; 1
 38e:	91 05       	cpc	r25, r1
 390:	b1 f4       	brne	.+44     	; 0x3be <.L7>

00000392 <.Loc.79>:
    {
        TCCR3B = 0;
 392:	81 e9       	ldi	r24, 0x91	; 145
 394:	90 e0       	ldi	r25, 0x00	; 0

00000396 <.Loc.80>:
 396:	fc 01       	movw	r30, r24
 398:	10 82       	st	Z, r1

0000039a <.Loc.81>:
        pulslinks = TCNT3;
 39a:	84 e9       	ldi	r24, 0x94	; 148
 39c:	90 e0       	ldi	r25, 0x00	; 0
 39e:	fc 01       	movw	r30, r24
 3a0:	80 81       	ld	r24, Z
 3a2:	91 81       	ldd	r25, Z+1	; 0x01

000003a4 <.Loc.82>:
 3a4:	90 93 05 02 	sts	0x0205, r25	; 0x800205 <pulslinks+0x1>
 3a8:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <pulslinks>

000003ac <.Loc.83>:
        TCNT3 = 0;
 3ac:	84 e9       	ldi	r24, 0x94	; 148
 3ae:	90 e0       	ldi	r25, 0x00	; 0

000003b0 <.Loc.84>:
 3b0:	fc 01       	movw	r30, r24
 3b2:	11 82       	std	Z+1, r1	; 0x01
 3b4:	10 82       	st	Z, r1

000003b6 <.Loc.85>:
        linksteller = 0;
 3b6:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <linksteller+0x1>
 3ba:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <linksteller>

000003be <.L7>:
    }
    if(linksteller == 0)
 3be:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <linksteller>
 3c2:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <linksteller+0x1>

000003c6 <.Loc.87>:
 3c6:	00 97       	sbiw	r24, 0x00	; 0
 3c8:	79 f4       	brne	.+30     	; 0x3e8 <.L9>

000003ca <.Loc.88>:
    {
        TCCR3B |= (1<<CS30);
 3ca:	81 e9       	ldi	r24, 0x91	; 145
 3cc:	90 e0       	ldi	r25, 0x00	; 0
 3ce:	fc 01       	movw	r30, r24
 3d0:	20 81       	ld	r18, Z
 3d2:	81 e9       	ldi	r24, 0x91	; 145
 3d4:	90 e0       	ldi	r25, 0x00	; 0

000003d6 <.Loc.89>:
 3d6:	21 60       	ori	r18, 0x01	; 1
 3d8:	fc 01       	movw	r30, r24
 3da:	20 83       	st	Z, r18

000003dc <.Loc.90>:
        linksteller = 1;
 3dc:	81 e0       	ldi	r24, 0x01	; 1
 3de:	90 e0       	ldi	r25, 0x00	; 0
 3e0:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <linksteller+0x1>
 3e4:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <linksteller>

000003e8 <.L9>:
    }
}
 3e8:	00 00       	nop
 3ea:	df 91       	pop	r29
 3ec:	cf 91       	pop	r28
 3ee:	ff 91       	pop	r31
 3f0:	ef 91       	pop	r30
 3f2:	9f 91       	pop	r25
 3f4:	8f 91       	pop	r24
 3f6:	2f 91       	pop	r18
 3f8:	0f 90       	pop	r0
 3fa:	0b be       	out	0x3b, r0	; 59
 3fc:	0f 90       	pop	r0
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	0f 90       	pop	r0
 402:	1f 90       	pop	r1
 404:	18 95       	reti

00000406 <__vector_23>:

//H-brug PWM rechts
ISR(TIMER0_OVF_vect)
{
 406:	1f 92       	push	r1
 408:	0f 92       	push	r0
 40a:	0f b6       	in	r0, 0x3f	; 63
 40c:	0f 92       	push	r0
 40e:	11 24       	eor	r1, r1
 410:	0b b6       	in	r0, 0x3b	; 59
 412:	0f 92       	push	r0
 414:	2f 93       	push	r18
 416:	3f 93       	push	r19
 418:	8f 93       	push	r24
 41a:	9f 93       	push	r25
 41c:	ef 93       	push	r30
 41e:	ff 93       	push	r31
 420:	cf 93       	push	r28
 422:	df 93       	push	r29
 424:	cd b7       	in	r28, 0x3d	; 61
 426:	de b7       	in	r29, 0x3e	; 62

00000428 <.Loc.93>:
    PORT ^= (1 << PEN1);
 428:	88 e2       	ldi	r24, 0x28	; 40
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	fc 01       	movw	r30, r24
 42e:	30 81       	ld	r19, Z
 430:	88 e2       	ldi	r24, 0x28	; 40
 432:	90 e0       	ldi	r25, 0x00	; 0

00000434 <.Loc.94>:
 434:	20 e8       	ldi	r18, 0x80	; 128
 436:	23 27       	eor	r18, r19
 438:	fc 01       	movw	r30, r24
 43a:	20 83       	st	Z, r18

0000043c <.Loc.95>:

}
 43c:	00 00       	nop
 43e:	df 91       	pop	r29
 440:	cf 91       	pop	r28
 442:	ff 91       	pop	r31
 444:	ef 91       	pop	r30
 446:	9f 91       	pop	r25
 448:	8f 91       	pop	r24
 44a:	3f 91       	pop	r19
 44c:	2f 91       	pop	r18
 44e:	0f 90       	pop	r0
 450:	0b be       	out	0x3b, r0	; 59
 452:	0f 90       	pop	r0
 454:	0f be       	out	0x3f, r0	; 63
 456:	0f 90       	pop	r0
 458:	1f 90       	pop	r1
 45a:	18 95       	reti

0000045c <__vector_21>:
//H-brug PWM rechts
ISR(TIMER0_COMPA_vect)
{
 45c:	1f 92       	push	r1
 45e:	0f 92       	push	r0
 460:	0f b6       	in	r0, 0x3f	; 63
 462:	0f 92       	push	r0
 464:	11 24       	eor	r1, r1
 466:	0b b6       	in	r0, 0x3b	; 59
 468:	0f 92       	push	r0
 46a:	2f 93       	push	r18
 46c:	8f 93       	push	r24
 46e:	9f 93       	push	r25
 470:	ef 93       	push	r30
 472:	ff 93       	push	r31
 474:	cf 93       	push	r28
 476:	df 93       	push	r29
 478:	cd b7       	in	r28, 0x3d	; 61
 47a:	de b7       	in	r29, 0x3e	; 62

0000047c <.Loc.97>:
    PORT |= (1 << PEN1);
 47c:	88 e2       	ldi	r24, 0x28	; 40
 47e:	90 e0       	ldi	r25, 0x00	; 0
 480:	fc 01       	movw	r30, r24
 482:	20 81       	ld	r18, Z
 484:	88 e2       	ldi	r24, 0x28	; 40
 486:	90 e0       	ldi	r25, 0x00	; 0

00000488 <.Loc.98>:
 488:	20 68       	ori	r18, 0x80	; 128
 48a:	fc 01       	movw	r30, r24
 48c:	20 83       	st	Z, r18

0000048e <.Loc.99>:
}
 48e:	00 00       	nop
 490:	df 91       	pop	r29
 492:	cf 91       	pop	r28
 494:	ff 91       	pop	r31
 496:	ef 91       	pop	r30
 498:	9f 91       	pop	r25
 49a:	8f 91       	pop	r24
 49c:	2f 91       	pop	r18
 49e:	0f 90       	pop	r0
 4a0:	0b be       	out	0x3b, r0	; 59
 4a2:	0f 90       	pop	r0
 4a4:	0f be       	out	0x3f, r0	; 63
 4a6:	0f 90       	pop	r0
 4a8:	1f 90       	pop	r1
 4aa:	18 95       	reti

000004ac <__vector_45>:

//H-brug PWM links
ISR(TIMER4_OVF_vect)
{
 4ac:	1f 92       	push	r1
 4ae:	0f 92       	push	r0
 4b0:	0f b6       	in	r0, 0x3f	; 63
 4b2:	0f 92       	push	r0
 4b4:	11 24       	eor	r1, r1
 4b6:	0b b6       	in	r0, 0x3b	; 59
 4b8:	0f 92       	push	r0
 4ba:	2f 93       	push	r18
 4bc:	3f 93       	push	r19
 4be:	8f 93       	push	r24
 4c0:	9f 93       	push	r25
 4c2:	ef 93       	push	r30
 4c4:	ff 93       	push	r31
 4c6:	cf 93       	push	r28
 4c8:	df 93       	push	r29
 4ca:	cd b7       	in	r28, 0x3d	; 61
 4cc:	de b7       	in	r29, 0x3e	; 62

000004ce <.Loc.101>:
    PORT ^= (1 << PEN2);
 4ce:	88 e2       	ldi	r24, 0x28	; 40
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	fc 01       	movw	r30, r24
 4d4:	30 81       	ld	r19, Z
 4d6:	88 e2       	ldi	r24, 0x28	; 40
 4d8:	90 e0       	ldi	r25, 0x00	; 0

000004da <.Loc.102>:
 4da:	24 e0       	ldi	r18, 0x04	; 4
 4dc:	23 27       	eor	r18, r19
 4de:	fc 01       	movw	r30, r24
 4e0:	20 83       	st	Z, r18

000004e2 <.Loc.103>:
}
 4e2:	00 00       	nop
 4e4:	df 91       	pop	r29
 4e6:	cf 91       	pop	r28
 4e8:	ff 91       	pop	r31
 4ea:	ef 91       	pop	r30
 4ec:	9f 91       	pop	r25
 4ee:	8f 91       	pop	r24
 4f0:	3f 91       	pop	r19
 4f2:	2f 91       	pop	r18
 4f4:	0f 90       	pop	r0
 4f6:	0b be       	out	0x3b, r0	; 59
 4f8:	0f 90       	pop	r0
 4fa:	0f be       	out	0x3f, r0	; 63
 4fc:	0f 90       	pop	r0
 4fe:	1f 90       	pop	r1
 500:	18 95       	reti

00000502 <__vector_42>:
//H-brug PWM links
ISR(TIMER4_COMPA_vect)
{
 502:	1f 92       	push	r1
 504:	0f 92       	push	r0
 506:	0f b6       	in	r0, 0x3f	; 63
 508:	0f 92       	push	r0
 50a:	11 24       	eor	r1, r1
 50c:	0b b6       	in	r0, 0x3b	; 59
 50e:	0f 92       	push	r0
 510:	2f 93       	push	r18
 512:	8f 93       	push	r24
 514:	9f 93       	push	r25
 516:	ef 93       	push	r30
 518:	ff 93       	push	r31
 51a:	cf 93       	push	r28
 51c:	df 93       	push	r29
 51e:	cd b7       	in	r28, 0x3d	; 61
 520:	de b7       	in	r29, 0x3e	; 62

00000522 <.Loc.105>:
    PORT |= (1 << PEN2);
 522:	88 e2       	ldi	r24, 0x28	; 40
 524:	90 e0       	ldi	r25, 0x00	; 0
 526:	fc 01       	movw	r30, r24
 528:	20 81       	ld	r18, Z
 52a:	88 e2       	ldi	r24, 0x28	; 40
 52c:	90 e0       	ldi	r25, 0x00	; 0

0000052e <.Loc.106>:
 52e:	24 60       	ori	r18, 0x04	; 4
 530:	fc 01       	movw	r30, r24
 532:	20 83       	st	Z, r18

00000534 <.Loc.107>:
}
 534:	00 00       	nop
 536:	df 91       	pop	r29
 538:	cf 91       	pop	r28
 53a:	ff 91       	pop	r31
 53c:	ef 91       	pop	r30
 53e:	9f 91       	pop	r25
 540:	8f 91       	pop	r24
 542:	2f 91       	pop	r18
 544:	0f 90       	pop	r0
 546:	0b be       	out	0x3b, r0	; 59
 548:	0f 90       	pop	r0
 54a:	0f be       	out	0x3f, r0	; 63
 54c:	0f 90       	pop	r0
 54e:	1f 90       	pop	r1
 550:	18 95       	reti

00000552 <main>:

int main(void)
{
 552:	cf 93       	push	r28
 554:	df 93       	push	r29
 556:	cd b7       	in	r28, 0x3d	; 61
 558:	de b7       	in	r29, 0x3e	; 62
 55a:	c4 57       	subi	r28, 0x74	; 116
 55c:	d1 09       	sbc	r29, r1
 55e:	0f b6       	in	r0, 0x3f	; 63
 560:	f8 94       	cli
 562:	de bf       	out	0x3e, r29	; 62
 564:	0f be       	out	0x3f, r0	; 63
 566:	cd bf       	out	0x3d, r28	; 61

00000568 <.Loc.109>:
    initding();
 568:	0e 94 88 00 	call	0x110	; 0x110 <initding>

0000056c <.Loc.110>:
    sei();
 56c:	78 94       	sei

0000056e <.Loc.111>:

    h_bridger_set_percentage(10);
 56e:	8a e0       	ldi	r24, 0x0A	; 10
 570:	90 e0       	ldi	r25, 0x00	; 0
 572:	0e 94 a5 05 	call	0xb4a	; 0xb4a <h_bridger_set_percentage>

00000576 <.Loc.112>:
    h_bridgel_set_percentage(10);
 576:	8a e0       	ldi	r24, 0x0A	; 10
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	0e 94 cd 05 	call	0xb9a	; 0xb9a <h_bridgel_set_percentage>

0000057e <.Loc.113>:

    int lengterechts = 0;
 57e:	1a 82       	std	Y+2, r1	; 0x02
 580:	19 82       	std	Y+1, r1	; 0x01

00000582 <.Loc.114>:
    int lengtelinks = 0;
 582:	1c 82       	std	Y+4, r1	; 0x04
 584:	1b 82       	std	Y+3, r1	; 0x03

00000586 <.L36>:
            PORT |= (1 << PIN12);
            PORT &= ~(1 << PIN11);
            PORT |= (1 << PIN22);
            PORT &= ~(1 << PIN21);
*/
        lengterechts = pulsrechts * 0.01071875;
 586:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <pulsrechts>
 58a:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <pulsrechts+0x1>
 58e:	9c 01       	movw	r18, r24
 590:	99 0f       	add	r25, r25
 592:	44 0b       	sbc	r20, r20
 594:	55 0b       	sbc	r21, r21
 596:	29 af       	std	Y+57, r18	; 0x39
 598:	3a af       	std	Y+58, r19	; 0x3a
 59a:	4b af       	std	Y+59, r20	; 0x3b
 59c:	5c af       	std	Y+60, r21	; 0x3c
 59e:	69 ad       	ldd	r22, Y+57	; 0x39
 5a0:	7a ad       	ldd	r23, Y+58	; 0x3a
 5a2:	8b ad       	ldd	r24, Y+59	; 0x3b
 5a4:	9c ad       	ldd	r25, Y+60	; 0x3c
 5a6:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__floatsisf>
 5aa:	6d a3       	std	Y+37, r22	; 0x25
 5ac:	7e a3       	std	Y+38, r23	; 0x26
 5ae:	8f a3       	std	Y+39, r24	; 0x27
 5b0:	98 a7       	std	Y+40, r25	; 0x28
 5b2:	22 eb       	ldi	r18, 0xB2	; 178
 5b4:	3d e9       	ldi	r19, 0x9D	; 157
 5b6:	4f e2       	ldi	r20, 0x2F	; 47
 5b8:	5c e3       	ldi	r21, 0x3C	; 60
 5ba:	6d a1       	ldd	r22, Y+37	; 0x25
 5bc:	7e a1       	ldd	r23, Y+38	; 0x26
 5be:	8f a1       	ldd	r24, Y+39	; 0x27
 5c0:	98 a5       	ldd	r25, Y+40	; 0x28
 5c2:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 5c6:	21 96       	adiw	r28, 0x01	; 1
 5c8:	6c af       	std	Y+60, r22	; 0x3c
 5ca:	7d af       	std	Y+61, r23	; 0x3d
 5cc:	8e af       	std	Y+62, r24	; 0x3e
 5ce:	9f af       	std	Y+63, r25	; 0x3f
 5d0:	21 97       	sbiw	r28, 0x01	; 1
 5d2:	21 96       	adiw	r28, 0x01	; 1
 5d4:	8c ad       	ldd	r24, Y+60	; 0x3c
 5d6:	9d ad       	ldd	r25, Y+61	; 0x3d
 5d8:	ae ad       	ldd	r26, Y+62	; 0x3e
 5da:	bf ad       	ldd	r27, Y+63	; 0x3f
 5dc:	21 97       	sbiw	r28, 0x01	; 1
 5de:	89 a7       	std	Y+41, r24	; 0x29
 5e0:	9a a7       	std	Y+42, r25	; 0x2a
 5e2:	ab a7       	std	Y+43, r26	; 0x2b
 5e4:	bc a7       	std	Y+44, r27	; 0x2c

000005e6 <.Loc.116>:
 5e6:	69 a5       	ldd	r22, Y+41	; 0x29
 5e8:	7a a5       	ldd	r23, Y+42	; 0x2a
 5ea:	8b a5       	ldd	r24, Y+43	; 0x2b
 5ec:	9c a5       	ldd	r25, Y+44	; 0x2c
 5ee:	0e 94 95 06 	call	0xd2a	; 0xd2a <__fixsfsi>
 5f2:	25 96       	adiw	r28, 0x05	; 5
 5f4:	6c af       	std	Y+60, r22	; 0x3c
 5f6:	7d af       	std	Y+61, r23	; 0x3d
 5f8:	8e af       	std	Y+62, r24	; 0x3e
 5fa:	9f af       	std	Y+63, r25	; 0x3f
 5fc:	25 97       	sbiw	r28, 0x05	; 5
 5fe:	23 96       	adiw	r28, 0x03	; 3
 600:	ae ad       	ldd	r26, Y+62	; 0x3e
 602:	bf ad       	ldd	r27, Y+63	; 0x3f
 604:	23 97       	sbiw	r28, 0x03	; 3
 606:	ba 83       	std	Y+2, r27	; 0x02
 608:	a9 83       	std	Y+1, r26	; 0x01

0000060a <.Loc.117>:
        lengtelinks = pulslinks * 0.01071875;
 60a:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <pulslinks>
 60e:	90 91 05 02 	lds	r25, 0x0205	; 0x800205 <pulslinks+0x1>
 612:	9c 01       	movw	r18, r24
 614:	99 0f       	add	r25, r25
 616:	44 0b       	sbc	r20, r20
 618:	55 0b       	sbc	r21, r21
 61a:	29 96       	adiw	r28, 0x09	; 9
 61c:	2c af       	std	Y+60, r18	; 0x3c
 61e:	3d af       	std	Y+61, r19	; 0x3d
 620:	4e af       	std	Y+62, r20	; 0x3e
 622:	5f af       	std	Y+63, r21	; 0x3f
 624:	29 97       	sbiw	r28, 0x09	; 9
 626:	29 96       	adiw	r28, 0x09	; 9
 628:	6c ad       	ldd	r22, Y+60	; 0x3c
 62a:	7d ad       	ldd	r23, Y+61	; 0x3d
 62c:	8e ad       	ldd	r24, Y+62	; 0x3e
 62e:	9f ad       	ldd	r25, Y+63	; 0x3f
 630:	29 97       	sbiw	r28, 0x09	; 9
 632:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__floatsisf>
 636:	6d a7       	std	Y+45, r22	; 0x2d
 638:	7e a7       	std	Y+46, r23	; 0x2e
 63a:	8f a7       	std	Y+47, r24	; 0x2f
 63c:	98 ab       	std	Y+48, r25	; 0x30
 63e:	22 eb       	ldi	r18, 0xB2	; 178
 640:	3d e9       	ldi	r19, 0x9D	; 157
 642:	4f e2       	ldi	r20, 0x2F	; 47
 644:	5c e3       	ldi	r21, 0x3C	; 60
 646:	6d a5       	ldd	r22, Y+45	; 0x2d
 648:	7e a5       	ldd	r23, Y+46	; 0x2e
 64a:	8f a5       	ldd	r24, Y+47	; 0x2f
 64c:	98 a9       	ldd	r25, Y+48	; 0x30
 64e:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 652:	2d 96       	adiw	r28, 0x0d	; 13
 654:	6c af       	std	Y+60, r22	; 0x3c
 656:	7d af       	std	Y+61, r23	; 0x3d
 658:	8e af       	std	Y+62, r24	; 0x3e
 65a:	9f af       	std	Y+63, r25	; 0x3f
 65c:	2d 97       	sbiw	r28, 0x0d	; 13
 65e:	2d 96       	adiw	r28, 0x0d	; 13
 660:	8c ad       	ldd	r24, Y+60	; 0x3c
 662:	9d ad       	ldd	r25, Y+61	; 0x3d
 664:	ae ad       	ldd	r26, Y+62	; 0x3e
 666:	bf ad       	ldd	r27, Y+63	; 0x3f
 668:	2d 97       	sbiw	r28, 0x0d	; 13
 66a:	89 ab       	std	Y+49, r24	; 0x31
 66c:	9a ab       	std	Y+50, r25	; 0x32
 66e:	ab ab       	std	Y+51, r26	; 0x33
 670:	bc ab       	std	Y+52, r27	; 0x34

00000672 <.Loc.118>:
 672:	69 a9       	ldd	r22, Y+49	; 0x31
 674:	7a a9       	ldd	r23, Y+50	; 0x32
 676:	8b a9       	ldd	r24, Y+51	; 0x33
 678:	9c a9       	ldd	r25, Y+52	; 0x34
 67a:	0e 94 95 06 	call	0xd2a	; 0xd2a <__fixsfsi>
 67e:	61 96       	adiw	r28, 0x11	; 17
 680:	6c af       	std	Y+60, r22	; 0x3c
 682:	7d af       	std	Y+61, r23	; 0x3d
 684:	8e af       	std	Y+62, r24	; 0x3e
 686:	9f af       	std	Y+63, r25	; 0x3f
 688:	61 97       	sbiw	r28, 0x11	; 17
 68a:	2f 96       	adiw	r28, 0x0f	; 15
 68c:	ae ad       	ldd	r26, Y+62	; 0x3e
 68e:	bf ad       	ldd	r27, Y+63	; 0x3f
 690:	2f 97       	sbiw	r28, 0x0f	; 15
 692:	bc 83       	std	Y+4, r27	; 0x04
 694:	ab 83       	std	Y+3, r26	; 0x03

00000696 <.Loc.119>:

        PORTB |= (1<<PB4);
 696:	85 e2       	ldi	r24, 0x25	; 37
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	fc 01       	movw	r30, r24
 69c:	20 81       	ld	r18, Z
 69e:	85 e2       	ldi	r24, 0x25	; 37
 6a0:	90 e0       	ldi	r25, 0x00	; 0

000006a2 <.Loc.120>:
 6a2:	20 61       	ori	r18, 0x10	; 16
 6a4:	dc 01       	movw	r26, r24
 6a6:	2c 93       	st	X, r18

000006a8 <.Loc.121>:
        PORTB |= (1<<PB5);
 6a8:	85 e2       	ldi	r24, 0x25	; 37
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	fc 01       	movw	r30, r24
 6ae:	20 81       	ld	r18, Z
 6b0:	85 e2       	ldi	r24, 0x25	; 37
 6b2:	90 e0       	ldi	r25, 0x00	; 0

000006b4 <.Loc.122>:
 6b4:	20 62       	ori	r18, 0x20	; 32
 6b6:	dc 01       	movw	r26, r24
 6b8:	2c 93       	st	X, r18
 6ba:	80 e0       	ldi	r24, 0x00	; 0
 6bc:	90 e0       	ldi	r25, 0x00	; 0
 6be:	a0 e7       	ldi	r26, 0x70	; 112
 6c0:	b1 e4       	ldi	r27, 0x41	; 65
 6c2:	8d 83       	std	Y+5, r24	; 0x05
 6c4:	9e 83       	std	Y+6, r25	; 0x06
 6c6:	af 83       	std	Y+7, r26	; 0x07
 6c8:	b8 87       	std	Y+8, r27	; 0x08

000006ca <.LBB30>:
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
 6ca:	2b ea       	ldi	r18, 0xAB	; 171
 6cc:	3a ea       	ldi	r19, 0xAA	; 170
 6ce:	4a ea       	ldi	r20, 0xAA	; 170
 6d0:	50 e4       	ldi	r21, 0x40	; 64
 6d2:	6d 81       	ldd	r22, Y+5	; 0x05
 6d4:	7e 81       	ldd	r23, Y+6	; 0x06
 6d6:	8f 81       	ldd	r24, Y+7	; 0x07
 6d8:	98 85       	ldd	r25, Y+8	; 0x08
 6da:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 6de:	65 96       	adiw	r28, 0x15	; 21
 6e0:	6c af       	std	Y+60, r22	; 0x3c
 6e2:	7d af       	std	Y+61, r23	; 0x3d
 6e4:	8e af       	std	Y+62, r24	; 0x3e
 6e6:	9f af       	std	Y+63, r25	; 0x3f
 6e8:	65 97       	sbiw	r28, 0x15	; 21
 6ea:	65 96       	adiw	r28, 0x15	; 21
 6ec:	2c ad       	ldd	r18, Y+60	; 0x3c
 6ee:	3d ad       	ldd	r19, Y+61	; 0x3d
 6f0:	4e ad       	ldd	r20, Y+62	; 0x3e
 6f2:	5f ad       	ldd	r21, Y+63	; 0x3f
 6f4:	65 97       	sbiw	r28, 0x15	; 21
 6f6:	29 87       	std	Y+9, r18	; 0x09
 6f8:	3a 87       	std	Y+10, r19	; 0x0a
 6fa:	4b 87       	std	Y+11, r20	; 0x0b
 6fc:	5c 87       	std	Y+12, r21	; 0x0c

000006fe <.Loc.124>:
	__tmp2 = ((F_CPU) / 4e6) * __us;
 6fe:	20 e0       	ldi	r18, 0x00	; 0
 700:	30 e0       	ldi	r19, 0x00	; 0
 702:	40 e8       	ldi	r20, 0x80	; 128
 704:	50 e4       	ldi	r21, 0x40	; 64
 706:	6d 81       	ldd	r22, Y+5	; 0x05
 708:	7e 81       	ldd	r23, Y+6	; 0x06
 70a:	8f 81       	ldd	r24, Y+7	; 0x07
 70c:	98 85       	ldd	r25, Y+8	; 0x08
 70e:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 712:	69 96       	adiw	r28, 0x19	; 25
 714:	6c af       	std	Y+60, r22	; 0x3c
 716:	7d af       	std	Y+61, r23	; 0x3d
 718:	8e af       	std	Y+62, r24	; 0x3e
 71a:	9f af       	std	Y+63, r25	; 0x3f
 71c:	69 97       	sbiw	r28, 0x19	; 25
 71e:	69 96       	adiw	r28, 0x19	; 25
 720:	8c ad       	ldd	r24, Y+60	; 0x3c
 722:	9d ad       	ldd	r25, Y+61	; 0x3d
 724:	ae ad       	ldd	r26, Y+62	; 0x3e
 726:	bf ad       	ldd	r27, Y+63	; 0x3f
 728:	69 97       	sbiw	r28, 0x19	; 25
 72a:	8d 87       	std	Y+13, r24	; 0x0d
 72c:	9e 87       	std	Y+14, r25	; 0x0e
 72e:	af 87       	std	Y+15, r26	; 0x0f
 730:	b8 8b       	std	Y+16, r27	; 0x10

00000732 <.Loc.125>:
	if (__tmp < 1.0)
 732:	20 e0       	ldi	r18, 0x00	; 0
 734:	30 e0       	ldi	r19, 0x00	; 0
 736:	40 e8       	ldi	r20, 0x80	; 128
 738:	5f e3       	ldi	r21, 0x3F	; 63
 73a:	69 85       	ldd	r22, Y+9	; 0x09
 73c:	7a 85       	ldd	r23, Y+10	; 0x0a
 73e:	8b 85       	ldd	r24, Y+11	; 0x0b
 740:	9c 85       	ldd	r25, Y+12	; 0x0c
 742:	0e 94 1e 06 	call	0xc3c	; 0xc3c <__cmpsf2>
 746:	88 23       	and	r24, r24
 748:	1c f4       	brge	.+6      	; 0x750 <.L42>

0000074a <.Loc.126>:
		__ticks = 1;
 74a:	81 e0       	ldi	r24, 0x01	; 1
 74c:	89 8b       	std	Y+17, r24	; 0x11
 74e:	fb c0       	rjmp	.+502    	; 0x946 <.L17>

00000750 <.L42>:
	else if (__tmp2 > 65535)
 750:	20 e0       	ldi	r18, 0x00	; 0
 752:	3f ef       	ldi	r19, 0xFF	; 255
 754:	4f e7       	ldi	r20, 0x7F	; 127
 756:	57 e4       	ldi	r21, 0x47	; 71
 758:	6d 85       	ldd	r22, Y+13	; 0x0d
 75a:	7e 85       	ldd	r23, Y+14	; 0x0e
 75c:	8f 85       	ldd	r24, Y+15	; 0x0f
 75e:	98 89       	ldd	r25, Y+16	; 0x10
 760:	0e 94 7d 07 	call	0xefa	; 0xefa <__gesf2>
 764:	88 23       	and	r24, r24
 766:	09 f0       	breq	.+2      	; 0x76a <L0^A>

00000768 <L0^A>:
 768:	0c f4       	brge	.+2      	; 0x76c <.Loc.128>

0000076a <L0^A>:
 76a:	b2 c0       	rjmp	.+356    	; 0x8d0 <.L43>

0000076c <.Loc.128>:
	{
		_delay_ms(__us / 1000.0);
 76c:	20 e0       	ldi	r18, 0x00	; 0
 76e:	30 e0       	ldi	r19, 0x00	; 0
 770:	4a e7       	ldi	r20, 0x7A	; 122
 772:	54 e4       	ldi	r21, 0x44	; 68
 774:	6d 81       	ldd	r22, Y+5	; 0x05
 776:	7e 81       	ldd	r23, Y+6	; 0x06
 778:	8f 81       	ldd	r24, Y+7	; 0x07
 77a:	98 85       	ldd	r25, Y+8	; 0x08
 77c:	0e 94 23 06 	call	0xc46	; 0xc46 <__divsf3>
 780:	6d 96       	adiw	r28, 0x1d	; 29
 782:	6c af       	std	Y+60, r22	; 0x3c
 784:	7d af       	std	Y+61, r23	; 0x3d
 786:	8e af       	std	Y+62, r24	; 0x3e
 788:	9f af       	std	Y+63, r25	; 0x3f
 78a:	6d 97       	sbiw	r28, 0x1d	; 29
 78c:	6d 96       	adiw	r28, 0x1d	; 29
 78e:	8c ad       	ldd	r24, Y+60	; 0x3c
 790:	9d ad       	ldd	r25, Y+61	; 0x3d
 792:	ae ad       	ldd	r26, Y+62	; 0x3e
 794:	bf ad       	ldd	r27, Y+63	; 0x3f
 796:	6d 97       	sbiw	r28, 0x1d	; 29
 798:	8a 8b       	std	Y+18, r24	; 0x12
 79a:	9b 8b       	std	Y+19, r25	; 0x13
 79c:	ac 8b       	std	Y+20, r26	; 0x14
 79e:	bd 8b       	std	Y+21, r27	; 0x15

000007a0 <.LBB32>:
	__tmp = ((F_CPU) / 4e3) * __ms;
 7a0:	20 e0       	ldi	r18, 0x00	; 0
 7a2:	30 e0       	ldi	r19, 0x00	; 0
 7a4:	4a e7       	ldi	r20, 0x7A	; 122
 7a6:	55 e4       	ldi	r21, 0x45	; 69
 7a8:	6a 89       	ldd	r22, Y+18	; 0x12
 7aa:	7b 89       	ldd	r23, Y+19	; 0x13
 7ac:	8c 89       	ldd	r24, Y+20	; 0x14
 7ae:	9d 89       	ldd	r25, Y+21	; 0x15
 7b0:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 7b4:	a1 96       	adiw	r28, 0x21	; 33
 7b6:	6c af       	std	Y+60, r22	; 0x3c
 7b8:	7d af       	std	Y+61, r23	; 0x3d
 7ba:	8e af       	std	Y+62, r24	; 0x3e
 7bc:	9f af       	std	Y+63, r25	; 0x3f
 7be:	a1 97       	sbiw	r28, 0x21	; 33
 7c0:	a1 96       	adiw	r28, 0x21	; 33
 7c2:	2c ad       	ldd	r18, Y+60	; 0x3c
 7c4:	3d ad       	ldd	r19, Y+61	; 0x3d
 7c6:	4e ad       	ldd	r20, Y+62	; 0x3e
 7c8:	5f ad       	ldd	r21, Y+63	; 0x3f
 7ca:	a1 97       	sbiw	r28, 0x21	; 33
 7cc:	2e 8b       	std	Y+22, r18	; 0x16
 7ce:	3f 8b       	std	Y+23, r19	; 0x17
 7d0:	48 8f       	std	Y+24, r20	; 0x18
 7d2:	59 8f       	std	Y+25, r21	; 0x19

000007d4 <.Loc.130>:
	if (__tmp < 1.0)
 7d4:	20 e0       	ldi	r18, 0x00	; 0
 7d6:	30 e0       	ldi	r19, 0x00	; 0
 7d8:	40 e8       	ldi	r20, 0x80	; 128
 7da:	5f e3       	ldi	r21, 0x3F	; 63
 7dc:	6e 89       	ldd	r22, Y+22	; 0x16
 7de:	7f 89       	ldd	r23, Y+23	; 0x17
 7e0:	88 8d       	ldd	r24, Y+24	; 0x18
 7e2:	99 8d       	ldd	r25, Y+25	; 0x19
 7e4:	0e 94 1e 06 	call	0xc3c	; 0xc3c <__cmpsf2>
 7e8:	88 23       	and	r24, r24
 7ea:	2c f4       	brge	.+10     	; 0x7f6 <.L44>

000007ec <.Loc.131>:
		__ticks = 1;
 7ec:	81 e0       	ldi	r24, 0x01	; 1
 7ee:	90 e0       	ldi	r25, 0x00	; 0
 7f0:	9b 8f       	std	Y+27, r25	; 0x1b
 7f2:	8a 8f       	std	Y+26, r24	; 0x1a
 7f4:	62 c0       	rjmp	.+196    	; 0x8ba <.L22>

000007f6 <.L44>:
	else if (__tmp > 65535)
 7f6:	20 e0       	ldi	r18, 0x00	; 0
 7f8:	3f ef       	ldi	r19, 0xFF	; 255
 7fa:	4f e7       	ldi	r20, 0x7F	; 127
 7fc:	57 e4       	ldi	r21, 0x47	; 71
 7fe:	6e 89       	ldd	r22, Y+22	; 0x16
 800:	7f 89       	ldd	r23, Y+23	; 0x17
 802:	88 8d       	ldd	r24, Y+24	; 0x18
 804:	99 8d       	ldd	r25, Y+25	; 0x19
 806:	0e 94 7d 07 	call	0xefa	; 0xefa <__gesf2>
 80a:	88 23       	and	r24, r24
 80c:	09 f0       	breq	.+2      	; 0x810 <L0^A>

0000080e <L0^A>:
 80e:	0c f4       	brge	.+2      	; 0x812 <.Loc.133>

00000810 <L0^A>:
 810:	42 c0       	rjmp	.+132    	; 0x896 <.L45>

00000812 <.Loc.133>:
		__ticks = (uint16_t) (__ms * 10.0);
 812:	20 e0       	ldi	r18, 0x00	; 0
 814:	30 e0       	ldi	r19, 0x00	; 0
 816:	40 e2       	ldi	r20, 0x20	; 32
 818:	51 e4       	ldi	r21, 0x41	; 65
 81a:	6a 89       	ldd	r22, Y+18	; 0x12
 81c:	7b 89       	ldd	r23, Y+19	; 0x13
 81e:	8c 89       	ldd	r24, Y+20	; 0x14
 820:	9d 89       	ldd	r25, Y+21	; 0x15
 822:	0e 94 82 07 	call	0xf04	; 0xf04 <__mulsf3>
 826:	a5 96       	adiw	r28, 0x25	; 37
 828:	6c af       	std	Y+60, r22	; 0x3c
 82a:	7d af       	std	Y+61, r23	; 0x3d
 82c:	8e af       	std	Y+62, r24	; 0x3e
 82e:	9f af       	std	Y+63, r25	; 0x3f
 830:	a5 97       	sbiw	r28, 0x25	; 37
 832:	a5 96       	adiw	r28, 0x25	; 37
 834:	8c ad       	ldd	r24, Y+60	; 0x3c
 836:	9d ad       	ldd	r25, Y+61	; 0x3d
 838:	ae ad       	ldd	r26, Y+62	; 0x3e
 83a:	bf ad       	ldd	r27, Y+63	; 0x3f
 83c:	a5 97       	sbiw	r28, 0x25	; 37
 83e:	8d ab       	std	Y+53, r24	; 0x35
 840:	9e ab       	std	Y+54, r25	; 0x36
 842:	af ab       	std	Y+55, r26	; 0x37
 844:	b8 af       	std	Y+56, r27	; 0x38

00000846 <.Loc.134>:
 846:	6d a9       	ldd	r22, Y+53	; 0x35
 848:	7e a9       	ldd	r23, Y+54	; 0x36
 84a:	8f a9       	ldd	r24, Y+55	; 0x37
 84c:	98 ad       	ldd	r25, Y+56	; 0x38
 84e:	0e 94 9c 06 	call	0xd38	; 0xd38 <__fixunssfsi>
 852:	a9 96       	adiw	r28, 0x29	; 41
 854:	6c af       	std	Y+60, r22	; 0x3c
 856:	7d af       	std	Y+61, r23	; 0x3d
 858:	8e af       	std	Y+62, r24	; 0x3e
 85a:	9f af       	std	Y+63, r25	; 0x3f
 85c:	a9 97       	sbiw	r28, 0x29	; 41
 85e:	a7 96       	adiw	r28, 0x27	; 39
 860:	ae ad       	ldd	r26, Y+62	; 0x3e
 862:	bf ad       	ldd	r27, Y+63	; 0x3f
 864:	a7 97       	sbiw	r28, 0x27	; 39
 866:	bb 8f       	std	Y+27, r27	; 0x1b
 868:	aa 8f       	std	Y+26, r26	; 0x1a

0000086a <.Loc.135>:
		while(__ticks)
 86a:	10 c0       	rjmp	.+32     	; 0x88c <.L25>

0000086c <.L26>:
 86c:	80 e9       	ldi	r24, 0x90	; 144
 86e:	91 e0       	ldi	r25, 0x01	; 1
 870:	9d 8f       	std	Y+29, r25	; 0x1d
 872:	8c 8f       	std	Y+28, r24	; 0x1c

00000874 <.LBB34>:
		"sbc %B0,__zero_reg__"    "\n\t"
		"brne 1b"
		: "+d" (__count)
	);
#else
	__asm__ volatile (
 874:	8c 8d       	ldd	r24, Y+28	; 0x1c
 876:	9d 8d       	ldd	r25, Y+29	; 0x1d

00000878 <.L1^B1>:
 878:	01 97       	sbiw	r24, 0x01	; 1
 87a:	f1 f7       	brne	.-4      	; 0x878 <.L1^B1>
 87c:	9d 8f       	std	Y+29, r25	; 0x1d
 87e:	8c 8f       	std	Y+28, r24	; 0x1c

00000880 <.Loc.137>:
	...

00000882 <.LBE34>:
			__ticks --;
 882:	8a 8d       	ldd	r24, Y+26	; 0x1a
 884:	9b 8d       	ldd	r25, Y+27	; 0x1b
 886:	01 97       	sbiw	r24, 0x01	; 1
 888:	9b 8f       	std	Y+27, r25	; 0x1b
 88a:	8a 8f       	std	Y+26, r24	; 0x1a

0000088c <.L25>:
		while(__ticks)
 88c:	8a 8d       	ldd	r24, Y+26	; 0x1a
 88e:	9b 8d       	ldd	r25, Y+27	; 0x1b
 890:	00 97       	sbiw	r24, 0x00	; 0
 892:	61 f7       	brne	.-40     	; 0x86c <.L26>

00000894 <.Loc.140>:
		return;
 894:	58 c0       	rjmp	.+176    	; 0x946 <.L17>

00000896 <.L45>:
		__ticks = (uint16_t)__tmp;
 896:	6e 89       	ldd	r22, Y+22	; 0x16
 898:	7f 89       	ldd	r23, Y+23	; 0x17
 89a:	88 8d       	ldd	r24, Y+24	; 0x18
 89c:	99 8d       	ldd	r25, Y+25	; 0x19
 89e:	0e 94 9c 06 	call	0xd38	; 0xd38 <__fixunssfsi>
 8a2:	ad 96       	adiw	r28, 0x2d	; 45
 8a4:	6c af       	std	Y+60, r22	; 0x3c
 8a6:	7d af       	std	Y+61, r23	; 0x3d
 8a8:	8e af       	std	Y+62, r24	; 0x3e
 8aa:	9f af       	std	Y+63, r25	; 0x3f
 8ac:	ad 97       	sbiw	r28, 0x2d	; 45
 8ae:	ab 96       	adiw	r28, 0x2b	; 43
 8b0:	ee ad       	ldd	r30, Y+62	; 0x3e
 8b2:	ff ad       	ldd	r31, Y+63	; 0x3f
 8b4:	ab 97       	sbiw	r28, 0x2b	; 43
 8b6:	fb 8f       	std	Y+27, r31	; 0x1b
 8b8:	ea 8f       	std	Y+26, r30	; 0x1a

000008ba <.L22>:
 8ba:	8a 8d       	ldd	r24, Y+26	; 0x1a
 8bc:	9b 8d       	ldd	r25, Y+27	; 0x1b
 8be:	9f 8f       	std	Y+31, r25	; 0x1f
 8c0:	8e 8f       	std	Y+30, r24	; 0x1e

000008c2 <.LBB36>:
 8c2:	8e 8d       	ldd	r24, Y+30	; 0x1e
 8c4:	9f 8d       	ldd	r25, Y+31	; 0x1f

000008c6 <.L1^B2>:
 8c6:	01 97       	sbiw	r24, 0x01	; 1
 8c8:	f1 f7       	brne	.-4      	; 0x8c6 <.L1^B2>
 8ca:	9f 8f       	std	Y+31, r25	; 0x1f
 8cc:	8e 8f       	std	Y+30, r24	; 0x1e

000008ce <.Loc.143>:
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
#endif /* __AVR_TINY__ */
}
 8ce:	3b c0       	rjmp	.+118    	; 0x946 <.L17>

000008d0 <.L43>:
	}
	else if (__tmp > 255)
 8d0:	20 e0       	ldi	r18, 0x00	; 0
 8d2:	30 e0       	ldi	r19, 0x00	; 0
 8d4:	4f e7       	ldi	r20, 0x7F	; 127
 8d6:	53 e4       	ldi	r21, 0x43	; 67
 8d8:	69 85       	ldd	r22, Y+9	; 0x09
 8da:	7a 85       	ldd	r23, Y+10	; 0x0a
 8dc:	8b 85       	ldd	r24, Y+11	; 0x0b
 8de:	9c 85       	ldd	r25, Y+12	; 0x0c
 8e0:	0e 94 7d 07 	call	0xefa	; 0xefa <__gesf2>
 8e4:	88 23       	and	r24, r24
 8e6:	f9 f0       	breq	.+62     	; 0x926 <.L46>
 8e8:	f4 f0       	brlt	.+60     	; 0x926 <.L46>

000008ea <.LBB38>:
	{
		uint16_t __ticks=(uint16_t)__tmp2;
 8ea:	6d 85       	ldd	r22, Y+13	; 0x0d
 8ec:	7e 85       	ldd	r23, Y+14	; 0x0e
 8ee:	8f 85       	ldd	r24, Y+15	; 0x0f
 8f0:	98 89       	ldd	r25, Y+16	; 0x10
 8f2:	0e 94 9c 06 	call	0xd38	; 0xd38 <__fixunssfsi>
 8f6:	e1 96       	adiw	r28, 0x31	; 49
 8f8:	6c af       	std	Y+60, r22	; 0x3c
 8fa:	7d af       	std	Y+61, r23	; 0x3d
 8fc:	8e af       	std	Y+62, r24	; 0x3e
 8fe:	9f af       	std	Y+63, r25	; 0x3f
 900:	e1 97       	sbiw	r28, 0x31	; 49
 902:	af 96       	adiw	r28, 0x2f	; 47
 904:	2e ad       	ldd	r18, Y+62	; 0x3e
 906:	3f ad       	ldd	r19, Y+63	; 0x3f
 908:	af 97       	sbiw	r28, 0x2f	; 47
 90a:	39 a3       	std	Y+33, r19	; 0x21
 90c:	28 a3       	std	Y+32, r18	; 0x20
 90e:	88 a1       	ldd	r24, Y+32	; 0x20
 910:	99 a1       	ldd	r25, Y+33	; 0x21
 912:	9b a3       	std	Y+35, r25	; 0x23
 914:	8a a3       	std	Y+34, r24	; 0x22

00000916 <.LBB39>:
	__asm__ volatile (
 916:	8a a1       	ldd	r24, Y+34	; 0x22
 918:	9b a1       	ldd	r25, Y+35	; 0x23

0000091a <.L1^B3>:
 91a:	01 97       	sbiw	r24, 0x01	; 1
 91c:	f1 f7       	brne	.-4      	; 0x91a <.L1^B3>
 91e:	9b a3       	std	Y+35, r25	; 0x23
 920:	8a a3       	std	Y+34, r24	; 0x22

00000922 <.Loc.147>:
	...

00000924 <.LBE39>:
		_delay_loop_2(__ticks);
		return;
 924:	17 c0       	rjmp	.+46     	; 0x954 <.L30>

00000926 <.L46>:
	}
	else
		__ticks = (uint8_t)__tmp;
 926:	69 85       	ldd	r22, Y+9	; 0x09
 928:	7a 85       	ldd	r23, Y+10	; 0x0a
 92a:	8b 85       	ldd	r24, Y+11	; 0x0b
 92c:	9c 85       	ldd	r25, Y+12	; 0x0c
 92e:	0e 94 9c 06 	call	0xd38	; 0xd38 <__fixunssfsi>
 932:	e5 96       	adiw	r28, 0x35	; 53
 934:	6c af       	std	Y+60, r22	; 0x3c
 936:	7d af       	std	Y+61, r23	; 0x3d
 938:	8e af       	std	Y+62, r24	; 0x3e
 93a:	9f af       	std	Y+63, r25	; 0x3f
 93c:	e5 97       	sbiw	r28, 0x35	; 53
 93e:	e2 96       	adiw	r28, 0x32	; 50
 940:	3f ad       	ldd	r19, Y+63	; 0x3f
 942:	e2 97       	sbiw	r28, 0x32	; 50
 944:	39 8b       	std	Y+17, r19	; 0x11

00000946 <.L17>:
 946:	89 89       	ldd	r24, Y+17	; 0x11
 948:	8c a3       	std	Y+36, r24	; 0x24

0000094a <.LBB41>:
	__asm__ volatile (
 94a:	8c a1       	ldd	r24, Y+36	; 0x24

0000094c <.L1^B4>:
 94c:	8a 95       	dec	r24
 94e:	f1 f7       	brne	.-4      	; 0x94c <.L1^B4>
 950:	8c a3       	std	Y+36, r24	; 0x24

00000952 <.Loc.151>:
	...

00000954 <.L30>:
        _delay_us(15);
        PORTB &= ~(1<<PB4);
 954:	85 e2       	ldi	r24, 0x25	; 37
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	dc 01       	movw	r26, r24
 95a:	2c 91       	ld	r18, X

0000095c <.Loc.153>:
 95c:	85 e2       	ldi	r24, 0x25	; 37
 95e:	90 e0       	ldi	r25, 0x00	; 0

00000960 <.Loc.154>:
 960:	2f 7e       	andi	r18, 0xEF	; 239
 962:	fc 01       	movw	r30, r24
 964:	20 83       	st	Z, r18

00000966 <.Loc.155>:
        PORTB &= ~(1<<PB5);
 966:	85 e2       	ldi	r24, 0x25	; 37
 968:	90 e0       	ldi	r25, 0x00	; 0
 96a:	dc 01       	movw	r26, r24
 96c:	2c 91       	ld	r18, X

0000096e <.Loc.156>:
 96e:	85 e2       	ldi	r24, 0x25	; 37
 970:	90 e0       	ldi	r25, 0x00	; 0

00000972 <.Loc.157>:
 972:	2f 7d       	andi	r18, 0xDF	; 223
 974:	fc 01       	movw	r30, r24
 976:	20 83       	st	Z, r18

00000978 <.Loc.158>:

        if((lengtelinks <= 120) && (lengtelinks >= 0))
 978:	8b 81       	ldd	r24, Y+3	; 0x03
 97a:	9c 81       	ldd	r25, Y+4	; 0x04
 97c:	88 37       	cpi	r24, 0x78	; 120
 97e:	91 05       	cpc	r25, r1
 980:	09 f0       	breq	.+2      	; 0x984 <.Loc.159>

00000982 <L0^A>:
 982:	4c f5       	brge	.+82     	; 0x9d6 <.L31>

00000984 <.Loc.159>:
 984:	8b 81       	ldd	r24, Y+3	; 0x03
 986:	9c 81       	ldd	r25, Y+4	; 0x04
 988:	99 23       	and	r25, r25
 98a:	2c f1       	brlt	.+74     	; 0x9d6 <.L31>

0000098c <.Loc.160>:
        {
            PORT |= (1 << PIN12);
 98c:	88 e2       	ldi	r24, 0x28	; 40
 98e:	90 e0       	ldi	r25, 0x00	; 0
 990:	dc 01       	movw	r26, r24
 992:	2c 91       	ld	r18, X
 994:	88 e2       	ldi	r24, 0x28	; 40
 996:	90 e0       	ldi	r25, 0x00	; 0

00000998 <.Loc.161>:
 998:	20 62       	ori	r18, 0x20	; 32
 99a:	fc 01       	movw	r30, r24
 99c:	20 83       	st	Z, r18

0000099e <.Loc.162>:
            PORT &= ~(1 << PIN11);
 99e:	88 e2       	ldi	r24, 0x28	; 40
 9a0:	90 e0       	ldi	r25, 0x00	; 0
 9a2:	dc 01       	movw	r26, r24
 9a4:	2c 91       	ld	r18, X

000009a6 <.Loc.163>:
 9a6:	88 e2       	ldi	r24, 0x28	; 40
 9a8:	90 e0       	ldi	r25, 0x00	; 0

000009aa <.Loc.164>:
 9aa:	2f 7b       	andi	r18, 0xBF	; 191
 9ac:	fc 01       	movw	r30, r24
 9ae:	20 83       	st	Z, r18

000009b0 <.Loc.165>:
            PORT |= (1 << PIN22);
 9b0:	88 e2       	ldi	r24, 0x28	; 40
 9b2:	90 e0       	ldi	r25, 0x00	; 0
 9b4:	dc 01       	movw	r26, r24
 9b6:	2c 91       	ld	r18, X
 9b8:	88 e2       	ldi	r24, 0x28	; 40
 9ba:	90 e0       	ldi	r25, 0x00	; 0

000009bc <.Loc.166>:
 9bc:	28 60       	ori	r18, 0x08	; 8
 9be:	fc 01       	movw	r30, r24
 9c0:	20 83       	st	Z, r18

000009c2 <.Loc.167>:
            PORT &= ~(1 << PIN21);
 9c2:	88 e2       	ldi	r24, 0x28	; 40
 9c4:	90 e0       	ldi	r25, 0x00	; 0
 9c6:	dc 01       	movw	r26, r24
 9c8:	2c 91       	ld	r18, X

000009ca <.Loc.168>:
 9ca:	88 e2       	ldi	r24, 0x28	; 40
 9cc:	90 e0       	ldi	r25, 0x00	; 0

000009ce <.Loc.169>:
 9ce:	2f 7e       	andi	r18, 0xEF	; 239
 9d0:	fc 01       	movw	r30, r24
 9d2:	20 83       	st	Z, r18
 9d4:	b9 c0       	rjmp	.+370    	; 0xb48 <.L32>

000009d6 <.L31>:

        }
        else if((lengterechts <= 120) && (lengterechts >= 0))
 9d6:	89 81       	ldd	r24, Y+1	; 0x01
 9d8:	9a 81       	ldd	r25, Y+2	; 0x02
 9da:	88 37       	cpi	r24, 0x78	; 120
 9dc:	91 05       	cpc	r25, r1
 9de:	09 f0       	breq	.+2      	; 0x9e2 <.Loc.171>

000009e0 <L0^A>:
 9e0:	4c f5       	brge	.+82     	; 0xa34 <.L33>

000009e2 <.Loc.171>:
 9e2:	89 81       	ldd	r24, Y+1	; 0x01
 9e4:	9a 81       	ldd	r25, Y+2	; 0x02
 9e6:	99 23       	and	r25, r25
 9e8:	2c f1       	brlt	.+74     	; 0xa34 <.L33>

000009ea <.Loc.172>:
        {
            PORT &= ~(1 << PIN12);
 9ea:	88 e2       	ldi	r24, 0x28	; 40
 9ec:	90 e0       	ldi	r25, 0x00	; 0
 9ee:	dc 01       	movw	r26, r24
 9f0:	2c 91       	ld	r18, X

000009f2 <.Loc.173>:
 9f2:	88 e2       	ldi	r24, 0x28	; 40
 9f4:	90 e0       	ldi	r25, 0x00	; 0

000009f6 <.Loc.174>:
 9f6:	2f 7d       	andi	r18, 0xDF	; 223
 9f8:	fc 01       	movw	r30, r24
 9fa:	20 83       	st	Z, r18

000009fc <.Loc.175>:
            PORT |= (1 << PIN11);
 9fc:	88 e2       	ldi	r24, 0x28	; 40
 9fe:	90 e0       	ldi	r25, 0x00	; 0
 a00:	dc 01       	movw	r26, r24
 a02:	2c 91       	ld	r18, X
 a04:	88 e2       	ldi	r24, 0x28	; 40
 a06:	90 e0       	ldi	r25, 0x00	; 0

00000a08 <.Loc.176>:
 a08:	20 64       	ori	r18, 0x40	; 64
 a0a:	fc 01       	movw	r30, r24
 a0c:	20 83       	st	Z, r18

00000a0e <.Loc.177>:
            PORT &= ~(1 << PIN22);
 a0e:	88 e2       	ldi	r24, 0x28	; 40
 a10:	90 e0       	ldi	r25, 0x00	; 0
 a12:	dc 01       	movw	r26, r24
 a14:	2c 91       	ld	r18, X

00000a16 <.Loc.178>:
 a16:	88 e2       	ldi	r24, 0x28	; 40
 a18:	90 e0       	ldi	r25, 0x00	; 0

00000a1a <.Loc.179>:
 a1a:	27 7f       	andi	r18, 0xF7	; 247
 a1c:	fc 01       	movw	r30, r24
 a1e:	20 83       	st	Z, r18

00000a20 <.Loc.180>:
            PORT |= (1 << PIN21);
 a20:	88 e2       	ldi	r24, 0x28	; 40
 a22:	90 e0       	ldi	r25, 0x00	; 0
 a24:	dc 01       	movw	r26, r24
 a26:	2c 91       	ld	r18, X
 a28:	88 e2       	ldi	r24, 0x28	; 40
 a2a:	90 e0       	ldi	r25, 0x00	; 0

00000a2c <.Loc.181>:
 a2c:	20 61       	ori	r18, 0x10	; 16
 a2e:	fc 01       	movw	r30, r24
 a30:	20 83       	st	Z, r18
 a32:	8a c0       	rjmp	.+276    	; 0xb48 <.L32>

00000a34 <.L33>:
        }
        else if(lengterechts > 120)
 a34:	89 81       	ldd	r24, Y+1	; 0x01
 a36:	9a 81       	ldd	r25, Y+2	; 0x02
 a38:	88 37       	cpi	r24, 0x78	; 120
 a3a:	91 05       	cpc	r25, r1
 a3c:	71 f1       	breq	.+92     	; 0xa9a <.L34>
 a3e:	6c f1       	brlt	.+90     	; 0xa9a <.L34>

00000a40 <.Loc.183>:
        {
            h_bridger_set_percentage(10);
 a40:	8a e0       	ldi	r24, 0x0A	; 10
 a42:	90 e0       	ldi	r25, 0x00	; 0
 a44:	0e 94 a5 05 	call	0xb4a	; 0xb4a <h_bridger_set_percentage>

00000a48 <.Loc.184>:
            h_bridgel_set_percentage(10);
 a48:	8a e0       	ldi	r24, 0x0A	; 10
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	0e 94 cd 05 	call	0xb9a	; 0xb9a <h_bridgel_set_percentage>

00000a50 <.Loc.185>:
            PORT |= (1 << PIN12);
 a50:	88 e2       	ldi	r24, 0x28	; 40
 a52:	90 e0       	ldi	r25, 0x00	; 0
 a54:	dc 01       	movw	r26, r24
 a56:	2c 91       	ld	r18, X
 a58:	88 e2       	ldi	r24, 0x28	; 40
 a5a:	90 e0       	ldi	r25, 0x00	; 0

00000a5c <.Loc.186>:
 a5c:	20 62       	ori	r18, 0x20	; 32
 a5e:	fc 01       	movw	r30, r24
 a60:	20 83       	st	Z, r18

00000a62 <.Loc.187>:
            PORT &= ~(1 << PIN11);
 a62:	88 e2       	ldi	r24, 0x28	; 40
 a64:	90 e0       	ldi	r25, 0x00	; 0
 a66:	dc 01       	movw	r26, r24
 a68:	2c 91       	ld	r18, X

00000a6a <.Loc.188>:
 a6a:	88 e2       	ldi	r24, 0x28	; 40
 a6c:	90 e0       	ldi	r25, 0x00	; 0

00000a6e <.Loc.189>:
 a6e:	2f 7b       	andi	r18, 0xBF	; 191
 a70:	fc 01       	movw	r30, r24
 a72:	20 83       	st	Z, r18

00000a74 <.Loc.190>:
            PORT &= ~(1 << PIN22);
 a74:	88 e2       	ldi	r24, 0x28	; 40
 a76:	90 e0       	ldi	r25, 0x00	; 0
 a78:	dc 01       	movw	r26, r24
 a7a:	2c 91       	ld	r18, X

00000a7c <.Loc.191>:
 a7c:	88 e2       	ldi	r24, 0x28	; 40
 a7e:	90 e0       	ldi	r25, 0x00	; 0

00000a80 <.Loc.192>:
 a80:	27 7f       	andi	r18, 0xF7	; 247
 a82:	fc 01       	movw	r30, r24
 a84:	20 83       	st	Z, r18

00000a86 <.Loc.193>:
            PORT |= (1 << PIN21);
 a86:	88 e2       	ldi	r24, 0x28	; 40
 a88:	90 e0       	ldi	r25, 0x00	; 0
 a8a:	dc 01       	movw	r26, r24
 a8c:	2c 91       	ld	r18, X
 a8e:	88 e2       	ldi	r24, 0x28	; 40
 a90:	90 e0       	ldi	r25, 0x00	; 0

00000a92 <.Loc.194>:
 a92:	20 61       	ori	r18, 0x10	; 16
 a94:	fc 01       	movw	r30, r24
 a96:	20 83       	st	Z, r18
 a98:	76 cd       	rjmp	.-1300   	; 0x586 <.L36>

00000a9a <.L34>:
        }
        else if(lengtelinks > 120)
 a9a:	8b 81       	ldd	r24, Y+3	; 0x03
 a9c:	9c 81       	ldd	r25, Y+4	; 0x04
 a9e:	88 37       	cpi	r24, 0x78	; 120
 aa0:	91 05       	cpc	r25, r1
 aa2:	71 f1       	breq	.+92     	; 0xb00 <.L35>
 aa4:	6c f1       	brlt	.+90     	; 0xb00 <.L35>

00000aa6 <.Loc.196>:
        {
            h_bridger_set_percentage(10);
 aa6:	8a e0       	ldi	r24, 0x0A	; 10
 aa8:	90 e0       	ldi	r25, 0x00	; 0
 aaa:	0e 94 a5 05 	call	0xb4a	; 0xb4a <h_bridger_set_percentage>

00000aae <.Loc.197>:
            h_bridgel_set_percentage(10);
 aae:	8a e0       	ldi	r24, 0x0A	; 10
 ab0:	90 e0       	ldi	r25, 0x00	; 0
 ab2:	0e 94 cd 05 	call	0xb9a	; 0xb9a <h_bridgel_set_percentage>

00000ab6 <.Loc.198>:
            PORT |= (1 << PIN12);
 ab6:	88 e2       	ldi	r24, 0x28	; 40
 ab8:	90 e0       	ldi	r25, 0x00	; 0
 aba:	dc 01       	movw	r26, r24
 abc:	2c 91       	ld	r18, X
 abe:	88 e2       	ldi	r24, 0x28	; 40
 ac0:	90 e0       	ldi	r25, 0x00	; 0

00000ac2 <.Loc.199>:
 ac2:	20 62       	ori	r18, 0x20	; 32
 ac4:	fc 01       	movw	r30, r24
 ac6:	20 83       	st	Z, r18

00000ac8 <.Loc.200>:
            PORT &= ~(1 << PIN11);
 ac8:	88 e2       	ldi	r24, 0x28	; 40
 aca:	90 e0       	ldi	r25, 0x00	; 0
 acc:	dc 01       	movw	r26, r24
 ace:	2c 91       	ld	r18, X

00000ad0 <.Loc.201>:
 ad0:	88 e2       	ldi	r24, 0x28	; 40
 ad2:	90 e0       	ldi	r25, 0x00	; 0

00000ad4 <.Loc.202>:
 ad4:	2f 7b       	andi	r18, 0xBF	; 191
 ad6:	fc 01       	movw	r30, r24
 ad8:	20 83       	st	Z, r18

00000ada <.Loc.203>:
            PORT &= ~(1 << PIN22);
 ada:	88 e2       	ldi	r24, 0x28	; 40
 adc:	90 e0       	ldi	r25, 0x00	; 0
 ade:	dc 01       	movw	r26, r24
 ae0:	2c 91       	ld	r18, X

00000ae2 <.Loc.204>:
 ae2:	88 e2       	ldi	r24, 0x28	; 40
 ae4:	90 e0       	ldi	r25, 0x00	; 0

00000ae6 <.Loc.205>:
 ae6:	27 7f       	andi	r18, 0xF7	; 247
 ae8:	fc 01       	movw	r30, r24
 aea:	20 83       	st	Z, r18

00000aec <.Loc.206>:
            PORT |= (1 << PIN21);
 aec:	88 e2       	ldi	r24, 0x28	; 40
 aee:	90 e0       	ldi	r25, 0x00	; 0
 af0:	dc 01       	movw	r26, r24
 af2:	2c 91       	ld	r18, X
 af4:	88 e2       	ldi	r24, 0x28	; 40
 af6:	90 e0       	ldi	r25, 0x00	; 0

00000af8 <.Loc.207>:
 af8:	20 61       	ori	r18, 0x10	; 16
 afa:	fc 01       	movw	r30, r24
 afc:	20 83       	st	Z, r18
 afe:	43 cd       	rjmp	.-1402   	; 0x586 <.L36>

00000b00 <.L35>:
        }
        else
        {
            PORT &= ~(1 << PIN11);
 b00:	88 e2       	ldi	r24, 0x28	; 40
 b02:	90 e0       	ldi	r25, 0x00	; 0
 b04:	dc 01       	movw	r26, r24
 b06:	2c 91       	ld	r18, X

00000b08 <.Loc.209>:
 b08:	88 e2       	ldi	r24, 0x28	; 40
 b0a:	90 e0       	ldi	r25, 0x00	; 0

00000b0c <.Loc.210>:
 b0c:	2f 7b       	andi	r18, 0xBF	; 191
 b0e:	fc 01       	movw	r30, r24
 b10:	20 83       	st	Z, r18

00000b12 <.Loc.211>:
            PORT |= (1 << PIN12);
 b12:	88 e2       	ldi	r24, 0x28	; 40
 b14:	90 e0       	ldi	r25, 0x00	; 0
 b16:	dc 01       	movw	r26, r24
 b18:	2c 91       	ld	r18, X
 b1a:	88 e2       	ldi	r24, 0x28	; 40
 b1c:	90 e0       	ldi	r25, 0x00	; 0

00000b1e <.Loc.212>:
 b1e:	20 62       	ori	r18, 0x20	; 32
 b20:	fc 01       	movw	r30, r24
 b22:	20 83       	st	Z, r18

00000b24 <.Loc.213>:
            PORT |= (1 << PIN21);
 b24:	88 e2       	ldi	r24, 0x28	; 40
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	dc 01       	movw	r26, r24
 b2a:	2c 91       	ld	r18, X
 b2c:	88 e2       	ldi	r24, 0x28	; 40
 b2e:	90 e0       	ldi	r25, 0x00	; 0

00000b30 <.Loc.214>:
 b30:	20 61       	ori	r18, 0x10	; 16
 b32:	fc 01       	movw	r30, r24
 b34:	20 83       	st	Z, r18

00000b36 <.Loc.215>:
            PORT &= ~(1 << PIN22);
 b36:	88 e2       	ldi	r24, 0x28	; 40
 b38:	90 e0       	ldi	r25, 0x00	; 0
 b3a:	dc 01       	movw	r26, r24
 b3c:	2c 91       	ld	r18, X

00000b3e <.Loc.216>:
 b3e:	88 e2       	ldi	r24, 0x28	; 40
 b40:	90 e0       	ldi	r25, 0x00	; 0

00000b42 <.Loc.217>:
 b42:	27 7f       	andi	r18, 0xF7	; 247
 b44:	fc 01       	movw	r30, r24
 b46:	20 83       	st	Z, r18

00000b48 <.L32>:
        lengterechts = pulsrechts * 0.01071875;
 b48:	1e cd       	rjmp	.-1476   	; 0x586 <.L36>

00000b4a <h_bridger_set_percentage>:

    return 0;
}

void h_bridger_set_percentage(signed char percentage)
{
 b4a:	cf 93       	push	r28
 b4c:	df 93       	push	r29
 b4e:	0f 92       	push	r0
 b50:	cd b7       	in	r28, 0x3d	; 61
 b52:	de b7       	in	r29, 0x3e	; 62
 b54:	89 83       	std	Y+1, r24	; 0x01

00000b56 <.Loc.220>:
	if (percentage >= 0 && percentage <= 100)
 b56:	89 81       	ldd	r24, Y+1	; 0x01
 b58:	88 23       	and	r24, r24
 b5a:	d4 f0       	brlt	.+52     	; 0xb90 <.L49>

00000b5c <.Loc.221>:
 b5c:	89 81       	ldd	r24, Y+1	; 0x01
 b5e:	84 36       	cpi	r24, 0x64	; 100
 b60:	09 f0       	breq	.+2      	; 0xb64 <.Loc.222>

00000b62 <L0^A>:
 b62:	b4 f4       	brge	.+44     	; 0xb90 <.L49>

00000b64 <.Loc.222>:
	{
			OCR0A = (255*percentage)/100;
 b64:	89 81       	ldd	r24, Y+1	; 0x01
 b66:	08 2e       	mov	r0, r24
 b68:	00 0c       	add	r0, r0
 b6a:	99 0b       	sbc	r25, r25
 b6c:	2f ef       	ldi	r18, 0xFF	; 255
 b6e:	28 9f       	mul	r18, r24
 b70:	a0 01       	movw	r20, r0
 b72:	29 9f       	mul	r18, r25
 b74:	50 0d       	add	r21, r0
 b76:	11 24       	eor	r1, r1

00000b78 <.Loc.223>:
 b78:	24 e6       	ldi	r18, 0x64	; 100
 b7a:	30 e0       	ldi	r19, 0x00	; 0
 b7c:	ca 01       	movw	r24, r20
 b7e:	b9 01       	movw	r22, r18
 b80:	0e 94 f6 05 	call	0xbec	; 0xbec <__divmodhi4>
 b84:	cb 01       	movw	r24, r22
 b86:	9c 01       	movw	r18, r24

00000b88 <.Loc.224>:
 b88:	87 e4       	ldi	r24, 0x47	; 71
 b8a:	90 e0       	ldi	r25, 0x00	; 0

00000b8c <.Loc.225>:
 b8c:	fc 01       	movw	r30, r24
 b8e:	20 83       	st	Z, r18

00000b90 <.L49>:
	}
}
 b90:	00 00       	nop
 b92:	0f 90       	pop	r0
 b94:	df 91       	pop	r29
 b96:	cf 91       	pop	r28
 b98:	08 95       	ret

00000b9a <h_bridgel_set_percentage>:

void h_bridgel_set_percentage(signed char percentage)
{
 b9a:	cf 93       	push	r28
 b9c:	df 93       	push	r29
 b9e:	0f 92       	push	r0
 ba0:	cd b7       	in	r28, 0x3d	; 61
 ba2:	de b7       	in	r29, 0x3e	; 62
 ba4:	89 83       	std	Y+1, r24	; 0x01

00000ba6 <.Loc.228>:
	if (percentage >= 0 && percentage <= 100)
 ba6:	89 81       	ldd	r24, Y+1	; 0x01
 ba8:	88 23       	and	r24, r24
 baa:	dc f0       	brlt	.+54     	; 0xbe2 <.L52>

00000bac <.Loc.229>:
 bac:	89 81       	ldd	r24, Y+1	; 0x01
 bae:	84 36       	cpi	r24, 0x64	; 100
 bb0:	09 f0       	breq	.+2      	; 0xbb4 <.Loc.230>

00000bb2 <L0^A>:
 bb2:	bc f4       	brge	.+46     	; 0xbe2 <.L52>

00000bb4 <.Loc.230>:
	{
			OCR4A = (255*percentage)/100;
 bb4:	89 81       	ldd	r24, Y+1	; 0x01
 bb6:	08 2e       	mov	r0, r24
 bb8:	00 0c       	add	r0, r0
 bba:	99 0b       	sbc	r25, r25
 bbc:	2f ef       	ldi	r18, 0xFF	; 255
 bbe:	28 9f       	mul	r18, r24
 bc0:	a0 01       	movw	r20, r0
 bc2:	29 9f       	mul	r18, r25
 bc4:	50 0d       	add	r21, r0
 bc6:	11 24       	eor	r1, r1

00000bc8 <.Loc.231>:
 bc8:	24 e6       	ldi	r18, 0x64	; 100
 bca:	30 e0       	ldi	r19, 0x00	; 0
 bcc:	ca 01       	movw	r24, r20
 bce:	b9 01       	movw	r22, r18
 bd0:	0e 94 f6 05 	call	0xbec	; 0xbec <__divmodhi4>
 bd4:	cb 01       	movw	r24, r22
 bd6:	9c 01       	movw	r18, r24

00000bd8 <.Loc.232>:
 bd8:	88 ea       	ldi	r24, 0xA8	; 168
 bda:	90 e0       	ldi	r25, 0x00	; 0

00000bdc <.Loc.233>:
 bdc:	fc 01       	movw	r30, r24
 bde:	31 83       	std	Z+1, r19	; 0x01
 be0:	20 83       	st	Z, r18

00000be2 <.L52>:
	}
}
 be2:	00 00       	nop
 be4:	0f 90       	pop	r0
 be6:	df 91       	pop	r29
 be8:	cf 91       	pop	r28
 bea:	08 95       	ret

00000bec <__divmodhi4>:
 bec:	97 fb       	bst	r25, 7

00000bee <.Loc.1>:
 bee:	07 2e       	mov	r0, r23

00000bf0 <.Loc.2>:
 bf0:	16 f4       	brtc	.+4      	; 0xbf6 <.L^B1>

00000bf2 <.Loc.3>:
 bf2:	00 94       	com	r0

00000bf4 <.Loc.4>:
 bf4:	07 d0       	rcall	.+14     	; 0xc04 <__divmodhi4_neg1>

00000bf6 <.L^B1>:
 bf6:	77 fd       	sbrc	r23, 7

00000bf8 <.Loc.6>:
 bf8:	09 d0       	rcall	.+18     	; 0xc0c <__divmodhi4_neg2>

00000bfa <.Loc.7>:
 bfa:	0e 94 0a 06 	call	0xc14	; 0xc14 <__udivmodhi4>

00000bfe <.Loc.8>:
 bfe:	07 fc       	sbrc	r0, 7

00000c00 <.Loc.9>:
 c00:	05 d0       	rcall	.+10     	; 0xc0c <__divmodhi4_neg2>

00000c02 <.Loc.10>:
 c02:	3e f4       	brtc	.+14     	; 0xc12 <__divmodhi4_exit>

00000c04 <__divmodhi4_neg1>:
 c04:	90 95       	com	r25

00000c06 <.Loc.12>:
 c06:	81 95       	neg	r24

00000c08 <.Loc.13>:
 c08:	9f 4f       	sbci	r25, 0xFF	; 255

00000c0a <.Loc.14>:
 c0a:	08 95       	ret

00000c0c <__divmodhi4_neg2>:
 c0c:	70 95       	com	r23

00000c0e <.Loc.16>:
 c0e:	61 95       	neg	r22

00000c10 <.Loc.17>:
 c10:	7f 4f       	sbci	r23, 0xFF	; 255

00000c12 <__divmodhi4_exit>:
 c12:	08 95       	ret

00000c14 <__udivmodhi4>:
 c14:	aa 1b       	sub	r26, r26

00000c16 <.Loc.1>:
 c16:	bb 1b       	sub	r27, r27

00000c18 <.Loc.2>:
 c18:	51 e1       	ldi	r21, 0x11	; 17

00000c1a <.Loc.3>:
 c1a:	07 c0       	rjmp	.+14     	; 0xc2a <__udivmodhi4_ep>

00000c1c <__udivmodhi4_loop>:
 c1c:	aa 1f       	adc	r26, r26

00000c1e <.Loc.5>:
 c1e:	bb 1f       	adc	r27, r27

00000c20 <.Loc.6>:
 c20:	a6 17       	cp	r26, r22

00000c22 <.Loc.7>:
 c22:	b7 07       	cpc	r27, r23

00000c24 <.Loc.8>:
 c24:	10 f0       	brcs	.+4      	; 0xc2a <__udivmodhi4_ep>

00000c26 <.Loc.9>:
 c26:	a6 1b       	sub	r26, r22

00000c28 <.Loc.10>:
 c28:	b7 0b       	sbc	r27, r23

00000c2a <__udivmodhi4_ep>:
 c2a:	88 1f       	adc	r24, r24

00000c2c <.Loc.12>:
 c2c:	99 1f       	adc	r25, r25

00000c2e <.Loc.13>:
 c2e:	5a 95       	dec	r21

00000c30 <.Loc.14>:
 c30:	a9 f7       	brne	.-22     	; 0xc1c <__udivmodhi4_loop>

00000c32 <.Loc.15>:
 c32:	80 95       	com	r24

00000c34 <.Loc.16>:
 c34:	90 95       	com	r25

00000c36 <.Loc.17>:
 c36:	bc 01       	movw	r22, r24

00000c38 <.Loc.18>:
 c38:	cd 01       	movw	r24, r26

00000c3a <.Loc.19>:
 c3a:	08 95       	ret

00000c3c <__cmpsf2>:
 c3c:	0e 94 08 07 	call	0xe10	; 0xe10 <__fp_cmp>
 c40:	08 f4       	brcc	.+2      	; 0xc44 <.L1^B1>
 c42:	81 e0       	ldi	r24, 0x01	; 1

00000c44 <.L1^B1>:
 c44:	08 95       	ret

00000c46 <__divsf3>:
 c46:	0e 94 37 06 	call	0xc6e	; 0xc6e <__divsf3x>
 c4a:	0c 94 43 07 	jmp	0xe86	; 0xe86 <__fp_round>

00000c4e <.L^B1>:
 c4e:	0e 94 3c 07 	call	0xe78	; 0xe78 <__fp_pscB>
 c52:	58 f0       	brcs	.+22     	; 0xc6a <.L_nan>
 c54:	0e 94 35 07 	call	0xe6a	; 0xe6a <__fp_pscA>
 c58:	40 f0       	brcs	.+16     	; 0xc6a <.L_nan>
 c5a:	29 f4       	brne	.+10     	; 0xc66 <.L_zr>
 c5c:	5f 3f       	cpi	r21, 0xFF	; 255
 c5e:	29 f0       	breq	.+10     	; 0xc6a <.L_nan>

00000c60 <.L_inf>:
 c60:	0c 94 2c 07 	jmp	0xe58	; 0xe58 <__fp_inf>

00000c64 <.L1^B1>:
 c64:	51 11       	cpse	r21, r1

00000c66 <.L_zr>:
 c66:	0c 94 77 07 	jmp	0xeee	; 0xeee <__fp_szero>

00000c6a <.L_nan>:
 c6a:	0c 94 32 07 	jmp	0xe64	; 0xe64 <__fp_nan>

00000c6e <__divsf3x>:
 c6e:	0e 94 54 07 	call	0xea8	; 0xea8 <__fp_split3>
 c72:	68 f3       	brcs	.-38     	; 0xc4e <.L^B1>

00000c74 <__divsf3_pse>:
 c74:	99 23       	and	r25, r25
 c76:	b1 f3       	breq	.-20     	; 0xc64 <.L1^B1>
 c78:	55 23       	and	r21, r21
 c7a:	91 f3       	breq	.-28     	; 0xc60 <.L_inf>
 c7c:	95 1b       	sub	r25, r21
 c7e:	55 0b       	sbc	r21, r21
 c80:	bb 27       	eor	r27, r27
 c82:	aa 27       	eor	r26, r26

00000c84 <.L2^B1>:
 c84:	62 17       	cp	r22, r18
 c86:	73 07       	cpc	r23, r19
 c88:	84 07       	cpc	r24, r20
 c8a:	38 f0       	brcs	.+14     	; 0xc9a <.L3^B1>
 c8c:	9f 5f       	subi	r25, 0xFF	; 255
 c8e:	5f 4f       	sbci	r21, 0xFF	; 255
 c90:	22 0f       	add	r18, r18
 c92:	33 1f       	adc	r19, r19
 c94:	44 1f       	adc	r20, r20
 c96:	aa 1f       	adc	r26, r26
 c98:	a9 f3       	breq	.-22     	; 0xc84 <.L2^B1>

00000c9a <.L3^B1>:
 c9a:	35 d0       	rcall	.+106    	; 0xd06 <.L_div>
 c9c:	0e 2e       	mov	r0, r30
 c9e:	3a f0       	brmi	.+14     	; 0xcae <.L5^B1>

00000ca0 <.L4^B1>:
 ca0:	e0 e8       	ldi	r30, 0x80	; 128
 ca2:	32 d0       	rcall	.+100    	; 0xd08 <.L_div1>
 ca4:	91 50       	subi	r25, 0x01	; 1
 ca6:	50 40       	sbci	r21, 0x00	; 0
 ca8:	e6 95       	lsr	r30
 caa:	00 1c       	adc	r0, r0
 cac:	ca f7       	brpl	.-14     	; 0xca0 <.L4^B1>

00000cae <.L5^B1>:
 cae:	2b d0       	rcall	.+86     	; 0xd06 <.L_div>
 cb0:	fe 2f       	mov	r31, r30
 cb2:	29 d0       	rcall	.+82     	; 0xd06 <.L_div>
 cb4:	66 0f       	add	r22, r22
 cb6:	77 1f       	adc	r23, r23
 cb8:	88 1f       	adc	r24, r24
 cba:	bb 1f       	adc	r27, r27
 cbc:	26 17       	cp	r18, r22
 cbe:	37 07       	cpc	r19, r23
 cc0:	48 07       	cpc	r20, r24
 cc2:	ab 07       	cpc	r26, r27
 cc4:	b0 e8       	ldi	r27, 0x80	; 128
 cc6:	09 f0       	breq	.+2      	; 0xcca <.L4^B2>
 cc8:	bb 0b       	sbc	r27, r27

00000cca <.L4^B2>:
 cca:	80 2d       	mov	r24, r0
 ccc:	bf 01       	movw	r22, r30
 cce:	ff 27       	eor	r31, r31
 cd0:	93 58       	subi	r25, 0x83	; 131
 cd2:	5f 4f       	sbci	r21, 0xFF	; 255
 cd4:	3a f0       	brmi	.+14     	; 0xce4 <.L13^B1>
 cd6:	9e 3f       	cpi	r25, 0xFE	; 254
 cd8:	51 05       	cpc	r21, r1
 cda:	78 f0       	brcs	.+30     	; 0xcfa <.L15^B1>
 cdc:	0c 94 2c 07 	jmp	0xe58	; 0xe58 <__fp_inf>

00000ce0 <.L12^B1>:
 ce0:	0c 94 77 07 	jmp	0xeee	; 0xeee <__fp_szero>

00000ce4 <.L13^B1>:
 ce4:	5f 3f       	cpi	r21, 0xFF	; 255
 ce6:	e4 f3       	brlt	.-8      	; 0xce0 <.L12^B1>
 ce8:	98 3e       	cpi	r25, 0xE8	; 232
 cea:	d4 f3       	brlt	.-12     	; 0xce0 <.L12^B1>

00000cec <.L14^B1>:
 cec:	86 95       	lsr	r24
 cee:	77 95       	ror	r23
 cf0:	67 95       	ror	r22
 cf2:	b7 95       	ror	r27
 cf4:	f7 95       	ror	r31
 cf6:	9f 5f       	subi	r25, 0xFF	; 255
 cf8:	c9 f7       	brne	.-14     	; 0xcec <.L14^B1>

00000cfa <.L15^B1>:
 cfa:	88 0f       	add	r24, r24
 cfc:	91 1d       	adc	r25, r1
 cfe:	96 95       	lsr	r25
 d00:	87 95       	ror	r24
 d02:	97 f9       	bld	r25, 7
 d04:	08 95       	ret

00000d06 <.L_div>:
 d06:	e1 e0       	ldi	r30, 0x01	; 1

00000d08 <.L_div1>:
 d08:	66 0f       	add	r22, r22
 d0a:	77 1f       	adc	r23, r23
 d0c:	88 1f       	adc	r24, r24
 d0e:	bb 1f       	adc	r27, r27
 d10:	62 17       	cp	r22, r18
 d12:	73 07       	cpc	r23, r19
 d14:	84 07       	cpc	r24, r20
 d16:	ba 07       	cpc	r27, r26
 d18:	20 f0       	brcs	.+8      	; 0xd22 <.L2^B2>
 d1a:	62 1b       	sub	r22, r18
 d1c:	73 0b       	sbc	r23, r19
 d1e:	84 0b       	sbc	r24, r20
 d20:	ba 0b       	sbc	r27, r26

00000d22 <.L2^B2>:
 d22:	ee 1f       	adc	r30, r30
 d24:	88 f7       	brcc	.-30     	; 0xd08 <.L_div1>
 d26:	e0 95       	com	r30
 d28:	08 95       	ret

00000d2a <__fixsfsi>:
 d2a:	0e 94 9c 06 	call	0xd38	; 0xd38 <__fixunssfsi>
 d2e:	68 94       	set
 d30:	b1 11       	cpse	r27, r1
 d32:	0c 94 77 07 	jmp	0xeee	; 0xeee <__fp_szero>
 d36:	08 95       	ret

00000d38 <__fixunssfsi>:
 d38:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <__fp_splitA>
 d3c:	88 f0       	brcs	.+34     	; 0xd60 <.L_err>
 d3e:	9f 57       	subi	r25, 0x7F	; 127
 d40:	98 f0       	brcs	.+38     	; 0xd68 <.L_zr>
 d42:	b9 2f       	mov	r27, r25
 d44:	99 27       	eor	r25, r25
 d46:	b7 51       	subi	r27, 0x17	; 23
 d48:	b0 f0       	brcs	.+44     	; 0xd76 <.L4^B1>
 d4a:	e1 f0       	breq	.+56     	; 0xd84 <.L_sign>

00000d4c <.L1^B1>:
 d4c:	66 0f       	add	r22, r22
 d4e:	77 1f       	adc	r23, r23
 d50:	88 1f       	adc	r24, r24
 d52:	99 1f       	adc	r25, r25
 d54:	1a f0       	brmi	.+6      	; 0xd5c <.L2^B1>
 d56:	ba 95       	dec	r27
 d58:	c9 f7       	brne	.-14     	; 0xd4c <.L1^B1>
 d5a:	14 c0       	rjmp	.+40     	; 0xd84 <.L_sign>

00000d5c <.L2^B1>:
 d5c:	b1 30       	cpi	r27, 0x01	; 1
 d5e:	91 f0       	breq	.+36     	; 0xd84 <.L_sign>

00000d60 <.L_err>:
 d60:	0e 94 76 07 	call	0xeec	; 0xeec <__fp_zero>
 d64:	b1 e0       	ldi	r27, 0x01	; 1
 d66:	08 95       	ret

00000d68 <.L_zr>:
 d68:	0c 94 76 07 	jmp	0xeec	; 0xeec <__fp_zero>

00000d6c <.L3^B1>:
 d6c:	67 2f       	mov	r22, r23
 d6e:	78 2f       	mov	r23, r24
 d70:	88 27       	eor	r24, r24
 d72:	b8 5f       	subi	r27, 0xF8	; 248
 d74:	39 f0       	breq	.+14     	; 0xd84 <.L_sign>

00000d76 <.L4^B1>:
 d76:	b9 3f       	cpi	r27, 0xF9	; 249
 d78:	cc f3       	brlt	.-14     	; 0xd6c <.L3^B1>

00000d7a <.L5^B1>:
 d7a:	86 95       	lsr	r24
 d7c:	77 95       	ror	r23
 d7e:	67 95       	ror	r22
 d80:	b3 95       	inc	r27
 d82:	d9 f7       	brne	.-10     	; 0xd7a <.L5^B1>

00000d84 <.L_sign>:
 d84:	3e f4       	brtc	.+14     	; 0xd94 <.L6^B1>
 d86:	90 95       	com	r25
 d88:	80 95       	com	r24
 d8a:	70 95       	com	r23
 d8c:	61 95       	neg	r22
 d8e:	7f 4f       	sbci	r23, 0xFF	; 255
 d90:	8f 4f       	sbci	r24, 0xFF	; 255
 d92:	9f 4f       	sbci	r25, 0xFF	; 255

00000d94 <.L6^B1>:
 d94:	08 95       	ret

00000d96 <__floatunsisf>:
 d96:	e8 94       	clt
 d98:	09 c0       	rjmp	.+18     	; 0xdac <.L1^B1>

00000d9a <__floatsisf>:
 d9a:	97 fb       	bst	r25, 7
 d9c:	3e f4       	brtc	.+14     	; 0xdac <.L1^B1>
 d9e:	90 95       	com	r25
 da0:	80 95       	com	r24
 da2:	70 95       	com	r23
 da4:	61 95       	neg	r22
 da6:	7f 4f       	sbci	r23, 0xFF	; 255
 da8:	8f 4f       	sbci	r24, 0xFF	; 255
 daa:	9f 4f       	sbci	r25, 0xFF	; 255

00000dac <.L1^B1>:
 dac:	99 23       	and	r25, r25
 dae:	a9 f0       	breq	.+42     	; 0xdda <.L4^B1>
 db0:	f9 2f       	mov	r31, r25
 db2:	96 e9       	ldi	r25, 0x96	; 150
 db4:	bb 27       	eor	r27, r27

00000db6 <.L2^B1>:
 db6:	93 95       	inc	r25
 db8:	f6 95       	lsr	r31
 dba:	87 95       	ror	r24
 dbc:	77 95       	ror	r23
 dbe:	67 95       	ror	r22
 dc0:	b7 95       	ror	r27
 dc2:	f1 11       	cpse	r31, r1
 dc4:	f8 cf       	rjmp	.-16     	; 0xdb6 <.L2^B1>
 dc6:	fa f4       	brpl	.+62     	; 0xe06 <.L_pack>
 dc8:	bb 0f       	add	r27, r27
 dca:	11 f4       	brne	.+4      	; 0xdd0 <.L3^B1>
 dcc:	60 ff       	sbrs	r22, 0
 dce:	1b c0       	rjmp	.+54     	; 0xe06 <.L_pack>

00000dd0 <.L3^B1>:
 dd0:	6f 5f       	subi	r22, 0xFF	; 255
 dd2:	7f 4f       	sbci	r23, 0xFF	; 255
 dd4:	8f 4f       	sbci	r24, 0xFF	; 255
 dd6:	9f 4f       	sbci	r25, 0xFF	; 255
 dd8:	16 c0       	rjmp	.+44     	; 0xe06 <.L_pack>

00000dda <.L4^B1>:
 dda:	88 23       	and	r24, r24
 ddc:	11 f0       	breq	.+4      	; 0xde2 <.L5^B1>
 dde:	96 e9       	ldi	r25, 0x96	; 150
 de0:	11 c0       	rjmp	.+34     	; 0xe04 <.L8^B1>

00000de2 <.L5^B1>:
 de2:	77 23       	and	r23, r23
 de4:	21 f0       	breq	.+8      	; 0xdee <.L6^B1>
 de6:	9e e8       	ldi	r25, 0x8E	; 142
 de8:	87 2f       	mov	r24, r23
 dea:	76 2f       	mov	r23, r22
 dec:	05 c0       	rjmp	.+10     	; 0xdf8 <.L7^B1>

00000dee <.L6^B1>:
 dee:	66 23       	and	r22, r22
 df0:	71 f0       	breq	.+28     	; 0xe0e <.L9^B1>
 df2:	96 e8       	ldi	r25, 0x86	; 134
 df4:	86 2f       	mov	r24, r22
 df6:	70 e0       	ldi	r23, 0x00	; 0

00000df8 <.L7^B1>:
 df8:	60 e0       	ldi	r22, 0x00	; 0
 dfa:	2a f0       	brmi	.+10     	; 0xe06 <.L_pack>

00000dfc <.L10^B1>:
 dfc:	9a 95       	dec	r25
 dfe:	66 0f       	add	r22, r22
 e00:	77 1f       	adc	r23, r23
 e02:	88 1f       	adc	r24, r24

00000e04 <.L8^B1>:
 e04:	da f7       	brpl	.-10     	; 0xdfc <.L10^B1>

00000e06 <.L_pack>:
 e06:	88 0f       	add	r24, r24
 e08:	96 95       	lsr	r25
 e0a:	87 95       	ror	r24
 e0c:	97 f9       	bld	r25, 7

00000e0e <.L9^B1>:
 e0e:	08 95       	ret

00000e10 <__fp_cmp>:
 e10:	99 0f       	add	r25, r25
 e12:	00 08       	sbc	r0, r0
 e14:	55 0f       	add	r21, r21
 e16:	aa 0b       	sbc	r26, r26
 e18:	e0 e8       	ldi	r30, 0x80	; 128
 e1a:	fe ef       	ldi	r31, 0xFE	; 254
 e1c:	16 16       	cp	r1, r22
 e1e:	17 06       	cpc	r1, r23
 e20:	e8 07       	cpc	r30, r24
 e22:	f9 07       	cpc	r31, r25
 e24:	c0 f0       	brcs	.+48     	; 0xe56 <.L9^B1>
 e26:	12 16       	cp	r1, r18
 e28:	13 06       	cpc	r1, r19
 e2a:	e4 07       	cpc	r30, r20
 e2c:	f5 07       	cpc	r31, r21
 e2e:	98 f0       	brcs	.+38     	; 0xe56 <.L9^B1>
 e30:	62 1b       	sub	r22, r18
 e32:	73 0b       	sbc	r23, r19
 e34:	84 0b       	sbc	r24, r20
 e36:	95 0b       	sbc	r25, r21
 e38:	39 f4       	brne	.+14     	; 0xe48 <.L1^B1>
 e3a:	0a 26       	eor	r0, r26
 e3c:	61 f0       	breq	.+24     	; 0xe56 <.L9^B1>
 e3e:	23 2b       	or	r18, r19
 e40:	24 2b       	or	r18, r20
 e42:	25 2b       	or	r18, r21
 e44:	21 f4       	brne	.+8      	; 0xe4e <.L2^B1>
 e46:	08 95       	ret

00000e48 <.L1^B1>:
 e48:	0a 26       	eor	r0, r26
 e4a:	09 f4       	brne	.+2      	; 0xe4e <.L2^B1>
 e4c:	a1 40       	sbci	r26, 0x01	; 1

00000e4e <.L2^B1>:
 e4e:	a6 95       	lsr	r26
 e50:	8f ef       	ldi	r24, 0xFF	; 255
 e52:	81 1d       	adc	r24, r1
 e54:	81 1d       	adc	r24, r1

00000e56 <.L9^B1>:
 e56:	08 95       	ret

00000e58 <__fp_inf>:
 e58:	97 f9       	bld	r25, 7
 e5a:	9f 67       	ori	r25, 0x7F	; 127
 e5c:	80 e8       	ldi	r24, 0x80	; 128
 e5e:	70 e0       	ldi	r23, 0x00	; 0
 e60:	60 e0       	ldi	r22, 0x00	; 0
 e62:	08 95       	ret

00000e64 <__fp_nan>:
 e64:	9f ef       	ldi	r25, 0xFF	; 255
 e66:	80 ec       	ldi	r24, 0xC0	; 192
 e68:	08 95       	ret

00000e6a <__fp_pscA>:
 e6a:	00 24       	eor	r0, r0
 e6c:	0a 94       	dec	r0
 e6e:	16 16       	cp	r1, r22
 e70:	17 06       	cpc	r1, r23
 e72:	18 06       	cpc	r1, r24
 e74:	09 06       	cpc	r0, r25
 e76:	08 95       	ret

00000e78 <__fp_pscB>:
 e78:	00 24       	eor	r0, r0
 e7a:	0a 94       	dec	r0
 e7c:	12 16       	cp	r1, r18
 e7e:	13 06       	cpc	r1, r19
 e80:	14 06       	cpc	r1, r20
 e82:	05 06       	cpc	r0, r21
 e84:	08 95       	ret

00000e86 <__fp_round>:
 e86:	09 2e       	mov	r0, r25
 e88:	03 94       	inc	r0
 e8a:	00 0c       	add	r0, r0
 e8c:	11 f4       	brne	.+4      	; 0xe92 <.L1^B1>
 e8e:	88 23       	and	r24, r24
 e90:	52 f0       	brmi	.+20     	; 0xea6 <.L3^B1>

00000e92 <.L1^B1>:
 e92:	bb 0f       	add	r27, r27
 e94:	40 f4       	brcc	.+16     	; 0xea6 <.L3^B1>
 e96:	bf 2b       	or	r27, r31
 e98:	11 f4       	brne	.+4      	; 0xe9e <.L2^B1>
 e9a:	60 ff       	sbrs	r22, 0
 e9c:	04 c0       	rjmp	.+8      	; 0xea6 <.L3^B1>

00000e9e <.L2^B1>:
 e9e:	6f 5f       	subi	r22, 0xFF	; 255
 ea0:	7f 4f       	sbci	r23, 0xFF	; 255
 ea2:	8f 4f       	sbci	r24, 0xFF	; 255
 ea4:	9f 4f       	sbci	r25, 0xFF	; 255

00000ea6 <.L3^B1>:
 ea6:	08 95       	ret

00000ea8 <__fp_split3>:
 ea8:	57 fd       	sbrc	r21, 7
 eaa:	90 58       	subi	r25, 0x80	; 128
 eac:	44 0f       	add	r20, r20
 eae:	55 1f       	adc	r21, r21
 eb0:	59 f0       	breq	.+22     	; 0xec8 <.L4^B1>
 eb2:	5f 3f       	cpi	r21, 0xFF	; 255
 eb4:	71 f0       	breq	.+28     	; 0xed2 <.L5^B1>

00000eb6 <.L1^B1>:
 eb6:	47 95       	ror	r20

00000eb8 <__fp_splitA>:
 eb8:	88 0f       	add	r24, r24
 eba:	97 fb       	bst	r25, 7
 ebc:	99 1f       	adc	r25, r25
 ebe:	61 f0       	breq	.+24     	; 0xed8 <.L6^B1>
 ec0:	9f 3f       	cpi	r25, 0xFF	; 255
 ec2:	79 f0       	breq	.+30     	; 0xee2 <.L7^B1>

00000ec4 <.L3^B1>:
 ec4:	87 95       	ror	r24
 ec6:	08 95       	ret

00000ec8 <.L4^B1>:
 ec8:	12 16       	cp	r1, r18
 eca:	13 06       	cpc	r1, r19
 ecc:	14 06       	cpc	r1, r20
 ece:	55 1f       	adc	r21, r21
 ed0:	f2 cf       	rjmp	.-28     	; 0xeb6 <.L1^B1>

00000ed2 <.L5^B1>:
 ed2:	46 95       	lsr	r20
 ed4:	f1 df       	rcall	.-30     	; 0xeb8 <__fp_splitA>
 ed6:	08 c0       	rjmp	.+16     	; 0xee8 <.L8^B1>

00000ed8 <.L6^B1>:
 ed8:	16 16       	cp	r1, r22
 eda:	17 06       	cpc	r1, r23
 edc:	18 06       	cpc	r1, r24
 ede:	99 1f       	adc	r25, r25
 ee0:	f1 cf       	rjmp	.-30     	; 0xec4 <.L3^B1>

00000ee2 <.L7^B1>:
 ee2:	86 95       	lsr	r24
 ee4:	71 05       	cpc	r23, r1
 ee6:	61 05       	cpc	r22, r1

00000ee8 <.L8^B1>:
 ee8:	08 94       	sec
 eea:	08 95       	ret

00000eec <__fp_zero>:
 eec:	e8 94       	clt

00000eee <__fp_szero>:
 eee:	bb 27       	eor	r27, r27
 ef0:	66 27       	eor	r22, r22
 ef2:	77 27       	eor	r23, r23
 ef4:	cb 01       	movw	r24, r22
 ef6:	97 f9       	bld	r25, 7
 ef8:	08 95       	ret

00000efa <__gesf2>:
 efa:	0e 94 08 07 	call	0xe10	; 0xe10 <__fp_cmp>
 efe:	08 f4       	brcc	.+2      	; 0xf02 <.L1^B1>
 f00:	8f ef       	ldi	r24, 0xFF	; 255

00000f02 <.L1^B1>:
 f02:	08 95       	ret

00000f04 <__mulsf3>:
 f04:	0e 94 95 07 	call	0xf2a	; 0xf2a <__mulsf3x>
 f08:	0c 94 43 07 	jmp	0xe86	; 0xe86 <__fp_round>

00000f0c <.L^B1>:
 f0c:	0e 94 35 07 	call	0xe6a	; 0xe6a <__fp_pscA>
 f10:	38 f0       	brcs	.+14     	; 0xf20 <.L1^B1>
 f12:	0e 94 3c 07 	call	0xe78	; 0xe78 <__fp_pscB>
 f16:	20 f0       	brcs	.+8      	; 0xf20 <.L1^B1>
 f18:	95 23       	and	r25, r21
 f1a:	11 f0       	breq	.+4      	; 0xf20 <.L1^B1>
 f1c:	0c 94 2c 07 	jmp	0xe58	; 0xe58 <__fp_inf>

00000f20 <.L1^B1>:
 f20:	0c 94 32 07 	jmp	0xe64	; 0xe64 <__fp_nan>

00000f24 <.L2^B1>:
 f24:	11 24       	eor	r1, r1
 f26:	0c 94 77 07 	jmp	0xeee	; 0xeee <__fp_szero>

00000f2a <__mulsf3x>:
 f2a:	0e 94 54 07 	call	0xea8	; 0xea8 <__fp_split3>
 f2e:	70 f3       	brcs	.-36     	; 0xf0c <.L^B1>

00000f30 <__mulsf3_pse>:
 f30:	95 9f       	mul	r25, r21
 f32:	c1 f3       	breq	.-16     	; 0xf24 <.L2^B1>
 f34:	95 0f       	add	r25, r21
 f36:	50 e0       	ldi	r21, 0x00	; 0
 f38:	55 1f       	adc	r21, r21
 f3a:	62 9f       	mul	r22, r18
 f3c:	f0 01       	movw	r30, r0
 f3e:	72 9f       	mul	r23, r18
 f40:	bb 27       	eor	r27, r27
 f42:	f0 0d       	add	r31, r0
 f44:	b1 1d       	adc	r27, r1
 f46:	63 9f       	mul	r22, r19
 f48:	aa 27       	eor	r26, r26
 f4a:	f0 0d       	add	r31, r0
 f4c:	b1 1d       	adc	r27, r1
 f4e:	aa 1f       	adc	r26, r26
 f50:	64 9f       	mul	r22, r20
 f52:	66 27       	eor	r22, r22
 f54:	b0 0d       	add	r27, r0
 f56:	a1 1d       	adc	r26, r1
 f58:	66 1f       	adc	r22, r22
 f5a:	82 9f       	mul	r24, r18
 f5c:	22 27       	eor	r18, r18
 f5e:	b0 0d       	add	r27, r0
 f60:	a1 1d       	adc	r26, r1
 f62:	62 1f       	adc	r22, r18
 f64:	73 9f       	mul	r23, r19
 f66:	b0 0d       	add	r27, r0
 f68:	a1 1d       	adc	r26, r1
 f6a:	62 1f       	adc	r22, r18
 f6c:	83 9f       	mul	r24, r19
 f6e:	a0 0d       	add	r26, r0
 f70:	61 1d       	adc	r22, r1
 f72:	22 1f       	adc	r18, r18
 f74:	74 9f       	mul	r23, r20
 f76:	33 27       	eor	r19, r19
 f78:	a0 0d       	add	r26, r0
 f7a:	61 1d       	adc	r22, r1
 f7c:	23 1f       	adc	r18, r19
 f7e:	84 9f       	mul	r24, r20
 f80:	60 0d       	add	r22, r0
 f82:	21 1d       	adc	r18, r1
 f84:	82 2f       	mov	r24, r18
 f86:	76 2f       	mov	r23, r22
 f88:	6a 2f       	mov	r22, r26
 f8a:	11 24       	eor	r1, r1
 f8c:	9f 57       	subi	r25, 0x7F	; 127
 f8e:	50 40       	sbci	r21, 0x00	; 0
 f90:	9a f0       	brmi	.+38     	; 0xfb8 <.L13^B1>
 f92:	f1 f0       	breq	.+60     	; 0xfd0 <.L15^B1>

00000f94 <.L10^B1>:
 f94:	88 23       	and	r24, r24
 f96:	4a f0       	brmi	.+18     	; 0xfaa <.L11^B1>
 f98:	ee 0f       	add	r30, r30
 f9a:	ff 1f       	adc	r31, r31
 f9c:	bb 1f       	adc	r27, r27
 f9e:	66 1f       	adc	r22, r22
 fa0:	77 1f       	adc	r23, r23
 fa2:	88 1f       	adc	r24, r24
 fa4:	91 50       	subi	r25, 0x01	; 1
 fa6:	50 40       	sbci	r21, 0x00	; 0
 fa8:	a9 f7       	brne	.-22     	; 0xf94 <.L10^B1>

00000faa <.L11^B1>:
 faa:	9e 3f       	cpi	r25, 0xFE	; 254
 fac:	51 05       	cpc	r21, r1
 fae:	80 f0       	brcs	.+32     	; 0xfd0 <.L15^B1>
 fb0:	0c 94 2c 07 	jmp	0xe58	; 0xe58 <__fp_inf>

00000fb4 <.L12^B1>:
 fb4:	0c 94 77 07 	jmp	0xeee	; 0xeee <__fp_szero>

00000fb8 <.L13^B1>:
 fb8:	5f 3f       	cpi	r21, 0xFF	; 255
 fba:	e4 f3       	brlt	.-8      	; 0xfb4 <.L12^B1>
 fbc:	98 3e       	cpi	r25, 0xE8	; 232
 fbe:	d4 f3       	brlt	.-12     	; 0xfb4 <.L12^B1>

00000fc0 <.L14^B1>:
 fc0:	86 95       	lsr	r24
 fc2:	77 95       	ror	r23
 fc4:	67 95       	ror	r22
 fc6:	b7 95       	ror	r27
 fc8:	f7 95       	ror	r31
 fca:	e7 95       	ror	r30
 fcc:	9f 5f       	subi	r25, 0xFF	; 255
 fce:	c1 f7       	brne	.-16     	; 0xfc0 <.L14^B1>

00000fd0 <.L15^B1>:
 fd0:	fe 2b       	or	r31, r30
 fd2:	88 0f       	add	r24, r24
 fd4:	91 1d       	adc	r25, r1
 fd6:	96 95       	lsr	r25
 fd8:	87 95       	ror	r24
 fda:	97 f9       	bld	r25, 7
 fdc:	08 95       	ret

00000fde <_exit>:
 fde:	f8 94       	cli

00000fe0 <__stop_program>:
 fe0:	ff cf       	rjmp	.-2      	; 0xfe0 <__stop_program>
