`timescale 1ns / 100ps

module comparator_2cen_16bit(b, index, a0, a1)
  output signed [15:0] b;
  output index;
  input signed [15:0] a0;
  input signed [15:0] a1;
  
  assign l = (a0 > a1)? a0 : a1;
  assign index = (a0 > a1)? 0 : 1;
endmodule