 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 21:05:39 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[7]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[6]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[6]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[5]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[5]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[4]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[4]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[3]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[3]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[2]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[2]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[1]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[1]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[8]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/OUT_VALID_reg/SI (SDFFRQX2M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/OUT_VALID_reg/CK (SDFFRQX2M)         0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[15]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[15]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[14]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[14]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[13]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[13]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[12]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[12]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (SDFFRQX2M)        0.44       0.44 f
  ALU/ALU_OUT_reg[11]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[11]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[10]/SI (SDFFRQX2M)       0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[10]/CK (SDFFRQX2M)       0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (SDFFRQX2M)        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (SDFFRQX2M)         0.44       0.44 f
  ALU/ALU_OUT_reg[9]/SI (SDFFRQX2M)        0.00       0.44 f
  data arrival time                                   0.44

  clock ALU_CLK (rise edge)               20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.20      19.80
  ALU/ALU_OUT_reg[9]/CK (SDFFRQX2M)        0.00      19.80 r
  library setup time                      -0.50      19.30
  data required time                                 19.30
  -----------------------------------------------------------
  data required time                                 19.30
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                        18.86


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT6/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT6/test_se (strt_check_test_1)                     0.00      22.52 r
  RX/DUT6/strt_glitch_reg/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT6/strt_glitch_reg/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT7/stp_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock SCAN_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    20.00      20.00 r
  SE (in)                                  0.51      20.51 r
  U29/Y (INVXLM)                           0.13      20.64 f
  U31/Y (INVXLM)                           0.65      21.29 r
  U25/Y (INVXLM)                           0.17      21.46 f
  U26/Y (INVXLM)                           0.11      21.57 r
  U24/Y (DLY1X1M)                          0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)          0.00      22.52 r
  RX/DUT7/test_se (stop_check_test_1)      0.00      22.52 r
  RX/DUT7/stp_err_reg/SE (SDFFRQX2M)       0.00      22.52 r
  data arrival time                                  22.52

  clock SCAN_CLK (rise edge)             100.00     100.00
  clock network delay (ideal)              0.00     100.00
  clock uncertainty                       -0.20      99.80
  RX/DUT7/stp_err_reg/CK (SDFFRQX2M)       0.00      99.80 r
  library setup time                      -0.60      99.20
  data required time                                 99.20
  -----------------------------------------------------------
  data required time                                 99.20
  data arrival time                                 -22.52
  -----------------------------------------------------------
  slack (MET)                                        76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT3/majority_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT3/test_se (data_sampling_test_1)                  0.00      22.52 r
  RX/DUT3/majority_reg[1]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT3/majority_reg[1]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT3/majority_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT3/test_se (data_sampling_test_1)                  0.00      22.52 r
  RX/DUT3/majority_reg[0]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT3/majority_reg[0]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT3/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT3/test_se (data_sampling_test_1)                  0.00      22.52 r
  RX/DUT3/sampled_bit_reg/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT3/sampled_bit_reg/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/bit_cnt_reg[3]/SE (SDFFRQX2M)                   0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/bit_cnt_reg[3]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/bit_cnt_reg[2]/SE (SDFFRQX2M)                   0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/bit_cnt_reg[2]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/bit_cnt_reg[0]/SE (SDFFRQX2M)                   0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/bit_cnt_reg[0]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/bit_cnt_reg[1]/SE (SDFFRQX2M)                   0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/bit_cnt_reg[1]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/edge_cnt_reg[4]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/edge_cnt_reg[4]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/edge_cnt_reg[0]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/edge_cnt_reg[0]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/edge_cnt_reg[1]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/edge_cnt_reg[1]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/edge_cnt_reg[3]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/edge_cnt_reg[3]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT2/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT2/test_se (edge_bit_counter_test_1)               0.00      22.52 r
  RX/DUT2/edge_cnt_reg[2]/SE (SDFFRQX2M)                  0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT2/edge_cnt_reg[2]/CK (SDFFRQX2M)                  0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT4/expected_parity_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT4/test_se (parity_check_test_1)                   0.00      22.52 r
  RX/DUT4/expected_parity_reg/SE (SDFFRQX2M)              0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT4/expected_parity_reg/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT4/par_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT4/test_se (parity_check_test_1)                   0.00      22.52 r
  RX/DUT4/par_err_reg/SE (SDFFRQX2M)                      0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT4/par_err_reg/CK (SDFFRQX2M)                      0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[5]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[5]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[1]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[1]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[4]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[4]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[0]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[0]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[3]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[3]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[2]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[2]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[6]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[6]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/P_DATA_reg[7]/SE (SDFFRQX2M)                    0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/P_DATA_reg[7]/CK (SDFFRQX2M)                    0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/i_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/i_reg[2]/SE (SDFFRQX2M)                         0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/i_reg[2]/CK (SDFFRQX2M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/i_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/i_reg[0]/SE (SDFFRQX2M)                         0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/i_reg[0]/CK (SDFFRQX2M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT5/i_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT5/test_se (deserializer_test_1)                   0.00      22.52 r
  RX/DUT5/i_reg[1]/SE (SDFFRQX2M)                         0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT5/i_reg[1]/CK (SDFFRQX2M)                         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT1/test_se (FSM_test_1)                            0.00      22.52 r
  RX/DUT1/current_state_reg[0]/SE (SDFFRQX2M)             0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT1/current_state_reg[0]/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT1/test_se (FSM_test_1)                            0.00      22.52 r
  RX/DUT1/current_state_reg[1]/SE (SDFFRQX2M)             0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT1/current_state_reg[1]/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U26/Y (INVXLM)                                          0.11      21.57 r
  U24/Y (DLY1X1M)                                         0.95      22.52 r
  RX/test_se (UART_RX_TOP_test_1)                         0.00      22.52 r
  RX/DUT1/test_se (FSM_test_1)                            0.00      22.52 r
  RX/DUT1/current_state_reg[2]/SE (SDFFRQX2M)             0.00      22.52 r
  data arrival time                                                 22.52

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RX/DUT1/current_state_reg[2]/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -22.52
  --------------------------------------------------------------------------
  slack (MET)                                                       76.68


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  RSTSYNC2/test_se (RST_SYNC_NUM_STAGES2_test_1)          0.00      22.00 r
  RSTSYNC2/sync_reg_reg[0]/SE (SDFFRQX2M)                 0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RSTSYNC2/sync_reg_reg[0]/CK (SDFFRQX2M)                 0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/enable_flop_reg/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/enable_flop_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_reg_reg[1]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_reg_reg[1]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[7]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[7]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[5]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[5]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[4]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[4]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[6]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[6]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[3]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[3]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[1]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[1]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[2]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[2]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_bus_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_bus_reg[0]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_bus_reg[0]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/enable_pulse_reg/SE (SDFFRQX2M)               0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/enable_pulse_reg/CK (SDFFRQX2M)               0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: Data_sync/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  Data_sync/test_se (DATA_SYNC_NUM_STAGES2_test_1)        0.00      22.00 r
  Data_sync/sync_reg_reg[0]/SE (SDFFRQX2M)                0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  Data_sync/sync_reg_reg[0]/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.59      99.21
  data required time                                                99.21
  --------------------------------------------------------------------------
  data required time                                                99.21
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: RSTSYNC2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U27/Y (INVXLM)                                          0.55      22.00 r
  RSTSYNC2/test_se (RST_SYNC_NUM_STAGES2_test_1)          0.00      22.00 r
  RSTSYNC2/sync_reg_reg[1]/SE (SDFFRQX1M)                 0.00      22.00 r
  data arrival time                                                 22.00

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  RSTSYNC2/sync_reg_reg[1]/CK (SDFFRQX1M)                 0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -22.00
  --------------------------------------------------------------------------
  slack (MET)                                                       77.21


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/div_clk_reg/SE (SDFFRQX2M)             0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/div_clk_reg/CK (SDFFRQX2M)             0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/flag_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/flag_reg/SE (SDFFRQX2M)                0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/flag_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[7]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[7]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[0]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[0]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[6]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[6]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[4]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[4]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[3]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[3]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[5]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[5]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[1]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[1]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: clock_divider_RX/counter_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U31/Y (INVXLM)                                          0.65      21.29 r
  U25/Y (INVXLM)                                          0.17      21.46 f
  U28/Y (INVXLM)                                          0.42      21.88 r
  clock_divider_RX/test_se (ClkDiv_test_0)                0.00      21.88 r
  clock_divider_RX/counter_reg[2]/SE (SDFFRQX2M)          0.00      21.88 r
  data arrival time                                                 21.88

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  clock_divider_RX/counter_reg[2]/CK (SDFFRQX2M)          0.00      99.80 r
  library setup time                                     -0.58      99.22
  data required time                                                99.22
  --------------------------------------------------------------------------
  data required time                                                99.22
  data arrival time                                                -21.88
  --------------------------------------------------------------------------
  slack (MET)                                                       77.34


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[6]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[6]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[5]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[5]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[4]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[4]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[3]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[3]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[2]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[2]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[1]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[1]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[0]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[0]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/TX_P_DATA_store_reg[7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/TX_P_DATA_store_reg[7]/SE (SDFFRX1M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/TX_P_DATA_store_reg[7]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.46


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[15]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[15]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[14]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[14]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[13]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[13]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[12]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[12]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[11]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[11]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[10]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[10]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[9]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[9]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/store_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/store_ALU_OUT_reg[8]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/store_ALU_OUT_reg[8]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/RX_D_VLD_delayed_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/RX_D_VLD_delayed_reg/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/RX_D_VLD_delayed_reg/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/storeadd_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/storeadd_reg[3]/SE (SDFFRQX2M)         0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/storeadd_reg[3]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/storeadd_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/storeadd_reg[2]/SE (SDFFRQX2M)         0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/storeadd_reg[2]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/storeadd_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/storeadd_reg[1]/SE (SDFFRQX2M)         0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/storeadd_reg[1]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/storeadd_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/storeadd_reg[0]/SE (SDFFRQX2M)         0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/storeadd_reg[0]/CK (SDFFRQX2M)         0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/current_state_reg[2]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/current_state_reg[1]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/current_state_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/current_state_reg[3]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/current_state_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: U_system_control/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  U29/Y (INVXLM)                                          0.13      20.64 f
  U30/Y (INVXLM)                                          0.10      20.74 r
  U20/Y (INVXLM)                                          0.08      20.82 f
  U21/Y (INVXLM)                                          0.07      20.89 r
  U19/Y (DLY1X1M)                                         0.83      21.72 r
  U_system_control/test_se (system_control_test_1)        0.00      21.72 r
  U_system_control/current_state_reg[0]/SE (SDFFRQX2M)
                                                          0.00      21.72 r
  data arrival time                                                 21.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U_system_control/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.60      99.20
  data required time                                                99.20
  --------------------------------------------------------------------------
  data required time                                                99.20
  data arrival time                                                -21.72
  --------------------------------------------------------------------------
  slack (MET)                                                       77.49


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[3][5]/SE (SDFFSQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[3][5]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.57


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[2][7]/SE (SDFFSQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[2][7]/CK (SDFFSQX2M)              0.00      99.80 r
  library setup time                                     -0.63      99.17
  data required time                                                99.17
  --------------------------------------------------------------------------
  data required time                                                99.17
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.57


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[4][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[4][0]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[4][0]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/RdData_reg[5]/SE (SDFFRQX2M)                   0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/RdData_reg[5]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/RdData_reg[4]/SE (SDFFRQX2M)                   0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/RdData_reg[4]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/RdData_reg[1]/SE (SDFFRQX2M)                   0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/RdData_reg[1]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/RdData_reg[0]/SE (SDFFRQX2M)                   0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/RdData_reg[0]/CK (SDFFRQX2M)                   0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][7]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[0][7]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[0][7]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[0][6]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[0][6]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[0][3]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[0][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[0][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[0][2]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[0][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[1][5]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[1][5]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[1][4]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[1][4]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[1][3]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[1][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[1][2]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[1][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/RdData_Valid_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/RdData_Valid_reg/SE (SDFFRQX2M)                0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/RdData_Valid_reg/CK (SDFFRQX2M)                0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[3][3]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[3][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[3][6]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[3][6]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[3][2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[3][2]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[3][2]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U375/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[2][3]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[2][3]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


  Startpoint: SE (input port clocked by SCAN_CLK)
  Endpoint: REGISTER/Reg_File_reg[2][6]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 r
  SE (in)                                                 0.51      20.51 r
  REGISTER/test_se (Register_file_ADDR_WIDTH4_WIDTH8_DEPTH16_test_1)
                                                          0.00      20.51 r
  REGISTER/U378/Y (DLY1X1M)                               1.09      21.60 r
  REGISTER/Reg_File_reg[2][6]/SE (SDFFRQX2M)              0.00      21.60 r
  data arrival time                                                 21.60

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  REGISTER/Reg_File_reg[2][6]/CK (SDFFRQX2M)              0.00      99.80 r
  library setup time                                     -0.61      99.19
  data required time                                                99.19
  --------------------------------------------------------------------------
  data required time                                                99.19
  data arrival time                                                -21.60
  --------------------------------------------------------------------------
  slack (MET)                                                       77.59


1
