#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7faee20512e0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7faee2081f20_0 .var "Clk", 0 0;
v0x7faee20820b0_0 .var "Start", 0 0;
v0x7faee2082140_0 .var/i "counter", 31 0;
v0x7faee20821d0_0 .var/i "flush", 31 0;
v0x7faee2082260_0 .var/i "i", 31 0;
v0x7faee20822f0_0 .var/i "outfile", 31 0;
v0x7faee2082380_0 .var/i "stall", 31 0;
S_0x7faee205bb20 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7faee20512e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
L_0x7faee2082550 .functor AND 1, v0x7faee20747a0_0, L_0x7faee20824b0, C4<1>, C4<1>;
L_0x7faee20826a0 .functor OR 1, v0x7faee20749c0_0, L_0x7faee2082550, C4<0>, C4<0>;
v0x7faee207fdc0_0 .net "ALUresult", 31 0, L_0x7faee20841e0;  1 drivers
v0x7faee207fea0_0 .net "Add_pc_o", 31 0, L_0x7faee2082750;  1 drivers
v0x7faee207ff40_0 .net "EX_M", 1 0, v0x7faee2078790_0;  1 drivers
v0x7faee2080010_0 .net "EX_Rt", 4 0, v0x7faee2078dc0_0;  1 drivers
v0x7faee20800b0_0 .net "EX_WB", 1 0, v0x7faee20788e0_0;  1 drivers
v0x7faee20801c0_0 .net "EX_extend", 31 0, v0x7faee2079010_0;  1 drivers
v0x7faee2080290_0 .net "Eq_flag", 0 0, L_0x7faee20824b0;  1 drivers
v0x7faee2080320_0 .net "HazardMUX_8", 0 0, v0x7faee2077910_0;  1 drivers
v0x7faee20803f0_0 .net "ID_addr", 31 0, v0x7faee2079650_0;  1 drivers
v0x7faee2080500_0 .net "ID_rs", 31 0, L_0x7faee20833c0;  1 drivers
v0x7faee20805d0_0 .net "ID_rt", 31 0, L_0x7faee2083710;  1 drivers
v0x7faee20806a0_0 .net "IERs", 4 0, v0x7faee2078ee0_0;  1 drivers
v0x7faee2080770_0 .net "IERt", 4 0, v0x7faee2078b70_0;  1 drivers
v0x7faee2080840_0 .net "IFIDWrite", 0 0, v0x7faee2077880_0;  1 drivers
v0x7faee2080910_0 .net "IF_inst", 31 0, L_0x7faee2083130;  1 drivers
v0x7faee20809e0_0 .net "JUMP_Addr", 31 0, L_0x7faee2082d10;  1 drivers
v0x7faee2080a70_0 .net "MEM_ALUOut", 31 0, v0x7faee20760c0_0;  1 drivers
v0x7faee2080c00_0 .net "MEM_mux3", 4 0, v0x7faee2076670_0;  1 drivers
v0x7faee2080c90_0 .net "MUX8_data", 7 0, v0x7faee207da10_0;  1 drivers
v0x7faee2080d20_0 .net "MUX_5Out", 31 0, v0x7faee207c6c0_0;  1 drivers
v0x7faee2080db0_0 .net "MUX_7Out", 31 0, v0x7faee207d470_0;  1 drivers
v0x7faee2080e40_0 .net "PCWrite", 0 0, v0x7faee20779a0_0;  1 drivers
v0x7faee2080ed0_0 .net "WB_WBState", 1 0, v0x7faee207a650_0;  1 drivers
v0x7faee2080f60_0 .net "WB_memState", 1 0, v0x7faee20763f0_0;  1 drivers
v0x7faee2081030_0 .net "WB_mux3", 4 0, v0x7faee207aa50_0;  1 drivers
v0x7faee20810c0_0 .net *"_s3", 3 0, L_0x7faee2082410;  1 drivers
v0x7faee2081150_0 .net "am1", 31 0, L_0x7faee2082950;  1 drivers
v0x7faee2081220_0 .net "branch_flag", 0 0, L_0x7faee2082550;  1 drivers
v0x7faee20812b0_0 .net "branch_flagT", 0 0, v0x7faee20747a0_0;  1 drivers
v0x7faee2081340_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  1 drivers
v0x7faee20813d0_0 .net "cm8", 7 0, v0x7faee2074900_0;  1 drivers
v0x7faee20814a0_0 .net "extended", 31 0, L_0x7faee2083e40;  1 drivers
v0x7faee2081530_0 .net "flush", 0 0, L_0x7faee20826a0;  1 drivers
v0x7faee2080b00_0 .net "inst", 31 0, v0x7faee2079910_0;  1 drivers
v0x7faee20817c0_0 .net "inst_addr", 31 0, v0x7faee207e080_0;  1 drivers
v0x7faee2081850_0 .net "jump_flag", 0 0, v0x7faee20749c0_0;  1 drivers
v0x7faee20818e0_0 .net "memRead", 0 0, v0x7faee20761e0_0;  1 drivers
v0x7faee20819b0_0 .net "memWrite", 0 0, v0x7faee2076290_0;  1 drivers
v0x7faee2081a80_0 .net "mux1Out", 31 0, v0x7faee207afb0_0;  1 drivers
v0x7faee2081b50_0 .net "mux3EXMEM", 4 0, v0x7faee207bb00_0;  1 drivers
v0x7faee2081c20_0 .net "mux4ALU", 31 0, v0x7faee207c180_0;  1 drivers
v0x7faee2081cf0_0 .net "mux6ALU", 31 0, v0x7faee207cd40_0;  1 drivers
v0x7faee2081dc0_0 .net "mux7Write", 31 0, v0x7faee20767d0_0;  1 drivers
v0x7faee2081e90_0 .net "start_i", 0 0, v0x7faee20820b0_0;  1 drivers
L_0x7faee2082410 .part v0x7faee207afb0_0, 28, 4;
L_0x7faee20824b0 .cmp/eq 32, L_0x7faee20833c0, L_0x7faee2083710;
L_0x7faee2082bf0 .part v0x7faee2079910_0, 0, 26;
L_0x7faee2082d10 .concat8 [ 28 4 0 0], v0x7faee207f7e0_0, L_0x7faee2082410;
L_0x7faee2083800 .part v0x7faee2079910_0, 21, 5;
L_0x7faee2083910 .part v0x7faee2079910_0, 16, 5;
L_0x7faee20839f0 .part v0x7faee207a650_0, 1, 1;
L_0x7faee2083b10 .part v0x7faee207a650_0, 0, 1;
L_0x7faee2084140 .part v0x7faee2079910_0, 0, 16;
L_0x7faee20842c0 .part v0x7faee2079010_0, 0, 6;
L_0x7faee2084360 .part v0x7faee2078790_0, 1, 1;
L_0x7faee2084400 .part v0x7faee2079910_0, 11, 5;
L_0x7faee20845a0 .part v0x7faee2079910_0, 16, 5;
L_0x7faee2084640 .part v0x7faee2079910_0, 16, 5;
L_0x7faee2084700 .part v0x7faee2079910_0, 21, 5;
L_0x7faee20847a0 .part v0x7faee207da10_0, 6, 2;
L_0x7faee2084880 .part v0x7faee207da10_0, 4, 2;
L_0x7faee20849b0 .part v0x7faee207da10_0, 0, 4;
L_0x7faee2085280 .part v0x7faee20763f0_0, 1, 1;
L_0x7faee20853c0 .part v0x7faee207a650_0, 1, 1;
S_0x7faee205e320 .scope module, "ADD" "Adder" 3 48, 4 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7faee206aba0_0 .net "data1_in", 31 0, L_0x7faee2082b50;  1 drivers
v0x7faee20732b0_0 .net "data2_in", 31 0, v0x7faee2079650_0;  alias, 1 drivers
v0x7faee2073360_0 .net "data_o", 31 0, L_0x7faee2082950;  alias, 1 drivers
L_0x7faee2082950 .arith/sum 32, L_0x7faee2082b50, v0x7faee2079650_0;
S_0x7faee2073470 .scope module, "ALU" "ALU" 3 151, 5 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7faee20841e0 .functor BUFZ 32, v0x7faee20739c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faee20736e0_0 .net "ALUCtrl_i", 2 0, L_0x7faee2084250;  1 drivers
v0x7faee20737a0_0 .net "data1_i", 31 0, v0x7faee207cd40_0;  alias, 1 drivers
v0x7faee2073850_0 .net "data2_i", 31 0, v0x7faee207c180_0;  alias, 1 drivers
v0x7faee2073910_0 .net "data_o", 31 0, L_0x7faee20841e0;  alias, 1 drivers
v0x7faee20739c0_0 .var "result_temp", 31 0;
E_0x7faee2073690 .event edge, v0x7faee20736e0_0, v0x7faee20737a0_0, v0x7faee2073850_0;
S_0x7faee2073af0 .scope module, "ALU_Control" "ALU_Control" 3 158, 6 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7faee2084250 .functor BUFZ 3, v0x7faee2073ec0_0, C4<000>, C4<000>, C4<000>;
v0x7faee2073d50_0 .net "ALUCtrl_o", 2 0, L_0x7faee2084250;  alias, 1 drivers
v0x7faee2073e20_0 .net "ALUOp_i", 1 0, v0x7faee2078040_0;  1 drivers
v0x7faee2073ec0_0 .var "aluCtrl_temp", 2 0;
v0x7faee2073f80_0 .net "funct_i", 5 0, L_0x7faee20842c0;  1 drivers
E_0x7faee2073d10 .event edge, v0x7faee2073e20_0, v0x7faee2073f80_0;
S_0x7faee2074080 .scope module, "Add_PC" "Adder" 3 42, 4 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7faee2074280_0 .net "data1_in", 31 0, v0x7faee207e080_0;  alias, 1 drivers
L_0x101902008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7faee2074340_0 .net "data2_in", 31 0, L_0x101902008;  1 drivers
v0x7faee20743f0_0 .net "data_o", 31 0, L_0x7faee2082750;  alias, 1 drivers
L_0x7faee2082750 .arith/sum 32, v0x7faee207e080_0, L_0x101902008;
S_0x7faee2074500 .scope module, "Control" "Control" 3 35, 7 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /NODIR 0 ""
v0x7faee20747a0_0 .var "branch", 0 0;
v0x7faee2074850_0 .net "data_in", 31 0, v0x7faee2079910_0;  alias, 1 drivers
v0x7faee2074900_0 .var "data_out", 7 0;
v0x7faee20749c0_0 .var "jump", 0 0;
E_0x7faee2074770 .event edge, v0x7faee2074850_0;
S_0x7faee2074ac0 .scope module, "DataMemory" "DataMemory" 3 236, 8 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "memRead_i"
    .port_info 2 /INPUT 1 "memWrite_i"
    .port_info 3 /INPUT 32 "ALUOut_i"
    .port_info 4 /INPUT 32 "WriteData_i"
    .port_info 5 /OUTPUT 32 "ReadData_o"
    .port_info 6 /OUTPUT 8 "memory_o"
v0x7faee20757b0_0 .array/port v0x7faee20757b0, 0;
L_0x7faee2084a50 .functor BUFZ 8, v0x7faee20757b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7faee2074db0_0 .net "ALUOut_i", 31 0, v0x7faee20760c0_0;  alias, 1 drivers
v0x7faee2074e70_0 .net "ReadData_o", 31 0, L_0x7faee2084fc0;  1 drivers
v0x7faee2074f10_0 .net "WriteData_i", 31 0, v0x7faee20767d0_0;  alias, 1 drivers
v0x7faee2074fc0_0 .net *"_s11", 7 0, L_0x7faee2084d40;  1 drivers
v0x7faee2075070_0 .net *"_s13", 31 0, L_0x7faee2084de0;  1 drivers
L_0x101902248 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faee2075160_0 .net *"_s16", 23 0, L_0x101902248;  1 drivers
L_0x101902290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faee2075210_0 .net/2u *"_s17", 31 0, L_0x101902290;  1 drivers
v0x7faee20752c0_0 .net *"_s3", 31 0, L_0x7faee2084ae0;  1 drivers
L_0x1019021b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faee2075370_0 .net *"_s6", 30 0, L_0x1019021b8;  1 drivers
L_0x101902200 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7faee2075480_0 .net/2u *"_s7", 31 0, L_0x101902200;  1 drivers
v0x7faee2075530_0 .net *"_s9", 0 0, L_0x7faee2084c00;  1 drivers
v0x7faee20755d0_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee2075670_0 .net "memRead_i", 0 0, v0x7faee20761e0_0;  alias, 1 drivers
v0x7faee2075710_0 .net "memWrite_i", 0 0, v0x7faee2076290_0;  alias, 1 drivers
v0x7faee20757b0 .array "memory", 31 0, 7 0;
v0x7faee2075b50_0 .net "memory_o", 7 0, L_0x7faee2084a50;  1 drivers
E_0x7faee2074d60 .event posedge, v0x7faee20755d0_0;
L_0x7faee2084ae0 .concat [ 1 31 0 0], v0x7faee20761e0_0, L_0x1019021b8;
L_0x7faee2084c00 .cmp/eq 32, L_0x7faee2084ae0, L_0x101902200;
L_0x7faee2084d40 .array/port v0x7faee20757b0, v0x7faee20760c0_0;
L_0x7faee2084de0 .concat [ 8 24 0 0], L_0x7faee2084d40, L_0x101902248;
L_0x7faee2084fc0 .functor MUXZ 32, L_0x101902290, L_0x7faee2084de0, L_0x7faee2084c00, C4<>;
S_0x7faee2075c70 .scope module, "EX_MEM" "EX_MEM" 3 209, 9 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "mux7_i"
    .port_info 4 /INPUT 5 "mux3_i"
    .port_info 5 /INPUT 2 "MEM_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "ALUOut_o"
    .port_info 8 /OUTPUT 32 "mux7_o"
    .port_info 9 /OUTPUT 5 "mux3_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
v0x7faee2075ff0_0 .net "ALUOut_i", 31 0, L_0x7faee20841e0;  alias, 1 drivers
v0x7faee20760c0_0 .var "ALUOut_o", 31 0;
v0x7faee2076150_0 .net "MEM_i", 1 0, v0x7faee2078790_0;  alias, 1 drivers
v0x7faee20761e0_0 .var "MemRead_o", 0 0;
v0x7faee2076290_0 .var "MemWrite_o", 0 0;
v0x7faee2076360_0 .net "WB_i", 1 0, v0x7faee20788e0_0;  alias, 1 drivers
v0x7faee20763f0_0 .var "WB_o", 1 0;
v0x7faee20764a0_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee2076550_0 .net "mux3_i", 4 0, v0x7faee207bb00_0;  alias, 1 drivers
v0x7faee2076670_0 .var "mux3_o", 4 0;
v0x7faee2076720_0 .net "mux7_i", 31 0, v0x7faee207d470_0;  alias, 1 drivers
v0x7faee20767d0_0 .var "mux7_o", 31 0;
E_0x7faee2075fa0 .event negedge, v0x7faee20755d0_0;
S_0x7faee2076960 .scope module, "ForwardingUnit" "ForwardingUnit" 3 246, 10 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RegRs"
    .port_info 1 /INPUT 5 "ID_EX_RegRt"
    .port_info 2 /INPUT 1 "EX_MEM_regWrite_i"
    .port_info 3 /INPUT 5 "EX_MEM_RegRd_i"
    .port_info 4 /INPUT 1 "MEM_WB_regWrite_i"
    .port_info 5 /INPUT 5 "MEM_WB_RegRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x7faee2085160 .functor BUFZ 2, v0x7faee20771e0_0, C4<00>, C4<00>, C4<00>;
L_0x7faee20851d0 .functor BUFZ 2, v0x7faee20772f0_0, C4<00>, C4<00>, C4<00>;
v0x7faee2076c80_0 .net "EX_MEM_RegRd_i", 4 0, v0x7faee2076670_0;  alias, 1 drivers
v0x7faee2076d50_0 .net "EX_MEM_regWrite_i", 0 0, L_0x7faee2085280;  1 drivers
v0x7faee2076de0_0 .net "ForwardA_o", 1 0, L_0x7faee2085160;  1 drivers
v0x7faee2076e70_0 .net "ForwardB_o", 1 0, L_0x7faee20851d0;  1 drivers
v0x7faee2076f00_0 .net "ID_EX_RegRs", 4 0, v0x7faee2078ee0_0;  alias, 1 drivers
v0x7faee2076fe0_0 .net "ID_EX_RegRt", 4 0, v0x7faee2078b70_0;  alias, 1 drivers
v0x7faee2077090_0 .net "MEM_WB_RegRd_i", 4 0, v0x7faee207aa50_0;  alias, 1 drivers
v0x7faee2077140_0 .net "MEM_WB_regWrite_i", 0 0, L_0x7faee20853c0;  1 drivers
v0x7faee20771e0_0 .var "fa_temp", 1 0;
v0x7faee20772f0_0 .var "fb_temp", 1 0;
E_0x7faee2076c10/0 .event edge, v0x7faee2076d50_0, v0x7faee2076670_0, v0x7faee2076f00_0, v0x7faee2076fe0_0;
E_0x7faee2076c10/1 .event edge, v0x7faee2077140_0, v0x7faee2077090_0;
E_0x7faee2076c10 .event/or E_0x7faee2076c10/0, E_0x7faee2076c10/1;
S_0x7faee2077420 .scope module, "HazardDetection" "HazardDetection" 3 164, 11 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "IDEX_MemRead_i"
    .port_info 1 /INPUT 5 "IDEX_RegisterRt_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /OUTPUT 1 "PCWrite_o"
    .port_info 4 /OUTPUT 1 "IFIDWrite_o"
    .port_info 5 /OUTPUT 1 "MUX8_o"
v0x7faee2077730_0 .net "IDEX_MemRead_i", 0 0, L_0x7faee2084360;  1 drivers
v0x7faee20777e0_0 .net "IDEX_RegisterRt_i", 4 0, v0x7faee2078dc0_0;  alias, 1 drivers
v0x7faee2077880_0 .var "IFIDWrite_o", 0 0;
v0x7faee2077910_0 .var "MUX8_o", 0 0;
v0x7faee20779a0_0 .var "PCWrite_o", 0 0;
v0x7faee2077a80_0 .net "instr_i", 31 0, v0x7faee2079910_0;  alias, 1 drivers
E_0x7faee20776e0 .event edge, v0x7faee2077730_0, v0x7faee20777e0_0, v0x7faee2074850_0;
S_0x7faee2077ba0 .scope module, "ID_EX" "ID_EX" 3 183, 12 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "instr1115_i"
    .port_info 2 /INPUT 5 "instr1620_MUX_i"
    .port_info 3 /INPUT 5 "instr1620_FW_i"
    .port_info 4 /INPUT 5 "instr2125_i"
    .port_info 5 /INPUT 32 "sign_extend_i"
    .port_info 6 /INPUT 32 "RS_data_i"
    .port_info 7 /INPUT 32 "RT_data_i"
    .port_info 8 /INPUT 2 "ctrl_WB_i"
    .port_info 9 /INPUT 2 "ctrl_M_i"
    .port_info 10 /INPUT 4 "ctrl_EX_i"
    .port_info 11 /OUTPUT 5 "instr1115_o"
    .port_info 12 /OUTPUT 5 "instr1620_MUX_o"
    .port_info 13 /OUTPUT 5 "instr1620_FW_o"
    .port_info 14 /OUTPUT 5 "instr2125_o"
    .port_info 15 /OUTPUT 32 "sign_extend_o"
    .port_info 16 /OUTPUT 32 "RS_data_o"
    .port_info 17 /OUTPUT 32 "RT_data_o"
    .port_info 18 /OUTPUT 2 "ctrl_WB_o"
    .port_info 19 /OUTPUT 2 "ctrl_M_o"
    .port_info 20 /OUTPUT 1 "ALUSrc_o"
    .port_info 21 /OUTPUT 2 "ALUOp_o"
    .port_info 22 /OUTPUT 1 "RegDst_o"
v0x7faee2078040_0 .var "ALUOp_o", 1 0;
v0x7faee2078110_0 .var "ALUSrc_o", 0 0;
v0x7faee20781a0_0 .net "RS_data_i", 31 0, L_0x7faee20833c0;  alias, 1 drivers
v0x7faee2078230_0 .var "RS_data_o", 31 0;
v0x7faee20782e0_0 .net "RT_data_i", 31 0, L_0x7faee2083710;  alias, 1 drivers
v0x7faee20783d0_0 .var "RT_data_o", 31 0;
v0x7faee2078480_0 .var "RegDst_o", 0 0;
v0x7faee2078520_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee20785f0_0 .net "ctrl_EX_i", 3 0, L_0x7faee20849b0;  1 drivers
v0x7faee2078700_0 .net "ctrl_M_i", 1 0, L_0x7faee2084880;  1 drivers
v0x7faee2078790_0 .var "ctrl_M_o", 1 0;
v0x7faee2078850_0 .net "ctrl_WB_i", 1 0, L_0x7faee20847a0;  1 drivers
v0x7faee20788e0_0 .var "ctrl_WB_o", 1 0;
v0x7faee2078970_0 .net "instr1115_i", 4 0, L_0x7faee2084400;  1 drivers
v0x7faee2078a10_0 .var "instr1115_o", 4 0;
v0x7faee2078ac0_0 .net "instr1620_FW_i", 4 0, L_0x7faee2084640;  1 drivers
v0x7faee2078b70_0 .var "instr1620_FW_o", 4 0;
v0x7faee2078d30_0 .net "instr1620_MUX_i", 4 0, L_0x7faee20845a0;  1 drivers
v0x7faee2078dc0_0 .var "instr1620_MUX_o", 4 0;
v0x7faee2078e50_0 .net "instr2125_i", 4 0, L_0x7faee2084700;  1 drivers
v0x7faee2078ee0_0 .var "instr2125_o", 4 0;
v0x7faee2078f70_0 .net "sign_extend_i", 31 0, L_0x7faee2083e40;  alias, 1 drivers
v0x7faee2079010_0 .var "sign_extend_o", 31 0;
S_0x7faee20792f0 .scope module, "IF_ID" "IF_ID" 3 173, 13 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 1 "IFIDWrite_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "addr_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x7faee2079590_0 .net "IFIDWrite_i", 0 0, v0x7faee2077880_0;  alias, 1 drivers
v0x7faee2077d50_0 .net "addr_i", 31 0, L_0x7faee2082750;  alias, 1 drivers
v0x7faee2079650_0 .var "addr_o", 31 0;
v0x7faee2079720_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee20797b0_0 .net "flush_i", 0 0, L_0x7faee20826a0;  alias, 1 drivers
v0x7faee2079880_0 .net "instr_i", 31 0, L_0x7faee2083130;  alias, 1 drivers
v0x7faee2079910_0 .var "instr_o", 31 0;
S_0x7faee2079a80 .scope module, "Instruction_Memory" "Instruction_Memory" 3 72, 14 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7faee2083130 .functor BUFZ 32, L_0x7faee2082df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faee2079c60_0 .net *"_s0", 31 0, L_0x7faee2082df0;  1 drivers
v0x7faee2079d10_0 .net *"_s2", 31 0, L_0x7faee2082fb0;  1 drivers
v0x7faee2079db0_0 .net *"_s4", 29 0, L_0x7faee2082eb0;  1 drivers
L_0x101902098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faee2079e40_0 .net *"_s6", 1 0, L_0x101902098;  1 drivers
v0x7faee2079ef0_0 .net "addr_i", 31 0, v0x7faee207e080_0;  alias, 1 drivers
v0x7faee2079fd0_0 .net "instr_o", 31 0, L_0x7faee2083130;  alias, 1 drivers
v0x7faee207a080 .array "memory", 255 0, 31 0;
L_0x7faee2082df0 .array/port v0x7faee207a080, L_0x7faee2082fb0;
L_0x7faee2082eb0 .part v0x7faee207e080_0, 2, 30;
L_0x7faee2082fb0 .concat [ 30 2 0 0], L_0x7faee2082eb0, L_0x101902098;
S_0x7faee207a140 .scope module, "MEM_WB" "MEM_WB" 3 224, 15 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ReadData_i"
    .port_info 3 /INPUT 5 "mux3_i"
    .port_info 4 /INPUT 32 "immed_i"
    .port_info 5 /OUTPUT 2 "WB_o"
    .port_info 6 /OUTPUT 32 "ReadData_o"
    .port_info 7 /OUTPUT 5 "mux3_o"
    .port_info 8 /OUTPUT 32 "immed_o"
v0x7faee207a420_0 .net "ReadData_i", 31 0, L_0x7faee2084fc0;  alias, 1 drivers
v0x7faee207a4e0_0 .var "ReadData_o", 31 0;
v0x7faee207a580_0 .net "WB_i", 1 0, v0x7faee20763f0_0;  alias, 1 drivers
v0x7faee207a650_0 .var "WB_o", 1 0;
v0x7faee207a6f0_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee207a840_0 .net "immed_i", 31 0, v0x7faee20760c0_0;  alias, 1 drivers
v0x7faee207a8d0_0 .var "immed_o", 31 0;
v0x7faee207a970_0 .net "mux3_i", 4 0, v0x7faee2076670_0;  alias, 1 drivers
v0x7faee207aa50_0 .var "mux3_o", 4 0;
S_0x7faee207abe0 .scope module, "MUX_1" "MUX32" 3 88, 16 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7faee207ae20_0 .net "data1_i", 31 0, L_0x7faee2082750;  alias, 1 drivers
v0x7faee207af10_0 .net "data2_i", 31 0, L_0x7faee2082950;  alias, 1 drivers
v0x7faee207afb0_0 .var "data_o", 31 0;
v0x7faee207b060_0 .net "select_i", 0 0, L_0x7faee2082550;  alias, 1 drivers
E_0x7faee207adc0 .event edge, v0x7faee207b060_0, v0x7faee2073360_0, v0x7faee20743f0_0;
S_0x7faee207b160 .scope module, "MUX_2" "MUX32" 3 95, 16 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7faee207b3d0_0 .net "data1_i", 31 0, v0x7faee207afb0_0;  alias, 1 drivers
v0x7faee207b4a0_0 .net "data2_i", 31 0, L_0x7faee2082d10;  alias, 1 drivers
v0x7faee207b540_0 .var "data_o", 31 0;
v0x7faee207b600_0 .net "select_i", 0 0, v0x7faee20749c0_0;  alias, 1 drivers
E_0x7faee207b370 .event edge, v0x7faee20749c0_0, v0x7faee207b4a0_0, v0x7faee207afb0_0;
S_0x7faee207b700 .scope module, "MUX_3" "MUX5" 3 102, 17 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7faee207b970_0 .net "data1_i", 4 0, v0x7faee2078dc0_0;  alias, 1 drivers
v0x7faee207ba60_0 .net "data2_i", 4 0, v0x7faee2078a10_0;  1 drivers
v0x7faee207bb00_0 .var "data_o", 4 0;
v0x7faee207bbd0_0 .net "select_i", 0 0, v0x7faee2078480_0;  1 drivers
E_0x7faee207b910 .event edge, v0x7faee2078480_0, v0x7faee2078a10_0, v0x7faee20777e0_0;
S_0x7faee207bcb0 .scope module, "MUX_4" "MUX32" 3 109, 16 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7faee207c020_0 .net "data1_i", 31 0, v0x7faee207d470_0;  alias, 1 drivers
v0x7faee207c0f0_0 .net "data2_i", 31 0, v0x7faee2079010_0;  alias, 1 drivers
v0x7faee207c180_0 .var "data_o", 31 0;
v0x7faee207c210_0 .net "select_i", 0 0, v0x7faee2078110_0;  1 drivers
E_0x7faee207bfc0 .event edge, v0x7faee2078110_0, v0x7faee2079010_0, v0x7faee2076720_0;
S_0x7faee207c2d0 .scope module, "MUX_5" "MUX32" 3 116, 16 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7faee207c540_0 .net "data1_i", 31 0, v0x7faee207a8d0_0;  1 drivers
v0x7faee207c610_0 .net "data2_i", 31 0, v0x7faee207a4e0_0;  1 drivers
v0x7faee207c6c0_0 .var "data_o", 31 0;
v0x7faee207c770_0 .net "select_i", 0 0, L_0x7faee2083b10;  1 drivers
E_0x7faee207c4e0 .event edge, v0x7faee207c770_0, v0x7faee207a4e0_0, v0x7faee207a8d0_0;
S_0x7faee207c870 .scope module, "MUX_6" "MUX3" 3 123, 18 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7faee207cb10_0 .net "data1_i", 31 0, v0x7faee2078230_0;  1 drivers
v0x7faee207cbe0_0 .net "data2_i", 31 0, v0x7faee207c6c0_0;  alias, 1 drivers
v0x7faee207cc90_0 .net "data3_i", 31 0, v0x7faee20760c0_0;  alias, 1 drivers
v0x7faee207cd40_0 .var "data_o", 31 0;
v0x7faee207cdf0_0 .net "select_i", 1 0, L_0x7faee2085160;  alias, 1 drivers
E_0x7faee207cad0 .event edge, v0x7faee2076de0_0, v0x7faee2074db0_0, v0x7faee207c6c0_0, v0x7faee2078230_0;
S_0x7faee207cf30 .scope module, "MUX_7" "MUX3" 3 131, 18 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7faee207d1c0_0 .net "data1_i", 31 0, v0x7faee20783d0_0;  1 drivers
v0x7faee207d290_0 .net "data2_i", 31 0, v0x7faee207c6c0_0;  alias, 1 drivers
v0x7faee207d360_0 .net "data3_i", 31 0, v0x7faee20760c0_0;  alias, 1 drivers
v0x7faee207d470_0 .var "data_o", 31 0;
v0x7faee207d510_0 .net "select_i", 1 0, L_0x7faee20851d0;  alias, 1 drivers
E_0x7faee207d160 .event edge, v0x7faee2076e70_0, v0x7faee2074db0_0, v0x7faee207c6c0_0, v0x7faee20783d0_0;
S_0x7faee207d640 .scope module, "MUX_8" "MUX8" 3 139, 19 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7faee207d8a0_0 .net "data1_i", 7 0, v0x7faee2074900_0;  alias, 1 drivers
L_0x101902170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7faee207d970_0 .net "data2_i", 7 0, L_0x101902170;  1 drivers
v0x7faee207da10_0 .var "data_o", 7 0;
v0x7faee207dad0_0 .net "select_i", 0 0, v0x7faee2077910_0;  alias, 1 drivers
E_0x7faee207ca20 .event edge, v0x7faee2077910_0, v0x7faee207d970_0, v0x7faee2074900_0;
S_0x7faee207dbd0 .scope module, "PC" "PC" 3 64, 20 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "PCWrite_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7faee207de80_0 .net "PCWrite_i", 0 0, v0x7faee20779a0_0;  alias, 1 drivers
v0x7faee207df20_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee207dfb0_0 .net "pc_i", 31 0, v0x7faee207b540_0;  1 drivers
v0x7faee207e080_0 .var "pc_o", 31 0;
v0x7faee207e150_0 .net "start_i", 0 0, v0x7faee20820b0_0;  alias, 1 drivers
E_0x7faee207de30 .event negedge, v0x7faee207e150_0, v0x7faee20755d0_0;
S_0x7faee207e280 .scope module, "Registers" "Registers" 3 77, 21 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7faee20833c0 .functor BUFZ 32, L_0x7faee20831e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7faee2083710 .functor BUFZ 32, L_0x7faee20834b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7faee207e530_0 .net "RDaddr_i", 4 0, v0x7faee207aa50_0;  alias, 1 drivers
v0x7faee207e600_0 .net "RDdata_i", 31 0, v0x7faee207c6c0_0;  alias, 1 drivers
v0x7faee207e690_0 .net "RSaddr_i", 4 0, L_0x7faee2083800;  1 drivers
v0x7faee207e720_0 .net "RSdata_o", 31 0, L_0x7faee20833c0;  alias, 1 drivers
v0x7faee207e7d0_0 .net "RTaddr_i", 4 0, L_0x7faee2083910;  1 drivers
v0x7faee207e8b0_0 .net "RTdata_o", 31 0, L_0x7faee2083710;  alias, 1 drivers
v0x7faee207e950_0 .net "RegWrite_i", 0 0, L_0x7faee20839f0;  1 drivers
v0x7faee207e9e0_0 .net *"_s0", 31 0, L_0x7faee20831e0;  1 drivers
v0x7faee207ea90_0 .net *"_s10", 6 0, L_0x7faee2083570;  1 drivers
L_0x101902128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faee207ebc0_0 .net *"_s13", 1 0, L_0x101902128;  1 drivers
v0x7faee207ec70_0 .net *"_s2", 6 0, L_0x7faee2083280;  1 drivers
L_0x1019020e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faee207ed20_0 .net *"_s5", 1 0, L_0x1019020e0;  1 drivers
v0x7faee207edd0_0 .net *"_s8", 31 0, L_0x7faee20834b0;  1 drivers
v0x7faee207ee80_0 .net "clk_i", 0 0, v0x7faee2081f20_0;  alias, 1 drivers
v0x7faee207ef10 .array "register", 31 0, 31 0;
L_0x7faee20831e0 .array/port v0x7faee207ef10, L_0x7faee2083280;
L_0x7faee2083280 .concat [ 5 2 0 0], L_0x7faee2083800, L_0x1019020e0;
L_0x7faee20834b0 .array/port v0x7faee207ef10, L_0x7faee2083570;
L_0x7faee2083570 .concat [ 5 2 0 0], L_0x7faee2083910, L_0x101902128;
S_0x7faee207f030 .scope module, "Sign_Extend" "Sign_Extend" 3 146, 22 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7faee207f220_0 .net *"_s1", 0 0, L_0x7faee2083bb0;  1 drivers
v0x7faee207f2e0_0 .net *"_s2", 15 0, L_0x7faee2083c50;  1 drivers
v0x7faee207f380_0 .net "data_i", 15 0, L_0x7faee2084140;  1 drivers
v0x7faee207f410_0 .net "data_o", 31 0, L_0x7faee2083e40;  alias, 1 drivers
L_0x7faee2083bb0 .part L_0x7faee2084140, 15, 1;
LS_0x7faee2083c50_0_0 .concat [ 1 1 1 1], L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0;
LS_0x7faee2083c50_0_4 .concat [ 1 1 1 1], L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0;
LS_0x7faee2083c50_0_8 .concat [ 1 1 1 1], L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0;
LS_0x7faee2083c50_0_12 .concat [ 1 1 1 1], L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0, L_0x7faee2083bb0;
L_0x7faee2083c50 .concat [ 4 4 4 4], LS_0x7faee2083c50_0_0, LS_0x7faee2083c50_0_4, LS_0x7faee2083c50_0_8, LS_0x7faee2083c50_0_12;
L_0x7faee2083e40 .concat [ 16 16 0 0], L_0x7faee2084140, L_0x7faee2083c50;
S_0x7faee207f4f0 .scope module, "shiftLeft2_26" "shiftLeft2_26" 3 59, 23 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7faee207f720_0 .net "data_i", 25 0, L_0x7faee2082bf0;  1 drivers
v0x7faee207f7e0_0 .var "data_o", 27 0;
E_0x7faee207f6d0 .event edge, v0x7faee207f720_0;
S_0x7faee207f8c0 .scope module, "shiftLeft2_32" "shiftLeft2_32" 3 54, 24 1 0, S_0x7faee205bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7faee207faa0_0 .net *"_s2", 29 0, L_0x7faee2082a30;  1 drivers
L_0x101902050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faee207fb60_0 .net *"_s4", 1 0, L_0x101902050;  1 drivers
v0x7faee207fc10_0 .net "data_i", 31 0, L_0x7faee2083e40;  alias, 1 drivers
v0x7faee207fd00_0 .net "data_o", 31 0, L_0x7faee2082b50;  alias, 1 drivers
L_0x7faee2082a30 .part L_0x7faee2083e40, 0, 30;
L_0x7faee2082b50 .concat [ 2 30 0 0], L_0x101902050, L_0x7faee2082a30;
    .scope S_0x7faee2074500;
T_0 ;
    %wait E_0x7faee2074770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faee20747a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faee20749c0_0, 0, 1;
    %load/vec4 v0x7faee2074850_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 140, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 236, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faee20747a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7faee2074900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faee20749c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faee207f4f0;
T_1 ;
    %wait E_0x7faee207f6d0;
    %load/vec4 v0x7faee207f720_0;
    %parti/s 1, 25, 6;
    %replicate 2;
    %load/vec4 v0x7faee207f720_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7faee207f7e0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7faee207dbd0;
T_2 ;
    %wait E_0x7faee207de30;
    %load/vec4 v0x7faee207e150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7faee207e080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7faee207de80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7faee207e080_0;
    %assign/vec4 v0x7faee207e080_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7faee207de80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7faee207dfb0_0;
    %assign/vec4 v0x7faee207e080_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7faee207e280;
T_3 ;
    %wait E_0x7faee2074d60;
    %load/vec4 v0x7faee207e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7faee207e600_0;
    %load/vec4 v0x7faee207e530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faee207ef10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7faee207abe0;
T_4 ;
    %wait E_0x7faee207adc0;
    %load/vec4 v0x7faee207b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7faee207af10_0;
    %store/vec4 v0x7faee207afb0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7faee207ae20_0;
    %store/vec4 v0x7faee207afb0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7faee207b160;
T_5 ;
    %wait E_0x7faee207b370;
    %load/vec4 v0x7faee207b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7faee207b4a0_0;
    %store/vec4 v0x7faee207b540_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7faee207b3d0_0;
    %store/vec4 v0x7faee207b540_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7faee207b700;
T_6 ;
    %wait E_0x7faee207b910;
    %load/vec4 v0x7faee207bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7faee207ba60_0;
    %store/vec4 v0x7faee207bb00_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7faee207b970_0;
    %store/vec4 v0x7faee207bb00_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7faee207bcb0;
T_7 ;
    %wait E_0x7faee207bfc0;
    %load/vec4 v0x7faee207c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7faee207c0f0_0;
    %store/vec4 v0x7faee207c180_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7faee207c020_0;
    %store/vec4 v0x7faee207c180_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7faee207c2d0;
T_8 ;
    %wait E_0x7faee207c4e0;
    %load/vec4 v0x7faee207c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7faee207c610_0;
    %store/vec4 v0x7faee207c6c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7faee207c540_0;
    %store/vec4 v0x7faee207c6c0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7faee207c870;
T_9 ;
    %wait E_0x7faee207cad0;
    %load/vec4 v0x7faee207cdf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7faee207cc90_0;
    %store/vec4 v0x7faee207cd40_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7faee207cdf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7faee207cbe0_0;
    %store/vec4 v0x7faee207cd40_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7faee207cb10_0;
    %store/vec4 v0x7faee207cd40_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7faee207cf30;
T_10 ;
    %wait E_0x7faee207d160;
    %load/vec4 v0x7faee207d510_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7faee207d360_0;
    %store/vec4 v0x7faee207d470_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7faee207d510_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7faee207d290_0;
    %store/vec4 v0x7faee207d470_0, 0, 32;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7faee207d1c0_0;
    %store/vec4 v0x7faee207d470_0, 0, 32;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7faee207d640;
T_11 ;
    %wait E_0x7faee207ca20;
    %load/vec4 v0x7faee207dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7faee207d970_0;
    %store/vec4 v0x7faee207da10_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7faee207d8a0_0;
    %store/vec4 v0x7faee207da10_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7faee2073470;
T_12 ;
    %wait E_0x7faee2073690;
    %load/vec4 v0x7faee20736e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x7faee20737a0_0;
    %load/vec4 v0x7faee2073850_0;
    %and;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x7faee20737a0_0;
    %load/vec4 v0x7faee2073850_0;
    %or;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x7faee20737a0_0;
    %load/vec4 v0x7faee2073850_0;
    %add;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x7faee20737a0_0;
    %load/vec4 v0x7faee2073850_0;
    %sub;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x7faee20737a0_0;
    %load/vec4 v0x7faee2073850_0;
    %mul;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee20739c0_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7faee2073af0;
T_13 ;
    %wait E_0x7faee2073d10;
    %load/vec4 v0x7faee2073e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7faee2073f80_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.4;
T_13.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7faee2073ec0_0, 0, 3;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7faee2077420;
T_14 ;
    %wait E_0x7faee20776e0;
    %load/vec4 v0x7faee2077730_0;
    %load/vec4 v0x7faee20777e0_0;
    %load/vec4 v0x7faee2077a80_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7faee20777e0_0;
    %load/vec4 v0x7faee2077a80_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faee20779a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faee2077880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faee2077910_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faee20779a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faee2077880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faee2077910_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7faee20792f0;
T_15 ;
    %wait E_0x7faee2075fa0;
    %load/vec4 v0x7faee20797b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7faee2077d50_0;
    %assign/vec4 v0x7faee2079650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7faee2079910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7faee2079590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7faee2077d50_0;
    %assign/vec4 v0x7faee2079650_0, 0;
    %load/vec4 v0x7faee2079880_0;
    %assign/vec4 v0x7faee2079910_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7faee2077ba0;
T_16 ;
    %wait E_0x7faee2075fa0;
    %load/vec4 v0x7faee2078970_0;
    %assign/vec4 v0x7faee2078a10_0, 0;
    %load/vec4 v0x7faee2078d30_0;
    %assign/vec4 v0x7faee2078dc0_0, 0;
    %load/vec4 v0x7faee2078ac0_0;
    %assign/vec4 v0x7faee2078b70_0, 0;
    %load/vec4 v0x7faee2078e50_0;
    %assign/vec4 v0x7faee2078ee0_0, 0;
    %load/vec4 v0x7faee2078f70_0;
    %assign/vec4 v0x7faee2079010_0, 0;
    %load/vec4 v0x7faee20781a0_0;
    %assign/vec4 v0x7faee2078230_0, 0;
    %load/vec4 v0x7faee20782e0_0;
    %assign/vec4 v0x7faee20783d0_0, 0;
    %load/vec4 v0x7faee2078850_0;
    %assign/vec4 v0x7faee20788e0_0, 0;
    %load/vec4 v0x7faee2078700_0;
    %assign/vec4 v0x7faee2078790_0, 0;
    %load/vec4 v0x7faee20785f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7faee2078480_0, 0;
    %load/vec4 v0x7faee20785f0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7faee2078040_0, 0;
    %load/vec4 v0x7faee20785f0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7faee2078110_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7faee2075c70;
T_17 ;
    %wait E_0x7faee2075fa0;
    %load/vec4 v0x7faee2076360_0;
    %assign/vec4 v0x7faee20763f0_0, 0;
    %load/vec4 v0x7faee2075ff0_0;
    %assign/vec4 v0x7faee20760c0_0, 0;
    %load/vec4 v0x7faee2076720_0;
    %assign/vec4 v0x7faee20767d0_0, 0;
    %load/vec4 v0x7faee2076550_0;
    %assign/vec4 v0x7faee2076670_0, 0;
    %load/vec4 v0x7faee2076150_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7faee20761e0_0, 0;
    %load/vec4 v0x7faee2076150_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7faee2076290_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7faee207a140;
T_18 ;
    %wait E_0x7faee2075fa0;
    %load/vec4 v0x7faee207a580_0;
    %assign/vec4 v0x7faee207a650_0, 0;
    %load/vec4 v0x7faee207a420_0;
    %assign/vec4 v0x7faee207a4e0_0, 0;
    %load/vec4 v0x7faee207a840_0;
    %assign/vec4 v0x7faee207a8d0_0, 0;
    %load/vec4 v0x7faee207a970_0;
    %assign/vec4 v0x7faee207aa50_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7faee2074ac0;
T_19 ;
    %wait E_0x7faee2074d60;
    %load/vec4 v0x7faee2075710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7faee2074f10_0;
    %pad/u 8;
    %ix/getv 3, v0x7faee2074db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7faee20757b0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7faee2076960;
T_20 ;
    %wait E_0x7faee2076c10;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faee20771e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7faee20772f0_0, 0, 2;
    %load/vec4 v0x7faee2076d50_0;
    %load/vec4 v0x7faee2076c80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7faee2076c80_0;
    %load/vec4 v0x7faee2076f00_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faee20771e0_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x7faee2076c80_0;
    %load/vec4 v0x7faee2076fe0_0;
    %cmp/e;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7faee20772f0_0, 0, 2;
T_20.4 ;
T_20.0 ;
    %load/vec4 v0x7faee2077140_0;
    %load/vec4 v0x7faee2077090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7faee2077090_0;
    %load/vec4 v0x7faee2076f00_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faee20771e0_0, 0, 2;
T_20.8 ;
    %load/vec4 v0x7faee2077090_0;
    %load/vec4 v0x7faee2076fe0_0;
    %cmp/e;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7faee20772f0_0, 0, 2;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7faee20512e0;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7faee2081f20_0;
    %inv;
    %store/vec4 v0x7faee2081f20_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7faee20512e0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee2082140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee2082380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee20821d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7faee2082260_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7faee2082260_0;
    %store/vec4a v0x7faee207a080, 4, 0;
    %load/vec4 v0x7faee2082260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7faee2082260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7faee2082260_0;
    %store/vec4a v0x7faee20757b0, 4, 0;
    %load/vec4 v0x7faee2082260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7faee2082260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7faee2082260_0;
    %store/vec4a v0x7faee207ef10, 4, 0;
    %load/vec4 v0x7faee2082260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee2082260_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %vpi_call 2 43 "$readmemb", "Fibonacci_instruction.txt", v0x7faee207a080 {0 0 0};
    %vpi_func 2 47 "$fopen" 32, "Fibonacci_output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7faee20822f0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7faee20757b0, 4, 0;
    %vpi_call 2 53 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faee2081f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faee20820b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faee20820b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7faee20512e0;
T_23 ;
    %wait E_0x7faee2075fa0;
    %load/vec4 v0x7faee2082140_0;
    %cmpi/e 70, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 66 "$stop" {0 0 0};
T_23.0 ;
    %load/vec4 v0x7faee2077910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7faee20749c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7faee20747a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x7faee2082380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee2082380_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x7faee2081530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x7faee20821d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee20821d0_0, 0, 32;
T_23.4 ;
    %vpi_call 2 73 "$fdisplay", v0x7faee20822f0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7faee2082140_0, v0x7faee20820b0_0, v0x7faee2082380_0, v0x7faee20821d0_0, v0x7faee207e080_0 {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x7faee20822f0_0, "Registers" {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x7faee20822f0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7faee207ef10, 0>, &A<v0x7faee207ef10, 8>, &A<v0x7faee207ef10, 16>, &A<v0x7faee207ef10, 24> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x7faee20822f0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7faee207ef10, 1>, &A<v0x7faee207ef10, 9>, &A<v0x7faee207ef10, 17>, &A<v0x7faee207ef10, 25> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x7faee20822f0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7faee207ef10, 2>, &A<v0x7faee207ef10, 10>, &A<v0x7faee207ef10, 18>, &A<v0x7faee207ef10, 26> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7faee20822f0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7faee207ef10, 3>, &A<v0x7faee207ef10, 11>, &A<v0x7faee207ef10, 19>, &A<v0x7faee207ef10, 27> {0 0 0};
    %vpi_call 2 81 "$fdisplay", v0x7faee20822f0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7faee207ef10, 4>, &A<v0x7faee207ef10, 12>, &A<v0x7faee207ef10, 20>, &A<v0x7faee207ef10, 28> {0 0 0};
    %vpi_call 2 82 "$fdisplay", v0x7faee20822f0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7faee207ef10, 5>, &A<v0x7faee207ef10, 13>, &A<v0x7faee207ef10, 21>, &A<v0x7faee207ef10, 29> {0 0 0};
    %vpi_call 2 83 "$fdisplay", v0x7faee20822f0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7faee207ef10, 6>, &A<v0x7faee207ef10, 14>, &A<v0x7faee207ef10, 22>, &A<v0x7faee207ef10, 30> {0 0 0};
    %vpi_call 2 84 "$fdisplay", v0x7faee20822f0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7faee207ef10, 7>, &A<v0x7faee207ef10, 15>, &A<v0x7faee207ef10, 23>, &A<v0x7faee207ef10, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 91 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 92 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 93 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7faee20757b0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 94 "$fdisplay", v0x7faee20822f0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7faee20822f0_0, "\012" {0 0 0};
    %load/vec4 v0x7faee2082140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faee2082140_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "DataMemory.v";
    "EX_MEM.v";
    "ForwardingUnit.v";
    "HazardDetection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "shiftLeft2_26.v";
    "shiftLeft2_32.v";
