// Seed: 410383658
macromodule module_0 (
    input wire id_0
);
  uwire id_2;
  wire  id_3;
  assign id_2 = 1'b0;
  assign id_2 = 1;
  assign module_1.type_0 = 0;
  assign id_2 = -1;
  wire id_4;
  wire id_5, id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri id_3
);
  wor id_5 = (-1'b0) - -1;
  assign id_1 = 1'h0;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    output tri0 id_4,
    output wire id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    output tri id_9,
    id_21,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    output tri id_13,
    id_22,
    output supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    input tri0 id_17,
    output wand id_18,
    input uwire id_19
);
  supply1 id_23;
  assign id_14 = -1;
  module_0 modCall_1 (id_0);
  always id_18 = 1;
  wire id_24;
  id_25(
      -1
  );
  always_latch id_5 = id_23;
endmodule
