# verilog-single-cycle-dsp
# Single-Cycle Processor with DSP Unit (Verilog)  This project implements a **single-cycle CPU architecture** with an integrated DSP unit, designed and simulated using **Xilinx Vivado**.
