$date
	Fri Aug 25 16:25:48 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module conquest_tb $end
$var wire 8 ! rec_dataH [7:0] $end
$var wire 1 " rec_readyH $end
$var wire 1 # uart_XMIT_dataH $end
$var wire 1 $ xmit_doneH $end
$var reg 10 % _conc_opcode [9:0] $end
$var reg 32 & _conc_pc [31:0] $end
$var reg 1 ' sys_clk $end
$var reg 1 ( sys_rst_l $end
$var reg 1 ) uart_REC_dataH $end
$var reg 1 * xmitH $end
$var reg 8 + xmit_dataH [7:0] $end
$scope module _conc_top_inst $end
$var wire 1 ' sys_clk $end
$var wire 1 ( sys_rst_l $end
$var wire 1 ) uart_REC_dataH $end
$var wire 1 * xmitH $end
$var wire 8 , xmit_dataH [7:0] $end
$var reg 4 - iRECEIVER_bitCell_cntrH [3:0] $end
$var reg 1 . iRECEIVER_cntr_resetH $end
$var reg 1 / iRECEIVER_countH $end
$var reg 3 0 iRECEIVER_next_state [2:0] $end
$var reg 1 1 iRECEIVER_rec_datH $end
$var reg 1 2 iRECEIVER_rec_datSyncH $end
$var reg 8 3 iRECEIVER_rec_dataH [7:0] $end
$var reg 1 4 iRECEIVER_rec_readyH $end
$var reg 1 5 iRECEIVER_rec_readyH_temp $end
$var reg 1 6 iRECEIVER_rec_readyInH $end
$var reg 4 7 iRECEIVER_recd_bitCntrH [3:0] $end
$var reg 1 8 iRECEIVER_rstCountH $end
$var reg 1 9 iRECEIVER_shiftH $end
$var reg 3 : iRECEIVER_state [2:0] $end
$var reg 4 ; iXMIT_bitCell_cntrH [3:0] $end
$var reg 4 < iXMIT_bitCountH [3:0] $end
$var reg 1 = iXMIT_countEnaH $end
$var reg 1 > iXMIT_ena_bitCountH $end
$var reg 1 ? iXMIT_load_shiftRegH $end
$var reg 3 @ iXMIT_next_state [2:0] $end
$var reg 1 A iXMIT_rst_bitCountH $end
$var reg 1 B iXMIT_shiftEnaH $end
$var reg 3 C iXMIT_state [2:0] $end
$var reg 1 D iXMIT_uart_xmitH $end
$var reg 2 E iXMIT_xmitDataSelH [1:0] $end
$var reg 8 F iXMIT_xmit_ShiftRegH [7:0] $end
$var reg 1 G iXMIT_xmit_doneH $end
$var reg 1 H iXMIT_xmit_doneInH $end
$var reg 8 I rec_dataH [7:0] $end
$var reg 8 J rec_dataH_temp [7:0] $end
$var reg 1 K rec_readyH $end
$var reg 1 L uart_XMIT_dataH $end
$var reg 1 M xmit_doneH $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0M
1L
0K
b0 J
b0 I
1H
0G
b0 F
b1 E
1D
b0 C
0B
1A
b0 @
0?
0>
0=
b0 <
b0 ;
b0 :
09
08
b0 7
06
05
04
b0 3
02
01
b0 0
0/
1.
b0 -
b0 ,
b0 +
0*
0)
1(
0'
b1 &
b110001111 %
0$
x#
0"
b0 !
$end
#1
1?
b10 @
0H
0A
b11000111 +
b11000111 ,
1*
#2
bx %
b10 &
0(
1'
#3
16
18
b1 0
1H
1A
0?
b0 @
11
12
b1 :
bx +
bx ,
x*
x)
#5
0'
#7
1(
#10
b11 &
1'
#11
x"
1K
14
x$
1M
15
x2
1G
#15
0'
#17
