Release 13.1 - xst O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: CPLDLoaderSteph.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPLDLoaderSteph.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPLDLoaderSteph"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : CPLDLoaderSteph
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mgrinda/netfpga_10g_dev_WORKING_BOOT/projects/configuration_test/CPLD/configuration_test/CPLDLoaderSteph_old.vhd" in Library work.
Entity <cpldloadersteph> compiled.
Entity <cpldloadersteph> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPLDLoaderSteph> in library <work> (architecture <structural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPLDLoaderSteph> in library <work> (Architecture <structural>).
INFO:Xst:2679 - Register <FLASH_A_WP> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FLASH_B_WP> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FLASH_A_A<23>> in unit <CPLDLoaderSteph> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FLASH_A_RW> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FLASH_B_RW> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <config_cnt> in unit <CPLDLoaderSteph> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FlashAddress> in unit <CPLDLoaderSteph> has a constant value of 000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <SendAddress> in unit <CPLDLoaderSteph> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<15>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<14>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<13>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<12>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<11>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<10>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<9>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FPGAData<8>> in unit <CPLDLoaderSteph> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <CPLDLoaderSteph> analyzed. Unit <CPLDLoaderSteph> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPLDLoaderSteph>.
    Related source file is "/home/mgrinda/netfpga_10g_dev_WORKING_BOOT/projects/configuration_test/CPLD/configuration_test/CPLDLoaderSteph_old.vhd".
WARNING:Xst:1780 - Signal <pause> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <config_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk50_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk125_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Top16Bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SendAddress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PrevInit_B> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PrevConfProceed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PrevCCLK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GotReboot> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Flash_A_G_buffered_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FlashAddress> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DelayedPause> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CCLK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <FLASH_B_G> equivalent to <FLASH_A_G> has been removed
    Register <FLASH_B_L> equivalent to <FLASH_A_L> has been removed
    Register <FLASH_B_RP> equivalent to <FLASH_A_RP> has been removed
    Register <FLASH_B_W> equivalent to <FLASH_A_W> has been removed
    Found 1-bit tristate buffer for signal <Program_B>.
    Found 16-bit tristate buffer for signal <FPGA_data>.
    Found 23-bit register for signal <FLASH_A_A<22:0>>.
    Found 16-bit tristate buffer for signal <FLASH_A_DQ>.
    Found 1-bit register for signal <FLASH_A_E>.
    Found 1-bit register for signal <FLASH_A_G>.
    Found 1-bit register for signal <FLASH_A_RP>.
    Found 1-bit register for signal <FLASH_A_W>.
    Found 1-bit register for signal <FLASH_A_L>.
    Found 16-bit tristate buffer for signal <FLASH_B_DQ>.
    Found 1-bit register for signal <FLASH_B_E>.
    Found 1-bit register for signal <AlternateCycle>.
    Found 20-bit down counter for signal <BootCount>.
    Found 1-bit register for signal <BootSelect>.
    Found 25-bit up counter for signal <clk_cnt_i>.
    Found 1-bit register for signal <ConfProceed>.
    Found 16-bit register for signal <FLASH_A_DQ_buffered>.
    Found 1-bit register for signal <Flash_A_G_buffered>.
    Found 1-bit register for signal <FLASH_AK>.
    Found 16-bit register for signal <FPGA_data_buffered>.
    Found 8-bit register for signal <FPGAData<7:0>>.
    Found 1-bit register for signal <Init_b_Reg>.
    Found 1-bit register for signal <Mtridata_Program_B> created at line 174.
    Found 1-bit register for signal <Mtrien_Program_B> created at line 174.
    Found 1-bit register for signal <OldBoot>.
    Found 1-bit register for signal <Prog_B_Reg>.
    Found 16-bit up counter for signal <WasDone>.
    Summary:
	inferred   3 Counter(s).
	inferred  59 D-type flip-flop(s).
	inferred  49 Tristate(s).
Unit <CPLDLoaderSteph> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 1
 20-bit down counter                                   : 1
 25-bit up counter                                     : 1
# Registers                                            : 64
 1-bit register                                        : 63
 16-bit register                                       : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 1
 16-bit tristate buffer                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block BootSelect.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 16-bit up counter                                     : 1
 20-bit down counter                                   : 1
 25-bit up counter                                     : 1
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch BootSelect hinder the constant cleaning in the block CPLDLoaderSteph.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <clk_cnt_i_2> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_3> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_4> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_5> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_6> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_7> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_8> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_9> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_10> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_11> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_12> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_13> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_14> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_15> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_16> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_17> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_18> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_19> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_20> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_21> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_22> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_23> of sequential type is unconnected in block <CPLDLoaderSteph>.
WARNING:Xst:2677 - Node <clk_cnt_i_24> of sequential type is unconnected in block <CPLDLoaderSteph>.

Optimizing unit <CPLDLoaderSteph> ...
  implementation constraint: IOB=auto	 : Mtridata_Program_B
  implementation constraint: IOB=auto	 : Mtrien_Program_B
  implementation constraint: INIT=r	 : WasDone_14
  implementation constraint: INIT=r	 : BootSelect
  implementation constraint: INIT=r	 : WasDone_13
  implementation constraint: INIT=r	 : WasDone_12
  implementation constraint: INIT=r	 : WasDone_11
  implementation constraint: INIT=r	 : WasDone_10
  implementation constraint: INIT=r	 : WasDone_9
  implementation constraint: INIT=r	 : WasDone_8
  implementation constraint: INIT=r	 : WasDone_7
  implementation constraint: INIT=r	 : WasDone_6
  implementation constraint: INIT=r	 : WasDone_5
  implementation constraint: INIT=r	 : WasDone_4
  implementation constraint: INIT=r	 : WasDone_3
  implementation constraint: INIT=r	 : WasDone_2
  implementation constraint: INIT=r	 : WasDone_1
  implementation constraint: INIT=r	 : WasDone_0
  implementation constraint: INIT=r	 : clk_cnt_i_1
  implementation constraint: INIT=r	 : clk_cnt_i_0
  implementation constraint: INIT=r	 : WasDone_15

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPLDLoaderSteph.ngr
Top Level Output File Name         : CPLDLoaderSteph
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 127

Cell Usage :
# BELS                             : 589
#      AND2                        : 189
#      AND3                        : 2
#      AND4                        : 1
#      AND8                        : 2
#      GND                         : 1
#      INV                         : 252
#      OR2                         : 82
#      OR3                         : 24
#      VCC                         : 1
#      XOR2                        : 35
# FlipFlops/Latches                : 117
#      FD                          : 11
#      FDCE                        : 106
# IO Buffers                       : 127
#      IBUF                        : 32
#      IOBUFE                      : 49
#      OBUF                        : 46
=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 5.85 secs
 
--> 


Total memory usage is 154744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :   16 (   0 filtered)

