# do swa.tcl
# vsim -L /eda/dk/nangate45/verilog/qsim2020.4 work.tb_fir 
# Start time: 13:22:31 on Nov 20,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimhdlsim' will expire in 10 days.
# Loading work.tb_fir(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AOI21_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.CLKBUF_X3(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.CLKBUF_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.DFFR_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.DFF_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.FA_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.INV_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OAI22_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OAI21_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR4_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND4_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.HA_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XNOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AOI222_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XOR2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.MUX2_X1(fast)
# ** Warning: License feature 'msimhdlmix' will expire in 10 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.data_sink(beh)#1
# End time: 13:22:32 on Nov 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L /eda/dk/nangate45/verilog/qsim2020.4 -sdftyp "/tb_fir/UUT=../innovus/myfir_post_route.sdf" work.tb_fir 
# Start time: 13:22:32 on Nov 20,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../innovus/myfir_post_route.v(4075): (vopt-2685) [TFMPC] - Too few port connections for 'add_0_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4075): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4109): (vopt-2685) [TFMPC] - Too few port connections for 'add_1_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4109): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4143): (vopt-2685) [TFMPC] - Too few port connections for 'add_5_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4143): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4177): (vopt-2685) [TFMPC] - Too few port connections for 'add_3_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4177): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4211): (vopt-2685) [TFMPC] - Too few port connections for 'add_4_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4211): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4245): (vopt-2685) [TFMPC] - Too few port connections for 'add_2_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4245): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4279): (vopt-2685) [TFMPC] - Too few port connections for 'add_6_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4279): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Warning: ../innovus/myfir_post_route.v(4313): (vopt-2685) [TFMPC] - Too few port connections for 'add_7_root_add_0_root_add_127_G8_U1_11'.  Expected 5, found 4.
# ** Warning: ../innovus/myfir_post_route.v(4313): (vopt-2718) [TFMPC] - Missing connection for port 'CO'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=16.
# ** Warning: License feature 'msimhdlsim' will expire in 10 days.
# Loading work.tb_fir(fast)
# Loading work.myfir(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AOI21_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.CLKBUF_X3(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.CLKBUF_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.DFFR_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.DFF_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.FA_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.INV_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OAI22_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OAI21_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NOR4_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AND4_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.NAND2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.HA_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XNOR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.AOI222_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR3_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.OR2_X1(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.XOR2_X2(fast)
# Loading /eda/dk/nangate45/verilog/qsim2020.4.MUX2_X1(fast)
# ** Warning: License feature 'msimhdlmix' will expire in 10 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# Loading work.data_sink(beh)#1
# Loading instances from ../innovus/myfir_post_route.sdf
# Loading timing data from ../innovus/myfir_post_route.sdf
# ** Warning: (vsim-SDF-3924) ../innovus/myfir_post_route.sdf: Out of 39712 SDF statements, 39712 had null values.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir File: ../tb/tb_fir.v
# End time: 13:22:36 on Nov 20,2022, Elapsed time: 0:00:04
# Errors: 0, Warnings: 17, Suppressed Warnings: 1
