1.Clock canâ€™t be mux_select, because: 
  a.date-inputs of MUX may also come from DFF.
  b.clk switch will cause mux and reg transition at the time, and they comb in the follow logic.
2.async reset no sync, how to solve:
  issue: reset release, rx reg metastable. tx_reg.Q->rx_reg.R
  a.add rdc sync.
3.rdc_areset
  issue: reset assert, rx reg metastable. tx_reg.Q->rx_reg.D.
  solution: add cdc sync.
