{
  "Top": "spmm_hls",
  "RtlTop": "spmm_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "spmm_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nnz": {
      "index": "1",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "nnz",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "M": {
      "index": "3",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "M",
          "usage": "data",
          "direction": "in"
        }]
    },
    "K": {
      "index": "4",
      "direction": "in",
      "srcType": "int const ",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "K",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -format=xo",
      "config_export -output=build_fpga\/spmm_hls.xo"
    ],
    "DirectiveTcl": ["set_directive_top spmm_hls -name spmm_hls"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "spmm_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "spmm_hls",
    "Version": "1.0",
    "DisplayName": "Spmm_hls",
    "Revision": "2114255960",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_spmm_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/spmm_device_fpga.cpp"],
    "Vhdl": [
      "impl\/vhdl\/spmm_hls_au_merge.vhd",
      "impl\/vhdl\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1.vhd",
      "impl\/vhdl\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12.vhd",
      "impl\/vhdl\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1.vhd",
      "impl\/vhdl\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11.vhd",
      "impl\/vhdl\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13.vhd",
      "impl\/vhdl\/spmm_hls_control_r_s_axi.vhd",
      "impl\/vhdl\/spmm_hls_control_s_axi.vhd",
      "impl\/vhdl\/spmm_hls_dataflow_in_loop_row_loop.vhd",
      "impl\/vhdl\/spmm_hls_dataflow_in_loop_VITIS_LOOP_144_1.vhd",
      "impl\/vhdl\/spmm_hls_dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/spmm_hls_Dense_Buf0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_dfm.vhd",
      "impl\/vhdl\/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2.vhd",
      "impl\/vhdl\/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_1.vhd",
      "impl\/vhdl\/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2.vhd",
      "impl\/vhdl\/spmm_hls_entry_proc.vhd",
      "impl\/vhdl\/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/spmm_hls_fifo_w31_d2_S.vhd",
      "impl\/vhdl\/spmm_hls_fifo_w32_d61278_A.vhd",
      "impl\/vhdl\/spmm_hls_fifo_w64_d16_S.vhd",
      "impl\/vhdl\/spmm_hls_fifo_w388_d16_A.vhd",
      "impl\/vhdl\/spmm_hls_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/spmm_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/spmm_hls_gmem0_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem1_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem2_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem3_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem4_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem5_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_gmem6_m_axi.vhd",
      "impl\/vhdl\/spmm_hls_load_A.vhd",
      "impl\/vhdl\/spmm_hls_load_A_Pipeline_VITIS_LOOP_18_1.vhd",
      "impl\/vhdl\/spmm_hls_load_A_Pipeline_VITIS_LOOP_20_1.vhd",
      "impl\/vhdl\/spmm_hls_load_dense_accoding_A.vhd",
      "impl\/vhdl\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1.vhd",
      "impl\/vhdl\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4.vhd",
      "impl\/vhdl\/spmm_hls_load_stream_to_buffer.vhd",
      "impl\/vhdl\/spmm_hls_mul_32ns_31ns_62_2_1.vhd",
      "impl\/vhdl\/spmm_hls_mul_32s_30ns_32_2_1.vhd",
      "impl\/vhdl\/spmm_hls_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/spmm_hls_mul_mul_16s_16s_16_4_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_42_1_1_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_42_32_1_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_83_32_1_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_164_1_1_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_164_31_1_1.vhd",
      "impl\/vhdl\/spmm_hls_mux_164_32_1_1.vhd",
      "impl\/vhdl\/spmm_hls_Out_Buf0_0_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_Out_Buf0_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pe.vhd",
      "impl\/vhdl\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_1.vhd",
      "impl\/vhdl\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_11.vhd",
      "impl\/vhdl\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_173.vhd",
      "impl\/vhdl\/spmm_hls_pu_comp.vhd",
      "impl\/vhdl\/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_init_au.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_138.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_139.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_167_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_184_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_185_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_189_4.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_190_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_199_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_206_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_235_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_241_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_init_au.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_136.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_137.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_167_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_184_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_185_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_189_4.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_190_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_199_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_206_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_235_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_241_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_init_au.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_134.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_135.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_167_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_184_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_185_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_189_4.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_190_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_199_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_206_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_235_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_241_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_8.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_9.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_10.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_init_au.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_140.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_141.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_167_1.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_184_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_185_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_189_4.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_190_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_199_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_206_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_235_2.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_241_3.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_set_tile.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_broadcast.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_broadcast_Pipeline_init_seen.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_Pipeline_copy_tile_loop.vhd",
      "impl\/vhdl\/spmm_hls_set_tile_Pipeline_init_seen.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_read_data_loop.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_33_3.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_52_3.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_67_3.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1.vhd",
      "impl\/vhdl\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop.vhd",
      "impl\/vhdl\/spmm_hls_start_for_load_stream_to_buffer_U0.vhd",
      "impl\/vhdl\/spmm_hls_start_for_pu_kernel_1_U0.vhd",
      "impl\/vhdl\/spmm_hls_start_for_pu_kernel_2_U0.vhd",
      "impl\/vhdl\/spmm_hls_start_for_pu_kernel_3_U0.vhd",
      "impl\/vhdl\/spmm_hls_start_for_pu_kernel_U0.vhd",
      "impl\/vhdl\/spmm_hls_uitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/spmm_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/spmm_hls_au_merge.v",
      "impl\/verilog\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_1.v",
      "impl\/verilog\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_157_12.v",
      "impl\/verilog\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_1.v",
      "impl\/verilog\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_11.v",
      "impl\/verilog\/spmm_hls_au_merge_Pipeline_VITIS_LOOP_176_13.v",
      "impl\/verilog\/spmm_hls_control_r_s_axi.v",
      "impl\/verilog\/spmm_hls_control_s_axi.v",
      "impl\/verilog\/spmm_hls_dataflow_in_loop_row_loop.v",
      "impl\/verilog\/spmm_hls_dataflow_in_loop_VITIS_LOOP_144_1.v",
      "impl\/verilog\/spmm_hls_dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_dataflow_parent_loop_proc.v",
      "impl\/verilog\/spmm_hls_Dense_Buf0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_dfm.v",
      "impl\/verilog\/spmm_hls_dfm_Pipeline_VITIS_LOOP_113_2.v",
      "impl\/verilog\/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_1.v",
      "impl\/verilog\/spmm_hls_dfm_Pipeline_VITIS_LOOP_114_2.v",
      "impl\/verilog\/spmm_hls_entry_proc.v",
      "impl\/verilog\/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/spmm_hls_fifo_w31_d2_S.v",
      "impl\/verilog\/spmm_hls_fifo_w32_d61278_A.v",
      "impl\/verilog\/spmm_hls_fifo_w64_d16_S.v",
      "impl\/verilog\/spmm_hls_fifo_w388_d16_A.v",
      "impl\/verilog\/spmm_hls_flow_control_loop_pipe.v",
      "impl\/verilog\/spmm_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/spmm_hls_gmem0_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem1_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem2_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem3_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem4_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem5_m_axi.v",
      "impl\/verilog\/spmm_hls_gmem6_m_axi.v",
      "impl\/verilog\/spmm_hls_load_A.v",
      "impl\/verilog\/spmm_hls_load_A_Pipeline_VITIS_LOOP_18_1.v",
      "impl\/verilog\/spmm_hls_load_A_Pipeline_VITIS_LOOP_20_1.v",
      "impl\/verilog\/spmm_hls_load_dense_accoding_A.v",
      "impl\/verilog\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1.v",
      "impl\/verilog\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/spmm_hls_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4.v",
      "impl\/verilog\/spmm_hls_load_stream_to_buffer.v",
      "impl\/verilog\/spmm_hls_mul_32ns_31ns_62_2_1.v",
      "impl\/verilog\/spmm_hls_mul_32s_30ns_32_2_1.v",
      "impl\/verilog\/spmm_hls_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/spmm_hls_mul_mul_16s_16s_16_4_1.v",
      "impl\/verilog\/spmm_hls_mux_42_1_1_1.v",
      "impl\/verilog\/spmm_hls_mux_42_32_1_1.v",
      "impl\/verilog\/spmm_hls_mux_83_32_1_1.v",
      "impl\/verilog\/spmm_hls_mux_164_1_1_1.v",
      "impl\/verilog\/spmm_hls_mux_164_31_1_1.v",
      "impl\/verilog\/spmm_hls_mux_164_32_1_1.v",
      "impl\/verilog\/spmm_hls_Out_Buf0_0_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_Out_Buf0_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_pe.v",
      "impl\/verilog\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_1.v",
      "impl\/verilog\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_11.v",
      "impl\/verilog\/spmm_hls_pe_Pipeline_VITIS_LOOP_76_173.v",
      "impl\/verilog\/spmm_hls_pu_comp.v",
      "impl\/verilog\/spmm_hls_pu_comp_Pipeline_VITIS_LOOP_129_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_init_au.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_138.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_148_139.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_167_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_184_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_185_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_189_4.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_190_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_191_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_198_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_199_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_206_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_235_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_241_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_init_au.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_136.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_148_137.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_167_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_184_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_185_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_189_4.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_190_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_191_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_198_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_199_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_206_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_235_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_241_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_init_au.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_134.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_148_135.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_167_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_184_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_185_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_189_4.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_190_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_191_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_198_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_199_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_206_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_235_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_241_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_8.v",
      "impl\/verilog\/spmm_hls_pu_kernel_8_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_9.v",
      "impl\/verilog\/spmm_hls_pu_kernel_9_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_10.v",
      "impl\/verilog\/spmm_hls_pu_kernel_10_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_init_au.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_pu_save_stream_into_pu.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_140.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_148_141.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_167_1.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_184_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_185_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_189_4.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_190_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_191_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_198_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_199_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_206_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_235_2.v",
      "impl\/verilog\/spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_241_3.v",
      "impl\/verilog\/spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_set_tile.v",
      "impl\/verilog\/spmm_hls_set_tile_broadcast.v",
      "impl\/verilog\/spmm_hls_set_tile_broadcast_Pipeline_copy_tile_loop.v",
      "impl\/verilog\/spmm_hls_set_tile_broadcast_Pipeline_init_seen.v",
      "impl\/verilog\/spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W.v",
      "impl\/verilog\/spmm_hls_set_tile_Pipeline_copy_tile_loop.v",
      "impl\/verilog\/spmm_hls_set_tile_Pipeline_init_seen.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_read_data_loop.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_33_3.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_52_3.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_67_3.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1.v",
      "impl\/verilog\/spmm_hls_spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop.v",
      "impl\/verilog\/spmm_hls_start_for_load_stream_to_buffer_U0.v",
      "impl\/verilog\/spmm_hls_start_for_pu_kernel_1_U0.v",
      "impl\/verilog\/spmm_hls_start_for_pu_kernel_2_U0.v",
      "impl\/verilog\/spmm_hls_start_for_pu_kernel_3_U0.v",
      "impl\/verilog\/spmm_hls_start_for_pu_kernel_U0.v",
      "impl\/verilog\/spmm_hls_uitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/spmm_hls.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/spmm_hls_v1_0\/data\/spmm_hls.mdd",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/data\/spmm_hls.tcl",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/xspmm_hls.c",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/xspmm_hls.h",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/xspmm_hls_hw.h",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/xspmm_hls_linux.c",
      "impl\/misc\/drivers\/spmm_hls_v1_0\/src\/xspmm_hls_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/spmm_hls_uitofp_32ns_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "..\/..\/build_fpga\/spmm_hls.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/spmm_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmm_hls_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmm_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "spmm_hls_uitofp_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name spmm_hls_uitofp_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x1c",
          "name": "nnz",
          "access": "W",
          "description": "Data signal of nnz",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nnz",
              "access": "W",
              "description": "Bit 31 to 0 of nnz"
            }]
        },
        {
          "offset": "0x24",
          "name": "M",
          "access": "W",
          "description": "Data signal of M",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "M",
              "access": "W",
              "description": "Bit 31 to 0 of M"
            }]
        },
        {
          "offset": "0x2c",
          "name": "K",
          "access": "W",
          "description": "Data signal of K",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "K",
              "access": "W",
              "description": "Bit 31 to 0 of K"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "nnz"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "M"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "44",
          "argName": "K"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x14",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "B"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "A"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "B"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "spmm_hls",
      "Instances": [
        {
          "ModuleName": "load_A",
          "InstanceName": "grp_load_A_fu_714",
          "Instances": [{
              "ModuleName": "load_A_Pipeline_VITIS_LOOP_20_1",
              "InstanceName": "grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51"
            }]
        },
        {
          "ModuleName": "load_stream_to_buffer",
          "InstanceName": "grp_load_stream_to_buffer_fu_722"
        },
        {
          "ModuleName": "load_dense_accoding_A",
          "InstanceName": "grp_load_dense_accoding_A_fu_775",
          "Instances": [
            {
              "ModuleName": "load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1",
              "InstanceName": "grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1_fu_391"
            },
            {
              "ModuleName": "load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3",
              "InstanceName": "grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3_fu_429"
            },
            {
              "ModuleName": "load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4",
              "InstanceName": "grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4_fu_435"
            }
          ]
        },
        {
          "ModuleName": "pe",
          "InstanceName": "grp_pe_fu_823",
          "Instances": [
            {
              "ModuleName": "pe_Pipeline_VITIS_LOOP_76_1",
              "InstanceName": "grp_pe_Pipeline_VITIS_LOOP_76_1_fu_478"
            },
            {
              "ModuleName": "pe_Pipeline_VITIS_LOOP_76_173",
              "InstanceName": "grp_pe_Pipeline_VITIS_LOOP_76_173_fu_520"
            }
          ]
        }
      ]
    },
    "Info": {
      "load_A_Pipeline_VITIS_LOOP_20_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_A": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_stream_to_buffer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_dense_accoding_A": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pe_Pipeline_VITIS_LOOP_76_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pe_Pipeline_VITIS_LOOP_76_173": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "spmm_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_A_Pipeline_VITIS_LOOP_20_1": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "75",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_A": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "146",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "286",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_stream_to_buffer": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.374"
        },
        "Loops": [{
            "Name": "read_data_loop",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.094"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.126"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "109",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "257",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "210",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "load_dense_accoding_A": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1077",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1502",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pe_Pipeline_VITIS_LOOP_76_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "255",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "273",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pe_Pipeline_VITIS_LOOP_76_173": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "255",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "273",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pe": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1",
            "TripCount": "16",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1332",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2025",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "spmm_hls": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_144_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "512",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "12",
          "DSP": "15",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "7297",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "9585",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-11 18:20:16 BST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
