---
title: transmission gates
layout: post
---

<div style="columns: 2;">

<h3>Intro</h3>

<div class="textcard">
<p>The transmission gate (TG) is used in digital CMOS circuit design to pass or not pass a signal. It is built with the parallel connection of an NMOS and a PMOS device. The input-output resistance is defined as Rn||Rp.</p>

<img src="/px/chips/transmission-gate.png"/><br><br>

<p>Propagation delay time:<br>
	t_phl = t_plh = 0.7 . (Rn||Rp) . Cload</p>
	
<img src="/px/chips/transmission-gate-with-enables.png"/><br><br>

<img src="/px/chips/transmission-gate-series-connection.png"/><br><br>

<img src="/px/chips/transmission-gate-path-selector.png"/><br><br>
</div>

<h3>Applications</h3>

<img src="/px/chips/transmission-gate-mux-demux.png"/><br><br>

<img src="/px/chips/transmission-gate-4-1-mux.png"/><br><br>

<h3>Latches & Flip-Flops</h3>

<img src="/px/chips/transmission-gate-mux-demux-pass-transistors.png"/><br><br>

<img src="/px/chips/transmission-gate-or-gate.png"/><br><br>

<img src="/px/chips/transmission-gate-xor-xnor-gate.png"/><br><br>

<img src="/px/chips/set-reset-latch-using-nand-gates.png"/><br><br>

<img src="/px/chips/set-reset-latch-using-nor-gates.png"/><br><br>

<img src="/px/chips/arbiter-using-nand-gates.png"/><br><br>

<img src="/px/chips/cross-coupled-inverter.png"/><br><br>

<img src="/px/chips/latch-delay-metainstability.png"/><br><br>

<img src="/px/chips/level-sensitive-latch.png"><br><br>

<img src="/px/chips/level-sensitive-latch-sim.png"><br><br>

<img src="/px/chips/level-sensitive-latch-hiperf.png"><br><br>

<img src="/px/chips/level-sensitive-latch-hiperf-sim.png"><br><br>

<h3>Edge-Triggered D Flip Flops</h3>

<img src="/px/chips/edge-trigger-d-flip-flop.png"><br><br>

<img src="/px/chips/edge-trigger-d-flip-flop-sim.png"><br><br>

<img src="/px/chips/edge-trigger-d-flip-flop-async-set-clear.png"><br><br>

<img src="/px/chips/d-flip-flop-setup-time.png"><br><br>

<img src="/px/chips/d-flip-flop-hold-time.png"><br><br>

<h3>Examples</h3>
<h4>Example 13.3</h4>

<img src="/px/chips/example-13-3.png"><br><br>

<img src="/px/chips/example-13-3-sim.png"><br><br>

<h4>Example 13.4</h4>

<img src="/px/chips/example-13-4.png"><br><br>
<img src="/px/chips/example-13-4-sim.png"><br><br>

<h4>Example 13.5</h4>

<img src="/px/chips/example-13-5.png"><br><br>
<img src="/px/chips/example-13-5-sim.png"><br><br>


<h4>Example 13.6</h4>

<div class="textcard">
<p>Below: the input portion of the edge triggered D-FF seen above. Estimate the delay from the D input to points A and B. Compare thethe estimate to SPICE simulations. Note that this delay is important because it directly determines the setup time of the FF.</p>

<img src="/px/chips/example-13-6.png"><br><br>

<p>D-to-A delay: t_plha = t_phla = 0.7 * Rn||Rp . Ca = 4.5ps</p>
<p>A-to-B delay: t_plhb + t_phlb = 0.7 . (Rn+Rp) . Cb = 22.5ps</p>
<p>D-to-B delay: t_plh = t_phl = 15.75ps</p>

<img src="/px/chips/example-13-6-sim.png"><br><br>
</div>


</div>