-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Fri May  3 17:18:31 2024
-- Host        : localhost.localdomain running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115136)
`protect data_block
Vkz4irQ6ZjiiX8Ay5wjW+TDMGTGnMZd919Tt2FRHNSjuSZ+uYzlvLAQl5xwsuMluLgeUQY1dE+yb
dOk4YXCP50ZC53GhphZZSxF/p8IgLv2u0nOd4yrYOGJ0wZZzJEcQRWbbiOcqgZOCTnpVV0vQxIhu
XfIKOLr1pzVZaj3LFqxPC/jBA9HQWOLBj1maGtbvkGy9y7sEb1ZSjsQiZGWZ2S4p7Y7Uu5PGgEc7
ap+OqFqGIBCYV97AgT0DDlnVinzSakOVt7u5WcU7IpyAkQU8wnJhKGNSR78wiY/HiTc+PoT595AY
9ZAS7dJr5uk+8GwJurRvz9ZjPSEgjooYyTsfE9DYCEiFk0RxTLztPwEkChMz04oEyWIZEyTNNWq/
tqlwxo6tNQgX5JXZ/P8CUoDJNpZU5qqbhYmDst9b7ouV1mOxhdLsXI+5aE85wU+j8tkYy3/VE2Q3
txYZbqN/9STcy4vf/CfWPuxt7l4KTd8S/xAljhzhZiBZzIP8YeREGZBG0vL0PAT7qiTRBarNsOXb
LTO00ytzo9QwCFNeLKhKm/gUcxx8aY2sxD+Whgl8grbX9vZB56akvPeVD2giwMqHZQnH6Z5SMRkL
ax9nSnwmTka9QTNGck655w8qXQu1aU6K+9Yh9GbtLXWP3iDj3A1GBVvP3GxY8wAPXTb6/HcYpTfi
yvRUn2/VrE5xCwh72XSKO2cygwLndQ7vWKzoZ55xHUUhvwwtBK9r/RpkZLyDGO1/34gPtWvk/uE5
QaWPtmHReknKzNo5EGNTmTWdOr3wpdzmz/T0NA1KvzxxQHegw2bSaNVoKBa1UpFkwEpVFKb9NjgM
emRO9CfGQOucbqX1fEDKOkvgdxY60ZUL9t/lbepuLtvYoSVCGxAzHa3pQWVKBcHwR7jZSEEZhYq0
uxNQX+l7zDYQkm+asb7rSVGfesV+Hx3UjFzO59p7xXBhh3v9/qHIUbKyMQ5QUpQFtU6zy3VckAQm
S19OPjKpy3JYEAHysnKav18MY5ebSkGIFv6AlN7s/O7SqH9xFkZ/Ce7TcjqYnEwXfzv53z9uv7+w
7XNu8VZ0tpeeaQPl7k8QDlN3x/gS5fga+qn1wJVcwBDSeHuAh7B90EZkASVOH4JqDyO8avsYhLzK
SX0gaUnJZ9SpZdro3pBTL3kUZQUp3KznI4PNAVrD8HJ5+LmkR9ruQ/dNfcoUSzej0HckB8W6MJpn
8ZmApvL/MqjSb3VS0LPVz7jOYPN+6gHXB34plfIKrrg1DxLgoNqPxZiZSgLhdRQItWlmvbPuV8f5
Ho1xaxIYORLBs2XLbm2xx3gCr5K85gwzZzUIucM+Z43wqhWjrfFwL/wNG7IeW2i5NOqB6PwQQQ7+
hpzJszP5TdC76lH5MgGJXqhg2a/MZenYBV31YzeIDvEnDWLC7L311J4hAP1rUUFluEi1trn+wY2c
e0RdJ9BpQDr1v7Jy+uAbNY0kQXT0fhSWA3WctU1fMyGzXmtF51DnfF3R6sncu7Kt1+y6klcj5Faz
S2uuC6OFsdjKt5VhPCKr6/vPPWtEBs++aKTCmHphsniW+FpJDxBYNrXPPOLUz7ikYm/bxt2X/xKi
2RCgClDjtdsOV/Uqrv9kR7HVYVYgqRKXBdQUMW7i5dcfY0CjoWaq55ACCYRMijRP17+9g9fk/3yX
P8q05EVECDp+eWaSuoecI93PvTwRlNw01H/NZhhLHsH/N6O83LONRCO3wNTg2s6rlCxMjUEROFiF
mLhBr3tAFG2dcUOVRa9veq9dmtbLfxXyCCUqqEqn8KS2uyn3Sv3Zkx7Li/LufGn3U5cuEiuRXU/3
530SVsyGSe4HPHXiQDnOAoHdtfJ6wDA2h+BRH88lSUo79jYl798RphdKh2l5/uma/6q2f+TcFoJf
cN6SGeGA0N3UHPliORTYZUFbChgScyQPIX24UTQYZMRxcumomWfi5SBSLXpueFQzyjQPKrpJ+kLH
6S4ZdSJ/Am34yDERrOB4ZRMXMlaZ0kDZpS1OJf8KDOlJR3NWqheUpT2VDYMA924L//KkppI2dFDR
M/Poee9wVJh3RWI6B1QSa5NwVpnb0B6L9uJhi/Kkf9MY1jTVoDRA2o6VRjmT+fHKGd6O2HOKcVs7
9db47gUlDfSDcQXy6T8FmLki+h09SD7djQXgTN0XmiIcuoEy1m5DYKy9Tjs0SS3+eb1S5Wsa9X53
FJLkhbo3CdysSUT4QwVu8sj9EqXKcbkk/WkPhVC/UZg30HeO2NEBCn5XXR5KwEDvLsFQUFD2nlbO
onFCkhK1S8j+m00DuMvgLbW/e/znZGCOImzEzwrzdmW8clDEN8hiwStxxnGBOEFhaJgd4R/rkFXz
39f4Gxw/HXOLC0NV1sgkyXeTXCho5m517UgOuZMtsJHbNlgPdybFwUqCzGXhdpaR6Y8FDNFMGFWk
MfXxM//TtuedZsvv8QYBQMDj1yuShkcm3gi6ASD8YAs7ZiEyL3yAbXUf0SHWltUwGkr4tKIbobqB
gyDbAzv1qu5YW+SaXxwVeMBIsnGl3PSo21hbYB6OW1cLjTdJLit3FHDx90DF0Hg3EIB9yY1nlvaL
NQnkWSmhANd3FJdmxKmDisTAMRvjDTHSMoH/yU0EcCHhPbovyEnYigXgZGL4IvQW55Dx5eHz3s75
7Mbkw5E2Te8PwVXUAsLCZ1b2zOMePGw618aigzBtnSFH1f4yxcCUCpCDiuzt0+ov000SRz8IWA/Y
BpUk4yipd6hfX9ScahrURzRjagJ6rtMZRDS5Xcarj55lhKVlCY5pJf1IJIYNp0N5A0Lnez0FKDg+
obE40lYHpqmlniVb8t7WInyktowrhIQss/4I6ND+YI0Rypd9v1ADceQiVd9tbdnSCehb4J/uXW0X
DQHcxKxhga9WWPt4v0PuxhqhVUb+PJxLiOWhHQJ1Vf+zNl4bBXoNYU+t8RECooiFfjTu7m4ms3QI
LN/6wb3bRrA0eyW9IZ87HPxelABkpmzbHZRVGUwN5CRqxm75IiIjh5BBCUgmF1ri3r4RDfN3/jHi
dH88mNou7gLWfImEMwVXpZthcUlWhcV/BoY6W/rgOa0EkMElGAlmmqXCWir+5DCbeG0aql/+yWvY
pTR8R9BsXJKCBWbC8tq60cWLO2tsXM+RSftqSQhfgBICy+z05Op8zcQXQx+T3QOKahIRWEuV1pdw
XTVH3qZj8MSy5JNGMJ0WJsOOKVdfhxY98uY6E23KkxM9S7INb0YA0LCynyp7u4LmcbOoUjq519xz
rJ3vQsPq1xSP5izda34018ksXevTAAZIQBsuO8BZAQei2Vj3dkV1gPA+V57VNy+ggr17u0Mbz0qQ
mU4tzpDOsSAxn7q/C/VmW8mtJXSxDOYNksIhFgcoF/RyVBOFxE/DZu74I+keJGpwFCLzlwFNzq19
XLcbQT5n2M+ukWwJF4iFjtqjyQsG6o58Jp8LNwug6WDASv7U8c3WdzdkWmVual5c4jNtxqqllqZQ
Dlo4Jt/69hv10IjtIAW+I/TFnHxPdR3h2lXd/8/AbyETXfl8swZ3O19eYkN/oTMLqhae+R7IOJo6
mqBBJrv6DfpDkQr8Iv5aONDuUo013uy/bBSorAx27xBHniprd5OG17OVv1yU3mo48UPHUvAo1TpO
JaE7quhifKdGzr1fO6S3zd8E94remvbq+mr4fGo59ZuPsw/KTgsAtlVyS0bFppK5NUlEu2NDQ8Qs
5j+pQfRsxsE6yDafE0sS8YUlQbeevwfMwcbTv0y5tXfFGucCgN+/OSsL2ZHyDtVRyt6J3fhIZmrk
PN5u4DJ80Ogw15vLZW0NlPmtXNgFDex6EoL3E8JmCN0l/U2lC7qdubOsDZYHRlEGbO/xaknKXwDk
YzTujKCjNJL2sz2YXWBj7SECYHQcORz3MZ37h0S9v3c8n1PgtlCKXDEH49q8+SC0lMG/1njsGW/4
PgtPi7jX1KwGFJgguh/o/lPpz84Vd0Cv/1hUHT5dvxp2nnDqWNjjx77eAdAUMHCr5Bm+5JX8HeV5
0uMq9dGkt7tRz/b+pjqPBh8MXZxmbL/kSusM91A5oFbq9v7ji5wLKnBohLLbE/Kb1BUPkJ0SHBH4
/BLc+CHJio95fgbTbY5tyQwe2fQyyCYd8OHw8qXXXklmsB2/SqqL1ez2E5pPxJmytHE9oQsCTqNP
No+0bVhVI04/iv2jJ7e3DlTu+4WQh5Gi02iTZSA7dsvzg0/MfIDeXBRZEAX9w3e54duSR90KZoj+
ZY7pQxoWp1+1X8Pc7SYAeBAlBDCUTkQ3PmUB1gWSKdZiKm87nYearulsA6hMxjIwtfsSxqnKQpFP
bd0/myucbzOLyf+t1kg0i8WJ+cqH8yWRn0DOYwcS/Uyx9fGMtP12gI9V7emYcLRty4O+WQlkJkdx
Od3oft9XnrdmVpWSbwRk1CPxd6384iMdzwcJe6eXfxKXCZphqw4xkrn/qf45XIt+Rle58DPu5h27
illo3BkwzOLVohS8nTkdHGlB3UzmXZdAlEvdssn3kq4jqpkoEbsIBRwNcN71cuMsQ8v2mGXBLsdJ
KRfVbKUPgHpUy+G+jhIkA3fG9iUV7ytSCIEZyAL2MbsFtkKP5oTve+niumk3FoPLy3RsDmn4iOo0
F6DRiFbnwRTu6hiwtE7xk5LNtFkBXQtRKtZWzPPgaI80v6E3w6BC5HSlurQuZC6okVbthfvG6b89
OGEtjA6zHFuzJ/N/YE1KH01J2WB2ZjCCe/hG/dYo9ITYv9Qzp56xFgVFm1p418tAvhkNmmlRjkXW
qtG7ivCIBmTKe7gV9d+x834AMoz9nELh2J87WSk9rXidNgBrv07Qrz4pXy136TzjjdJANECtq/gx
RZPOuUfltI64xR/R+kEhLmh8yo0BE006BM1e+fOeUzvEhLntzyCBNBQHZj/48nG6K4IZvgrUn3D0
hSOpd+907sYM9AIUhPCf6btxsWoaZJeIfjaSZZA8vGvjqP+uN9HGTlSTsoi5hxDAx3NTaPncFlnh
TdVaFpEkxV/Qwt/xHWh0ojSnNgM/2VlkZLTSUo5RmmoHUv9y/8TRqTStdlWfgv1r6jDcAokc0Z3x
nttLTkqeeQk6f+8jXMWx+6NqEnGer07pY3mYuBKkd3xFFDlBTqYUioDlNKp5vL5BIO7g9nrGWd0p
enOXmtvsgSwmaSkY8fp71zBDgdyDR+Z4jAEXCYHjKYDINZ3WfV4gSwGTx8hSZbEYJwAmCSmIpOIf
jwd6HcPOxOqY2k+IBM5TgT+uhDoe8XBdJRmuW2Sx4R0ZRBhcfG9oEn8OQy71hvQkOFUKs1OuEiWp
VRI+8EQB5w1mEX067q6WDXq1MCXcZjihNzLt76t/qtAnIkQLd9MOWh0WKx5p+53z4U9fT0H17/AN
KjHeS91wfPP0HtNqYY0eYkILvHOhXAHw2ZNe+USiw50ixbak8q8neivInU1hVzmnzGG3tVUvRHsY
yVWpUY+pN7mIOkp4z5VDmMYiWUFwbBkd27ODOblhKd+vIbFiD7O7KY+pw8TunZkbRN1oxdnDeMRi
4dYr4ILxvFpUnCKPCkVH1CdoQXX7UrDnJhq/6htelEjkHLMYI7q81o8fmclutBJLSsOxaPkHtRGc
lrEppHJ0rZGE6IR1CY0bzqIjT3JlUfy/h/lyOApsTmDdCDrwOgyZxumz58wZ7xvjoS5TJRKKYoab
Khpcg5vkwRqoDX3M+qISCWBfOXMe1YdOxehC71OUVsXVETNDP7ZM3V6QiNbmpnQxJCwmXZyF9Gux
VQhYY0YZbTZB/4/+gC+U78jyq0+9zTl4+Zq5LqRkWJXwveYV/ahLiT/B/IpCJRkE3nEpV6QrntMA
dWZ+Qm+KGuxGFO+5R1HfDItOKYCnWNnOey/zVfOvRdybnJaIlQlbhGXeseF4ZxGAwA8TfDrPIncZ
7FepgxWIp3nHi/DR3XmrMCOBaX2qvnkLTR+9fPlW1hbDaXI/I6orHFoCmnjriNGPvnpprBeOlLgF
MayTPmyaTnjxwMllzSrcYLOKWve64OPf8Ps3rB6GfIy7euD9zcVoLhpVbg2RnqJtRVO5GH+7+Q7v
n3wetnlxVHVvjd9V5y3fpaU+i47z0O/m7fQI+XEX1Lbp8cBlR5Nm6mEyCqE+Bltc257ucktP4w/v
BUTp/l/YqPrE1Edc1H1RZH0W1/8h3A7sog/MAX+FimS3AGr5sSkNqlO5SEWYKBwXu7rBzCgifMIk
QRPo4GSlP7KUm/bZdAdqDgAR3HXhb7HqT2LE2SsAMDtPzkjya1xsIWvA8qznaqKcdjZr6aqUjbHX
hkWtD9S24Yg9oX8Y/HgZjO5OcH/RWBL6qgULOHaNn1d3lVA4y8XUXFUP/ruckIXhubxoBcgFF+Wv
m4VxAS0B+vOfqZr9pEDYZgcNQ7gEWdXrLotDgC0B2sn2gnVOdeoXffzeXFq6XlB8vOu7Ds3oNzeN
BP+il/JXti157ciW3htiUjjLbgAbxcp9w8snOP9lJ4svvZ1hOqBTeENyCF1jv32j8+Uk3e6kKL7m
45HKeL262GbYQ6CN4WFGRxk6LYc7UKZssjBdU9fK+QiSjQ6j3/zPZ4BSdTO57ciuhGqRT+7Iin7A
EXY/SuKSz3keMGshsIDOEpSurl+E7MCj1IhLso8fOdityvpALPo/cyqyOGn2lcUBumvgAndiDyeb
LU7mPuRmE3C1XksOkMraQjEhGUv0uwlTYKjoJ3PltcoJX0pXs54GcfIFlcHFVgkwPxu0fpZQpkkA
g9Q9iOjhUjvKr/vF8+n9RkRO4+cZZlhwmnrwJtanzI9PCu+ilYkbz6tvbqA0XE2c1P8KpEpy1Xmw
F1yOhPedouB1LdMOorOeaH2fLg8AxkjZOtqq4AYUpMkobyZekdi9W08fy9bKdS/KaJUh9FmLu3sR
RIXPpYx0pcJlhbkWz+6i4SX3H6S3dw5fv3kBaj1QC08utAMEknBVVmJqp1YOaS8FX0d+o6JbsBnC
suvhxN61Y6HKHgv1imBLAxWGtTpt3n92sADwMY+wC5OFU2k8Atiy1kQkR3Izv9hLC6VsU5QswExV
pNDyzHWq6vjE5GDb+IUDokGWEXDZQj7zqw3xb9oUogm2UJR8chrqcbSfh6RLSdczIQZz0aasyic6
XWnouTfD/wFeTnqpPJtScNhSwAesKuCuddboX419V81IL/DxP9CVj5rSZnbOALDs5+HldKBaaDGa
++5cpNCYs+QDe1HQv48n+BcBVNs0s1ssfoPG6IFise9BIpqg0JPdHyLx/pQSGSc1+HwfQ6mD/5VM
M44V3GPHUhO6EcoZb8qg7QRzvyp2Ib0B5bjE4BYkGp/b23IK4OBJtgz3gzDNAh6coPD2JjjpBVZU
iR7k4y1/dUj5ZAoFT8PKmm/cBKIDQNhj3aQu1FVpdzU4DVNXeKoAhpRASYZWNR95rraiSwgx5Mv7
ShRFs/SLwh5/2VVm8wmWmN5lEyBWYFEctxBW7c33yIKMznN0zMl5foN54T/Luygw5/JOshqE140l
A1s5S32vDcE3XMSiLkNt7Hc2v84QeVtkFJrSd0ffqJRje0VOYN7/pgRUV/LZTKC5t9t6EXpCDG9e
vHAXQtI3gVfR3XWpMP5oVm1vqTyJMdgCFxVFXOyKvHcZDg6Qk/yp2hN8fpRQeG5nlvXDlKgU4SP+
KkGy9L0l4OycGLJ/4huHdN7ZUPaS0p494n/Lw0ueGTgcftlVECVTTFaGOoTC+WD4buW5tDo4viqf
RNkAGDDwjcN1KVeQDEq/SLbofEMAoDWBzkcwm6HO436uLjxmlAsSKaJZ0PwwFoz6Zplx58mV4E5G
X68UqOlMjIPjYAml0iXPZP1rdUt3aUyFIKYIVjtx/BvJImD52CEnhgmXwKkgu7ZlAEzZ5oiTscR7
FoAK847fzd1HZx/q2JJqTmCq6KlzvoGboYgDQQ8iSAB2iKxbvjE2LsVa8q0WD8PyWTHr2cYbM4lU
HbpQvrVBmT762hdNb/T3gnDPZHKusd4wU+1ibvoFJk7B0NJsWslk/pbN9GjhXnmudafU3polEHYK
elsO8U2QvkMPmi60osxHdzJ9zv9N4H+sF7E4rs+2HKVvHLkZjsL1wyj7QWcnJ7yZJwNm1g9lAclu
SThWeixxcFl55rljvnNfrVvCDzRRkA78E+BLAuGDnqkNDciyiyapq/gwDsp7pIhtV7pkwaEFX8NT
FEUYS/6fEImXgfFd80ZDwMIW9jJZl3nvyeoBMYY5BWK+r4dNAqOU3jA6QkoRIMS455LKijQ0oYux
eqCR/+etu24I+QrWk0TytDS8YFfKyKPSaE5WYCUeVOZo5uDUSewDMHlLPKHz3lWV2suwE37KCwLU
PRZs1Lc1prtIaUO/fE6/4a+sdh/OOM3Wk9OUXmz1c3agCxwVw5W0zdOuWQJuiSjhAmYmGr2KBTxR
Jn0aevwt7jLydkuWWiY5fYfBhkW8MkjFDf4mXaxHFGUCDPjWlWtrf27OztUeUeuUvAYiJrjAzTFi
GcCmrHNWSeHq0hX1DxZBLmbnRY277SYcz1v6X/hd7H6iFrgpg0SVPrKa0rUPdT5pIgJ3lWj5cmjQ
2OGxx4Ux4+CAbj6gyW0NzEkJhtdzUvuGkFFgRNckga0GAhSWQlvwaV83doDxKmZcJeeR6UB8I3rC
iq68DLB+BJDjqYVfAJTNjEzyBAW2fTuwIibwmYsYrbCwmnrEOG0sIbEJuJ+4ZEfpEw0YFeV4Bu6v
VpRN/kIu3H/rqxnZZy2nvqUjuJQ3UsW6CYmJMlYW/8HbcPxW3P6pIg69WSxurP0Hjbh1iWbEzfDx
maHhEsL4wsklX2l/PbliYeQn35rPnVQymVaKeTP4h3l7nemzNLfJHUTqN2kjZct05G80klUgsxGc
kcseKJxf6WqYPHlZdS12+48a16O1jqPfy87NOaUDwJP5MdlVztkZTnk1uBzQ2DHiXnf9abg5PGkH
g3HNL+L8KWU7Va5GlWIW6vO1dxfRsSEB9IDioDAyArQZVwgBP9j+Zi6hkp4rga+OmSroRw+2t51W
jm12/Zoqq2hJvLIn4G0PznEXh2ud/JsJQBXZN/ojNdCebwg7cTVENo0k6ToLOAzNN2DMk5mVv/7n
55SIizz8Yt8pZNA9kmKCi+rpJguZmZUReFTJf8qNH8vQcXsgMD6NcpbORGPyaUO5v42P1O+yX1LA
GnDejOZUfp5WJHYmCWADKrLkO22MTYrMCB6YSgcCvy1B0G9vW3xwsLc48Y+GGsDv4R6rkWNGZaKt
QMQzWfJ6XZoh58L17AbYOQ7c7/l56+9xXzvZYN4hxH4baBwVy+s/33x+M55jkexzDm5haL1wAfn+
NuzfajSwwe7iTI7PitIyZYjO5H/CKCCXQk13ygfoJi/xvoy7GZdrqtWAcHt6hKFHGzyq06SpXZs9
EpGQde7tpJptYCrmTiCXcfv5e6G0/sedKKj4cabfwF+2KsoS8B9MX6LCcWfex0mLp/ayZSDTlulE
bwclChfY6NWHQrv6Pkxr+dz86Fj7FNbBd1BmV8f4iMhyi/d+cGAu0VVUMvqp7IoY4fZSRIhbrJH4
jxV7x+aelNwNYZ+L8IM58cWqyawKxiBFFNpBom226LkJb11yPx/m+ynlw3H2dFHiBYyirnB1ELmz
SByphV586woRrZ2t6AQfqM8C3vOzl7xDzN3FHcG/lHtuXiT1+ZjROGi1xt7BBbTdFNa7VSMP7rRK
SRDsG4jX/IoO83Xz1yCGJ2kYUSqQxvg/AQf2AGvM+fHD2HIywfrcISRgytbEkkdweMJsCMY13LXk
6o/Sfy5eXdEMi6XIO3RQu9fE1eicYHSm9bLLVSn1H6nAPXA/oUinWRGs+iASWJlFkVTEbAohdxDb
7MLbJGLumd6J9EQ6VnxrD48pj0Bg0pBQbQUOgsjf8hImVIkJmFMUyJyn7690618itzX4JO1d/k9n
W6qscOizOmhMYDQFszI2Assd6/tAqui0ZCHopiNgFya2ctc5hKS3ODwiFOYm8G008SxmhgGlnD1Z
QtN2/Y9JR1qbMWYKudRGtq+k63k3UmvECot0y7xFdd4czlIu+ByalbVLVQ4bST4OkBMfE+gdpeLW
oWJeC/1Q8k1snRn2uTXazb8kk/9x8KU/UaZFJGjGZK87FFn6gXHkWXBrSMXtSCY8FYKQvghfQfFP
tHdhn7nqFcpMD6X5wQJt2tcasOW67ibLGhXbYhnacIKZybAM2lCMsBBnr7UncECgot7z/jVoKx+2
RdJNtXIOxyQhLOvEBpL8aQIjE8NQ3Xu4nLj3NbvprarpLW+lqROOXDH9ebTiEaSQLxxpAllzgvxv
dOWfzT/Y+N3bpsP++TpI+9GgCOXFuoXuu3Zl4x1aXfXlwcrR98oIIASm/+FjrL3fYei6Dei8B9Ur
tH0yf4DuSAx8N3iyfro+95v6+iWbbAOuuUmeURUJm5ZOSraJ1tgtrJqefsVuqU2CtzXKMbDzX3Sd
Kt5S5N65qMrfq3ctYntqZMjBFdA5s69CmEMB+XlSnd4vmZqRIp6T8cfgyJ7EJGjNM8IPum/xVFXj
LwmqPJYRFLPIHkd/gBqHWi9tHt1gznu3EL0ONic2wgiRkCJhM8bHVDhLnbQ9Ht90V3759pJ+7Baw
bonmeq+ryv12Vb1gB0wALlcyoITKzWVIJN1uRRYj2UZNObeWOKSAXUG760Kv9BEQC6stvU+LF6rc
642/H+artQEhS92jPpBEt8gnm7sDbR5P1HeMtm4EpEZun81cmZH1ZF2f/m9tv/Y6VtzbSu6551Uc
tYzv/0pwDdJqJ/Z4GxAHy8yCyNiVoKHmmOFeAvaYdy4X3N1INtpmR11mQE6DC5IQuRWzOeuj20rl
yNLpQ2MTa2bu5Kmyeb5Y3r7UExCkhgsiKNdU8gnhRBdIlT0RL0RQKjsYTwxyBiSYSgvYKgrLySFd
MejD1rb8ikbWslK2rF9OAc07uz8flVS9Zj0QLWu7cUSLcphENHsB2ja5lLd3v1Uw3dYGpARscG4E
FJ3qYUAya5YHZg7y4cEtAVFgiwK/FMeH8QV/EjVp0evsZM42nCfbm+OxAUQ+LySpgFunK7sMuHe2
qHCSjG0EuvdEluYpDOhM5XSJuVYrDNme6EwhO3r9cYrWoURswizfhfq4IHtYDbq/55839atbXhk6
/0gshdExwYuG0z70a9ebMZWkY5pdi4DX1R9PuIrMeh9yFlMxra2xshK0WhxqCZZsTa6C6FvrJGhj
zCCV8dFWnRyBJCMMq0rwtFhEqWrKZql7/BoQF0PAdhMu36RH+TXowQvA+T3GZE/Ouo5pys9qeqzq
RkRY9vrnb2FzQCQC56x1Qces+nrrloagLcyTOQcIkYJZzSKRao08kSk834kC1hQFXBVI5DZYFd8I
MmfSkRzguxc3L1zvx3ZvLURDZuxZJuGjDsC1i4/lxfE87y/wRP4Ku2uuo+BZ5tgAnCan+QjeSI51
FQvjkugovROE81IurjMzot5r/G51p/ACsILB8VMu1B6EzuWtDS7/7kQdZoW2zXIKQR6YwswrOS3T
jkdQ2RKqU7eI9K6BbSn+zZdT52chT+Z4YtlMWglKAbP6L9zPFtCEDb7OakTYeTszH3fYfPDuml8a
hQuHHOFLcVYJmQwg/EC7a3eZ/bhrDGbPM/HQoNnrwNullNa66ANNscLA1EUKbj3gGCGrKIN+fEZ+
9hlBa33JvbV/Fi22B522zmz9K1SyF6Uhd8QInBBm4thej4n4CB4lqLx1RxAfnnzxNELTMzrWtH86
XOe/2QNl++LpM79qAJhn6Unq4IRrxIgOufy+VcSeMIRt6WyfER/Vz6CUKZlknVb1yy4vmrd6tuOQ
S3OwKQemaAmK16zQZTWdSA7c+MuFcLk0rh/A7+y1+TxOohwhDn9mZ8tySV+QWziSQInQ9ikPPFUY
h39i0baJCkXEyHGdKrYHuFyb5wU8QVo16Xuc3IPQ0oS5kmsnbhdx0W4S4FQDvFb5f/ajbRcb/EcD
FdIjan7va2LhwnBsh9GWuRRPoguwPx3aMBNC1GoclSez0rRDBsuGUj0XQ7cKNDmHH5B1Eb/V5G2t
RoP2Vxir4QmJu+6295+FUuQl0+1gDNFv1WX6cqmadE7l/yCEcoMurF7Y2r86uVSUaEJIk3hlT4Sz
p1MAZCcfEyKAStzNawPuPay/Ah0gJbKBQPAh7OhQ7UPJZc1vqFmUUuNYaSHbIwceg8m3rbaaC/ec
bHsjytV65GE9r8pyvroDLJtWNhb8DXNDGsF4s6bwNA5gzP+64M3wjic0Vpbsf+7N+434virOYknu
C5MQkxAotUCtCynS7Gpj/4Xa0lLMiJ5+5wwvDgfekLWT0UWOU5NyRgwGel4MCuctiuSdIv4gPXNj
hJDoXp+NFUpBo4JDhXMiEXB019iIqawaySDI0UN/T3Y/GNuBjACT/vk2nzxu5cxKMQ6KxYxWsKO3
P+E6t5tjHucICP61y4EUKkLtAkdgAmPv1kLDjgzQPBYy+l1t7MtUDNYGFaoLTiYTTop7CnwoFF1T
IZB4Ht+kvF5I9rZ5E+r7Uqwbu4xNVIwWAHRt4YSqBmdiRyYZMOgAdtAQebv10e1i0J/ocfxqqKKv
c/HmA91QI7mc1n+45L4bow4CcIr/7vfn/vN2QjTmL7HKVQa2VVAFMFvKft7rRvcwAAdQ6IfKdgS8
Xjs0dILJzhtpFtgsUhFNSsAJG/HWuqTeCxu67OqleKz6COOoIUThXApdfpsTdHbTocrHhNQDbJBk
p7RGEdVtGL3fp2bykBPqiKIjPG6XFho1e4jkRb4YChGwTnckRd48q2gPF1zCCKywK8Q4MOTSpy9r
4TR/OLiSJjwg6++qykuxzvaEsxlr4Ys2HsefEmYaoJuLv88wU+zoWIrPE2xEasQ4thsyxEwG5vJR
W+cU2dOOM2APrwnstCKdqMeS8QRYhKsmH4ZovqSzEYAUEWIqkXjr9cEuQrvHubEJxQNKqhuYIA9+
LI8zmRrkZEjFrsYzw++l91B1XXuJP6giRKTX/AN7XgM1ESRd1ICJgoIvN0ju/VGjxrj/5jzRjKhU
GnstdeNeD0WFEaLxYgvW+M2PAu5cnclpUjQz8Hb/RiAz8baV7JXiWijQI2mLCt9nErLtI0fPBrA/
0nX/kTAjm3OCffL2Uoyj5KvOr8ygSASVVmqRc4MpeX2CS2zuW1bk4ayNZOqSIA75hEagt53YtnV+
Kuwx6+Uda2+SCmmQv+Q748DKz5oxYpPGB1g7Q0RRf50qlNHmVkF8kKJNO/Mnt0ZEcEKoSLVrz+WL
pOQ47jhhRcyIoTXt92k4h2/uNUElc+jIhd/89CMQbThs4/L09PzNMKQMXGBEkhYx8pOWe9Fljjgp
lEfUvb90fLPLwLn36e2xGYj+6/gDQwz3BCD9PHUxqQw+Ad80gCMrag67U60jgwaSXGcWEzgluuHx
8T19RNK/ZsonbbhZrkV8dUmc5RAKQUDV/L4fINQ8BI2RDvwc6nUIpKuB/8/bhlJ1CAAL2Ysr/E+d
DCZEHJuOTwMKGhd7x0V5KN2IygHXIkQtbA8htm1o5XJbB7Kv1Z0splCNYMs6S/pBCbSOVWQX4180
Ztu4GAfQtv9AABzTzX0/gfDmf+V0C5XYJ/mNXF5sUfmOcP+XMtPPEgwa13Nvgy7/4Anq7m1hlWkx
ss/tSJHOUGG3ftcjPDoX+B9FE3+OKwqJLZooCnzDAYWQB8g+LsZPs+AYNfNgsWujpVDW/vi3UUCi
yjtETUvsX4+Lt33z5FZ6PWDEY1wlJKOBvvtsKYNpkgubZfv9PvWLmVoCuEeXu5CB50Ot8RsnK7Q8
qqOds8GZjlgGU01rGqL8iBTVAzRd1v402afjBkn5yCJDzxOeNv93v26QUNVXFxhDp+AwQZfvBn03
bN5hFj8xqiPUtCJj1x3H/CwmxKDBd/CYxTt0nVE59gp/By/ikwqRYmScHaD1aQPW3mkVQlUsFeke
oitw/y5OppvKEXqAwaLR6YNZijhKhZyXlyG/3EZpEDgbpDMEPdKeGLjKuRqRnxX7uc6wsa4dfjP9
oPxp4e+YwVeFaBWlk0cScWACc8JlxYjiLU/yDRfSuaaUjMe63HWeq6OgJY77vZ7tYn0D/aIRcm+x
WNFmunhMzZJY8yVf6G4A33P8LTKH9tPQ1kI1P6qBtH2fHSi5J+oxop/f/Uy4Ggt3sIovqrSGSich
1zn+W4JfGoctTi5aFhHqsR5ri/hgzztvxE0wk8NHhnoWe2n4UNz7JyzYJm2AETRUb+ABXiD8VKZs
MAyP54Tbk6xlc+GYGGp+2UpI5R+ZBOX2zkSmROqbcOWSykl/pcJJTaI2v1nZjxXg6s2I3qI5xnGJ
Y7/Qud/72eVxRdci1ZYbQf/75PG9Cxf+JD9cO1/KtlQou8SVSqeBawW8Nr1iXdXp+qpQjo6bvRtX
aBrd+5tJh20dIKHgW/+q/JAOgk9cvaJhS2lzyMNkLcoj20gVstzUE4YiOY3e7VOeNSi8tVKIstYZ
IxRASdsZVilaN5ByhimCP4EPOM/TtSVgmI5DcX7VVoV6RzLh0/0qr3lYsudzqnQsdpzNFoWsKeqs
48G7cZczvOVgS60e5CRJE/cxioe0iKoOAb1vZSUdPe6c0zP72fjvkk+hNOvG/Qc4JVBU/kzG4WCB
WM8a18LiqXZGP/Oz4xMyhwVHE/EDH6vs4dGslAmqTw4drGci4zuM6NtIEVCDXgG//nC9sl7ISaXQ
3emopvqDEh4foep/y8FihQLCJ8PAmtVZMmH1LAxseHijUa/S9Il9TdKGaV/+AMa+qGPq5xcv+IFT
vW6vClFC79smBeIbMWDutwxlb4CS/zOBaOd00H7lBNRDF0rJFlDV7AZQBe5u4n3BuVps4/TXQNhf
QZsaQ/4aBZY68gwh0f9SVPHKBaMhpaVffS0gcsGlzdJsUWlPRZQOcIFDc8lUe8/Hm2SSn7+48IJr
+w5N76LymQlzGFf8ePceDI8T4I6u3olJ3hglRVWHdojWehtVhSU3pVJFSxhX9zKSa/ySwudw5Kvp
hXNxU0CY3rxTQ62vScO64izdm0dqPfXYct1XESHtmaVjSJq/qGktEZ/gER5t7kLb1O6ojG4Cb5LE
snTLclAswAXFJupYuCd0FJtr3hVQbNDUtn/B8dq8Y1/yjO1uw4aTTUQerRbZ3mw6DpmX7RDTe2ZV
yuDUSURZteN2cOLfhFZzkucRKALKT5SPgK54Gbbek2LC8vAUgQXJOuVuGhUlmO8amzOh2/uSwqdu
UurmFDJ3LJ1QtmgpaDKGjN2qf/14I8N6psVcruAd5/yvDPqVW8ae3yCB2zRT8LWdVpgzkx7KtYu8
G+VEJ9O+m+/2/1emht5BbweYbE1bEgobPeCcpAyqJ4JarMZb06zGY9lau1Yppt+8CI5z427lJlnc
NpFdJrDn7GLYYs4PRu6IHi/xn2qOyg1hqU5dZhTllaxxHndwNGYD0dv54ug+arehZEWR6pGAAnv0
O0McqOjJwDw67qvahR1+ausIHzEhV7VkOL+Nwnd4rab+ep9Y8K1fmUC9rm7KiAAbk5lI1FRUbel4
4kha9Aph1aR1gCz2PXzsY62cXUCCr7RXBydh6CC0nHkm/l/zXVmUAOnXefcOETvAThQQuTLKQmj8
EoP/cVKPwI/VW5ZrOawFBP82XCp6/fBjLR0pUjxRY7/lMuKgcIGhkaMvicr7Pkhip7Zj+NmgbSW+
cHdK0C4wiRpE9rDExoUI6HdrsTvQ8oI6iXI0VI2yvFALHTlEamv5cVvK374aYmr2qTHZGoQ5+gRf
fqJXGxarmd3gX/uJjutJoQ9BZW+xFghw9r7vm5T++xc8QiMny1j080gEHR68JCwyc6bcMaibve2P
PoAmvwlWuXhYUrXdzE98U+5VQ9+c/cH4WQqWcLYk3iytQOQZwVjpH3s6nP8esvDGRLaQyPF4xTTx
PCAcEeXOqDlxYw2WpOXPivxDORp41XveZLx/nhK3byhqL1LH+eR4JkTKS0glLKLarK6FDdYJR7MS
qOBmekQeCNrXHBxT2GVy/nW8/oGYr6o3XTYugx6SoXLtEP15CAfAELndaX7IJ3/TiYgQqwLXDTiY
9hfxH5ZUphF9Aaavf0AuUf8fVACdDaK6sM3zU80fmYGndI3lup2VHXQRDo9Wk8a3C6Vaj1XYn6xN
5dqPcPzJ2VptFoMXnRBk+bpWzq0KwRUbcW1kBH+xpiCOsv4jj+D7WcVzs4xCZyJ1IOU6fkhzyhwq
XnScgrgSrqzJQ9Oy9Tf5u9LG3MNaYv0NFinu0fSy0JHnDnD574lEHo0mzJ4xuSE1A8G/Gr1j9fQb
7Hc/9unZOj1dn0aelBqIpI5ZFyFW+ne3uxmUMwyUs+WfX2wKEnDOEntwu0S4RKheqNVwIC1bl7Fy
BMrH+ymtErxF6ug9E53gPh9cwttD/pbvlPWzphfFN1VS4CuZSTHArTMa+6IfBbC0sI8M9YijVwxm
CEjXKX0h6ptvclPpN0Jjgliqg9mD31UMOuIRWmuQbWU4GilFmky/kiAZn5U493o4DTDsLsC01y1h
fahq7IC7J6jyglpdJBAwL/GZnMvHZha4PliJBNf00Hpy9HLYYEy/De5Qum5aDE0lUQJPzgjxAC9j
l/OqjGBu1YBzSUeIiNvpT9hpXSaivtjSIRfkWAuLDEokMVaE8IQbfSFLHMKmi05+5gYjzY8TrIdK
mcQit/ytiYA2T09y4R+EWrPahFkIyvmA0ewuTzpkcIVeYc3FZ+Q+QbvOl8rO7W70X0L9zMAGoixs
VFDOUIoUsE0/HjKIIqmABzFlHOFiJ/5lIvS9VyyH8WNZTeVXKLHvKhYuHx47EEX/Vov1Yz3oxqyh
Pgq4RGTz/mIgEdbmfmim1I6g0RikIOgu9HSoIAWKxoMMo3seE5w1fUw9uncxoO1LbYqAlyuAFgki
cc+hgFYN26/5QiLEByzLUUJwKdzyINBY+nx5N9hxmdh6YYUREH1w2vXoy/eO8VdUhvUuXaxDQstS
CE0OVoIqbIaCuVEpU6fn+5kgXPRAEt52OVkGplHGu2zFXiFLw/zBLQEt8k9ozYhOjk/XopApbRIx
1Fdb5q5hzpG2k17RxMZlCTBb20wjjl4W7hFjkKfmeVkJS8nu8nsmTgQwSoRBvJNzuCZSNbqFI0mB
dUXei/8JztNGAxEZqjKp8ao5xc5XnsbrNYSJcuwKhrFIDRmTZcDYtRs5BXxsHX0dl+XBTlbbnT/E
YbXFhb3DQg1fpqyMzlhQdFEFnX9YUvHRe81JGnNAfJBRo0jqJIq8y8j94tB+qowvsUeyC9nNMxID
EKTQOK9728OPZONRbnWEAi+NJFsjsWHDtLYjqQAgEuCbXOZ5CJj+fPbsVWdZbxAkEpJKdgS1tWWa
8EuKcXNEFoQNV+uDWcv5Gbgzz8WH9W8vQXFJmglRetI4N4tt2aNBSzO+xXbwANovscrIexqWgnCh
EA5rF9LL2DFxaWhihsvGEd/J9O/TDl4mXArIlY9AN8fNJ8ZbvdoFdP4zJUQG9pGtFfjSmimzNxnF
7HCVUgxZbEJzZcrVDsW2aqcpnUtRusQFhnrOFzpUDgy8JfVCG0b/VDmWrqa6UhSLZ3kwA6JQGBq2
uA2F66CBskq/DKzrhc1UECUl1fUNU6Rb/ke3VL7jCE4FEunPVL+qr6tTcEfe2KNbWnN8mXHN+i3P
UbqlpTyqewh+AIwqpzJzfNPmO97MnGw7X92x9BIErfMyoxMqbKNrd2WqhMrRkI4RYcbFh5jeebD3
ntaoVmxlox8v/0zmz1noV9G0W7SV15KHWchPIZ/72grtoDs8ZE9AqeSsWNBcCDxW/QhSpzaUeBmP
hDa8NrBrU42qLb2YWlHj66OVXrZS5kts4bufeNI0eXuHm5DTUF/CK6Q650V4WMBnDVBng7+Q2fEj
jEgs/djkIyXx+hZSMnq/ld0xvYbWx+27T/1zpDgsSWeUy91UKUf1C9KjWbFlXZQ/7wK/XSIkIuxc
scPFYmu/bv7R4UPVrZqRHL1CN+peUnMvWlt9Dr2yncOjny3GoERud4PW+ethMjoLJ4ku066YgMXl
jAJXaIVSO00nkb0crv3QzABKUnVUq1bOqfORVf70dK6nI+qtSYwz8HW3E8O24T/Y726JPLPuuT/Y
RYGCs+gLX242lFZL0YinWNGKgD/7T6O4VHEU7SNPnbmPTjfMwRLGxS57SC/U8zLF/0mMAMA3jIsV
fQqdnkNTanQuarleXB1B4BQS22YkeKtMbL2/s/RGqRmn8g3fLvof+9ea52ToBC9akzRU0D87uaTI
dB76xlOmZzyBsL7argYH13H99ysSNjhnQpIydAt5GSaBkyFEyaXywOjlYlgpyHsdqZTcrOzMwgLC
ipNXABfJc2gtgBgaY5iBjjCONCzDkZKsZ9gO3nmmGv1drfB7l5GuprX/kVlv7C4LhUkkAJOWfBjI
GpgYqgXKZa3Dt987XTzCKMpOKDdpf19dKHG9Mm+O8L8I14IkaYgycV0+9KruK/a/PxEJ+TtRUkeb
qEXqgNoNKbfMxvEfChnsuh1lJB4oAEHrGq/DUuyJA457jz82pUj413DLkjqcc/03z5tbPx1xx/FW
swnrGM3iN2Kdly42HoBx8N5ZHTruNIeOjfBWS52Vl9Kq7UG4tWRRg3JUYEjqMutyFjPQPM0lsHYq
NcJG3NSU6nIaBkPmaIvNEthcqCoSOXKy+c3/nzs0Kb9igPULeMhcsxnk+cdyjOJE1d+57HuN8AkV
eS2WKF0LAU6uRZhc2nivthUT2pPLK7WSOPPfc3DorU0ND7N9GDI3lGdk1OofB8iEWS1UtrI7Xm7X
0h+rwmqE0+P6eX0S4qQhaiOIknOWMtLBPGnPAr3I9cFE5RRnvQLFRokMMtBd9oBncY3DOGW0gRrW
gCeZDADeL9INQhojY1OpqTJwvyWM3JrpTyxaiGlU3aGE7C/q7QVHAL6nRm04dO8KJ+MRTdp7Fuy/
ofSivO2zCs3Sf1XtwdmM6JlsKqiO70BZAJ5uoi/dblEe2Ia/4ixsyEbHkgmJeprCe9imcRe/Efev
S7D7uc/W2K1Kn5FrPhnk3uRp/Omfn6Gok6I5WqB+B78LqmVVCA2XGIa7rI2MwjbeFJndNaXA0w65
JTXa8gy1S5xgz0NL//OeHV9BhZZLv4ppreYF2KtA5/2SNgG3D9m+3QsrSmahg/+15cU9OySBybeP
2LiSJbqTqFfzFrrJECZgzKIUL2edTyJVwI4JAl8pACpOSC0vKuQokKtMI1kcw+a5QyN3EOx/YjHp
+7p7jLFh51whNnrDUcZrn5UEdfXTTJWD3QMo+DuKOLgIjwddaoYxXFBsmYEWLnNPAKFyvsSHpn1S
/+73iwXyNutm30KO44Fl+k1h1ymi5uRLYP21Aj3No6qPbp9RJWU/NSvSrSE6tV+KO69OgfjKwHxS
MuG2D8a8N8Vr9900rNep3r6Yi7IL7Cw/w9jk2cS94NuvEqxwDFlEDog6cksRcHAGyng62JzmWlmv
tqe0SLyt0SkXrNll0pnyZkwYusZuOPJRrbXSrhdshCTdtyQfUmkrd5HC+/8Hb6VKSrbqW7jIo13u
eaaxFclkGL4OsVFdJisudo6Z+lxhYQ8QkQXIsaDjLD0BnMUhYFfYXWS1UQvKQoVa4sAXpYUU5Bx/
2Ym3xJzWE9zNyonc9d0/Y4oniOpKZjhfRcNkm0RA7UIjO+cKnjh2Q6800I9aQWkfpQxK3yvRDVEf
SVv7lr+YI0PimXuuNAcDx3Fuv4npiFvfYqggRUwnnCphStlCSblQWJykra43+PkDPXLJbrs/CUG6
v0vCCmRJW6D2S0IqcrIdi5rufVdM6x2e9f77OIY8uVrSZrrVcB8ds4gkYDApCDTiS9UhV6HipeRE
NxVI3KpQqY4L6bMjoYclnyJU8i3SDz5I4SQSS2DUPryeHp7hGSD+rfhXmpkfPhHa2jh1Zowx90+M
1GRAVeCUjUJJrokvnATTgmfk1RRtwhQCDrXuUR/9UMFuTqxJE8iahOecU0jcRb8TVVsL5oX+oDOx
yD9z6r8z95YF0Z41diUg3ASMc6a0GAsX54dWNzAYPzAOiXDZgSSq7PQVlzWWGdw+u9HP46l4YwjK
1uLjCFNaMi3eoLNLmBxdbpkt5vmEN+hmdmjxD3DDIDOBYimfPlZBJI6ZAzS3nFKfTEDr33bVEy3W
tv+CuqFcfHOxvWCqNLJUbkKOx+MmojA5FA22CLKxU19q1aeNrl4CuGo2NFH0MVJ873hFglqPEbYw
uWwXNsNwEf0OrUJx+PSGd+oVni7MkpAN7+T2SsGffEc2ZOK347S7dWrlPovyORJ3+sOdhNqqrGPY
X1Ua0i2DHn12qnaGyTiF71mHTL7Yy4Jk2sVJubyvRVayR8lld/q62XxhIjAgiksEib0Q5yhXz+Rk
Gu7w/NsdLKqy1r8lt1KBwHc331q63zQkOgsWEIqm2EAFdkXeDng34C3HUALQKe3VONQWqnlGWhnJ
eOsSiHlMrL4pUU5x6zbEfwDeVbj4n7IrpSguOXsjyRynvvM5oOpZ37hygkK2dBtrG5iHKxLFN1Vf
Gtzh5K0GLIy4+SwvyusxcRlOV8E9jQ4FKKZOx4Bq/W6An6v6vAI5yPbC8MJl2aGv2VCCKqG1EuND
utiZv+fn9ZesujFxmivvSaU97P4q7WX6CZpptYtBEurw+7vUIZja0uXsiMQTyIT6qstTgi8gkVHB
SckjsbI1y2Ie7kx9ZwZYftlxRtBgap0KyC48zb8IVz6pcO3jC59wI7U8/myT6cufnCC65w6FmgTn
2X7jPT7uIOCooG9xSjNb4BaT2dz9quTv0iivIs/hQsRlI/qh67CgkPsy37RuT4HlkWA2sCM3Tut4
FP6na1ktz3DAQN1oQ/jCyU5DPTJQrvBTpVV7rQjaVcrxjKOWPzwOCLReLYea6OERjhcJ72wZhMOT
dgs9qAt0p8JovqBI+NcdSPZ40Zi/5vQ+UGN1hfiqur7vAkgiWVWqcfm5kdbY2Fq0KWu89XI64WMs
eTTCWkATjstA+xJclHfb+DQhPCN6SSQe6erJIL1CsTjEZ6FS4siKSwcND7pIi1VqcbDr/c5GIBFD
Bg/FT+DtAs1jZ0kwBZwQhooc0C1NLAOLXU9vKcj0lgd6SjNgEOXRNuvIrrZZnxgIOCdnWKuiXM8L
/GmbVWRec7IA31RCLJu2WrcycNTPKjMca0DWNju2rxAptPj7wvjzyRiO0UkiLKwA4+pjsAfflThs
GqOQPjQBW2FLi91Nj35sDY2zUFmLo4lLhbITMvjN0EVY1+VsluWzxZClmp7tuf6uLa/Z0HQEdZ3V
G36BpGUS887ZqYVhOj9jlb057yOsmVEMSc1wB5bwKTDNCLMDigiadNRLlA61jDEeUtNjtYn0NsWo
uqf06mu5/8Gya7PFv4c6/Fum0UNzFF3W40liq4Y9skBgSV9WWP5Cq7qJ8Z3w6ASSnVgilZjwPi7g
CCOghZFP8mRB+iqjTf5F0TcoCbrYQEE8l/AOa7XIxpkLxkV5VhbKnBQhroW2Ng577v7i2aBz5lcy
0rV3y3GNYC/3IwkqKaHscO8sANLxbjtbdCdWPB/8yepc3n5cDuWHZXoAYvB7IY8OG57VqDSUQY3u
+p8EH+Or7aAuee9Cx+0njKxYzoVDfGU3I6GpWWPdDq+4r33tvXi3SJTZHlsC4L+9OHxLmpYrhs8Z
3J54novGb1fr4MPYMfj3jT04iBElPjNxj9KuRa3nx9qEVHvg1EJRkGnJ2s7+4pjD41Z91IR43/te
w0SSinKZhNV74lca+81S0fkZm0bZF9gcpIrtLgrOxpB2eANRYur8MQc2MSWNEqB/nRkvAi07X/5E
prSY4m6KtZiwXJ6MkoDlsd81/6U/ZLTuK6Yw9ieOtZWOBON/UtQpn2Cp4SwY042Gy0qe4oQONfs0
4s7c5BrxByFqL/TxbWUIzd2Shox28aB5xpRLab2BmsoyQz9urvqhfMzTYnTwPP7W2634jk6XpNAX
rQe7iuC9m2J9YLLdaDwRMr1LdUB2XqyDz4K0qXpQVXKmsiNYUpvmCZ0zRcMdU9Ag6h+L58FKHpn/
aOym4R8KLxgYSwbVau1hzYR6WghhvlPOFTD2o1l0nX6TkKz+0+GQ8I1/NMhkN61OPk6Lu8YVKd0o
YEfLnfio18Xr2WVFa+FkVZcd+ikiELsYHaZoWc0g3rbdQaKxFzvyrW0le2DTEC9X/BUlqVvyjSSi
Rv5yJPF2Ffme/cfV5XqrCiyStrAGDfnP/BdxWrHIsEcBgyqHGr9BvWrpesYjXqaD4rqGsm9zUg4Y
nFD0PnibF3oif26TuIqn0ruw6gR4L0HHyTN2J8+WGkjd45i3RX5cCfO9ttW07sfkbzmKcO4GcOws
hUgkgx2IiUgnzvy133JPfqalCOTZBuMhq+LqqwUUTCcNnQqaQXFMxxq2AUTtez38p9J0Ab46i9ld
DZx8GwZXm7ssdVFeY7Ahc1ujRacFW/xc/gvDgTyqrf5X4qSV+PKmQH6LyEHT0BZbSUGlrMBqNk8d
l690GPXGDibxpbmzFy8bM+VKL7BXyefP5aY9r/AXRIcZK8NWKiWEtooaegdjKAM+94wfB2FBTqwS
TCYFTgMriOAivKWqNciA/MyfxP0AXoGwxU+mxyOvSX/K+ULVlsH70a7D6ZL/2DljmXrzgTpk5r1P
sXzDEs8DWsfXfU/qqpQkknEFMjQphPIAdhaRL5UoL5jyf9GB8V38fOI9Hy4LBh8NfgYnwLoMcHhT
lRg2dynlj6qJGY6BNsUeQUFzKAhq9DExAX5yOzI+Y9HMnm3MeZK0D4kLrow04dtcKmBfUSCn11+g
cnWwtpcyg5ToMIM64kiF9MQSiWKuVRVA+kDHfwSfMlmhUoHjFYYu2eu94NCXOmDS4XaVkJMGIpVJ
m6fk8mSykw+e71krGEZp4WyzZ2znovT/FPDFOAtNbtQnXvWtEBjLnoQWNf6ET8rhe7POCEZOxUNt
rr0Lpi93Yyn0oI44OLErXniij8jB78cCjA1YDDFUPUycUQes3PvSuBEHR4n7au9dLbIRA4zS7xIY
n7IDbRCMbKgroRpAZO/F4nnXxPCgQeUrAb2I9+zgF/cx9Wdj6azOyFqfElCrM+mvCHP25RMBLC/d
URvCuL1MCY2FUj+GQJUDovXP5NnRvsBXk6JlVCmBj/Z2B9u4i7TKscqyUOv+6FOkVeedHmoTvltQ
+BuRRAZjrC0RXG72IX8WuCuJqYNM/w93O8HOeEEWRQOPPKbZMBON5Ozm7hsKutY0xtMMrBp8zgmF
QR+mkqRwJ4OIEr62fkA6vs2Cwg1oPz6K/nxwmXT9tfkPtAQCGP+WK7QYS/Cab8NYeL/XYTbx7ciY
HHoxZfSLsUCDVN1O0l39pmag0bqn0ftf9pmrNBOkH3zwA/gZstmGFyNw1UjixIawFdKwJPpL4fT5
fvN/z2W8IfnCsqWCqAVd9A8yOUdWqDhPkW7o0V8CzrPSLksHPtdT4l5zL4dWVckZiWOnUuj2+FFE
cMW+xwyy2FiN9LbyXwPPFE9wQ2LFGMYopFYD9KM1xqgdHaSJFjqzSNj0heiKD569w8BCrPexW262
9zN5Wu/QyFjl22XHUBWbqMAsxp4/XWR86YcXo5/yhVt6+utQuF17jj5K80Zbie3NPNLeSj0oFiwa
Pgb2Ki+xHKuPG+H1ZGukJkZuMccnvskU4YDAmEcHjycOXP0FCBEF/4F57buZt9WfTuBvi2VrIqTZ
M6adb4YNhPQwrZz9pafgzswr/mpYEupaJPB9LJvUkME5hOoUaA1iXQVJkd5GklBU30cQZG9+ZH9D
HLiEEcKrinhRgmN6dkAbiO71/BEdf4s0hX0PLYJDif5innoytPTnaCc50LZwhJ4uuG4KIbSN/kSJ
GLEalhz1cMJA7QxfGme0VFYh6svmCqPopidb5OEmAlMre1scuqOltBFEZnCIDTCqBfJdehCmU3Oh
mgo8Dv3K5mtcfA/uanZbQCqdD2pQi6bSYVyLXei24iK+DuAZMtiEf6Oh/RCyU1KaKmq+1EwJAvZF
Hh9SIK+aVFNYfUFKSs7kkRDZjnW88Cyg0JHsXb9hC5RKHq2/DbE0fBLQ0APRWhnOhdM1Vx/V4vQ2
CO/KMaL4Y9c+K/8G8e2MfZhHBododrOLpfmRB6K0IEA6/OVTqMrK91O39tCVWLwkkKAgYd645ZRy
UUvQW/tjE4md0TQu6pcV8yQZaDbViAmSojxpDvbuRwXEvkEUJePO48wGE2/kAfTvSuxHvrwMgcHo
E2Me5R+yIZy5YGEn6xHb4uPhoMR3KUK093nyqOGDpnlOXMo+Ysr3q1Kh9bhvdnqGFmBQ3MMIV1fJ
uDA7MxT6CHabIEA0zO1wCXaE6sJiE6sska8lUpQtJ8zPKAIZOE23kOERxA0r1/dcyCBfSdOHjf5U
5He6i1qcOhHqQOikUQ6JzA/6Dn7gXp85ocRBHGxgLRdSV61mImaBL3lRcTWHQkeAtTGbndgbbngK
YU3QxISli6KAtxsB07mHDFukbizaKQFeUn46yhsSlFg1G6/7JjcQICupW7VOa2EIg+Oqds5sEshQ
k5/p3fQQQCr+h8ziLz84ZsIlVIjlLKlwFZnUiO5olc2po0389LzpaVZMByLRFEVOJy4+oVXe/KCD
oIkwUyZ6n3VHQQmRUeX92k/zTgmFxLSVN5gVLAlHHcwDubPT6jMrtiJbHHfQQdOeO6Sm/4uM24lx
VlQ9lB+JWx7YfrFHXcO7WeGAyVo7QYTk+k+6tTcrxgtGWg86wDykT3Adcypv1IfzKrSMRCAEdWhN
Zs5uotAEzKF/TO/LMCG2dnaOuGjRrfrGkJTahXivNntMHZ0+8jirfnJMyJEFynMBD9TUwTQdhs61
+Yo6hpsiPyKsxNU4Hr5CuZ2RjFEywDqCfiDq180rJ9VZE+yPX5ari/FSjI6HLxcD8xLvk4LPYCZO
CpJkO/O4cBSd7bsPCrEutSbhA+nCU5k6MP+4lX4K7g9B1czUcgFAjTvk2yLr5tusPEaBSEIqehGM
AvnVqAUe2WKdaL1UJFmDYcGEe/9Jt3xraycJ3qUR9emWrGeZ7Xrkeizg+MruSQUlbWoo9/WLsfCy
4aEYKdbLjCYLT/dCshUZWq7WHM4Ikxw5ndEjdm9Y0p/NKeMfTuYTyUjfOPJcPTnEr6xS65ZkffVQ
5FtBuLkqqJz1t/2RLxiSiMvsrHMgCyjg9dxh8aXXq3I4OVYPTvJq+cVmTWRoQQxO0q8AC2i3B0rM
CdaD669riA6m6UTsnNfyHJuYBjye4gG7fD7YZJQ6M/RUYlJKecMON920z6/w/BYYtVxbief86zGr
rDWSgLeoORUwi+AKkV03mbZFvt1Q5vBduMLeR9lxEzI2bAxsAA15JlkWcCzuIsw6SVvT3wIkfZJ1
Cs/BhG6xB8cXlNrzvBUgqtzsqOnzlgmCsJGkdTiF1OnjWEaJRe2KMytWdFtRdHkvDZ+oPNVlD7XO
U7G00og0gCISU/HW8V3TuzUV1pHQy5Rh3ZHWVJZ5zEyOn0eJnal+fDBvYK9P3a5JRRGfOCW/gjHJ
QxUsT2kMUdbaZXbxL5CtnVxtTNkpQ9F4hhl4mXiqSdZqZHY1uIDRso+Is1v6y1eqrIA/I4v3+PPn
NOWJXts6DcrZPNgoMFsmJDYZjs1y7NaFYwqZoDD6hs6uAikHrn/OIwXhl0OYe2kjnQD8RnjlE9w9
AxkDgkiRVGBJByaKjvcoCWOudAbOQFqun34rOLi8YnkwIC1vyuOmy0UOIUF/IMDtSPTAakA9ZRLu
Y6mhbbuOW1xI0xLlNwX/RY72jbQ3YS+b6n4rJdMwAEIUzyg0Kv2RiTtxdQPgNd8r+2tLVUCdtoCL
vUrXMi9Vcmkk8UvksAEF0/LRcFrxQNCGXKLvLWqhMNFRqYD0hVp7dq95D4dSAEHN8iPVzMJmWjRX
sk4/e/E8qsHc7wn+NwYVtO58vJIGUtl2N/UC6eGEjaRefrdNexT4BnfY2MesrR3BxqZEt0lEGa1Y
n/XGLx7h5yCDUeSQhukFT1ZxfFusnOFzhpkjNU8HocwL9fBUhUZ/3kR5NGaSkA+ofgeU0NFEh/6P
2bRRR7ppjSAM9sxFiIR8T+ky3WP1C1lXF0NpSRFXKCJTC1Xu7bMxNuibdgZxrAa5XJSo6VMzOO+R
Ec03XwMMDKksIMbwMA0WoELwFr8D9mV2OfvP5Q99FgsfGCY3bt5mLVhmUFgCXc3gpQgdQW3lOx4b
lNJ6UzJXKHQtE0tSC9rFmO6WCnIhdf94pyFu2oRkR5JZ3ZO1LgW3eHmq3poJtP41DNWib6pRqBPr
oF3VrLNfYKu8SuL4nxO4uCvhEgbCPkJh3nXJ0j8VZ9xJpx1otbtzqhNaldaWF3zByDgTzqvOACG3
O9A20c7uQYUNzAumA9TDRILgU6s1cVqQuJINAFV85G2cP73dvK0tpVCpCWwbgWTM2iESZ6cRmb35
QjMjwULBh0I6zshuu2/TT0Mu2LHa1ScewqEk495HIOgNmCrNwL+kgvpXmGXGlRN3/d+gAka/4u0Q
WZk7+qK/RptFE6olFNkjqaCIAx9hbCmMqHqX9C9DQv3O/Pynqv5qKpGKgaPcaxx46VJagQwbiKEL
jXk1SAqX8WycTrv59KR1YDNFJSzLtlIBdCzqX0wGKrYsd2Oqsf2HqEjiVPxTL9wdejjgWbWfbzH/
REw+GAmIPrMuGNTjjR6m4xQTFNnHfqARCvxQEVOgnjDb55VGH9fndM8A7wuDNpG0NuRqQZDa2dFB
4V0VSvQtdRkAwWLV9U1+nn1ezFnam+zpvQHtVijTl1w14LjHui+/SSE/V1j8lncfc2zm3GhF9zUG
OAKdVhdqJn8RX6c2z2FjRuYpOu3GZZSp/joocnTxl2FM1lbFcjB+/NLAhB9yROS29eOK/W1F6fJE
0hYKBBKScm+dZ9QoRgVf0QGmOG29QKP1MsYO5Ms6UWHGxBXA8RfGfdpWodpAM01Qz2bMewTxRQCd
M5avf0PDSSZ+rrHxP6+936zsnHYEuZD8Tj0uFNm2uOj8qU7X5s+OucNteF60dVXWnqeUTEU+Cu9+
gbiPJ3pm2K431c9oYfuN7b0F+J6L0aViv06FvSxLQdB5KEWNz3+B+rnu6jBBQacHO6MwwLZ+bm5x
IoXtkA4DV+SQHegwg0kpoxxts5m7SZF/URAmJBh64AantdQHCTA5DfEq0FOOIco3JVFtbOBQYO9o
P4/k1OjQFwjXa5zvCfT+iCvC3SMaW6WMZtGMmOBinIcVsoom319BUfCi5rP8TH0+9ZkiEaaYXSB5
qRxvvh626W6aV7y2Y9nBDoVVbpsP/ORdWJkFapwI05rKERrvcbOF1fqefkPipD15U8+YVITjcxzX
vrkajEtFaQUtVwHXrQkYKZe2PncLE6nJbGVac7ucm1xPA3hj7lUI2dUnVO9j+QBWxWo8inSr5qAC
AZ5Ea1McCmoV+OGhXStWvLeFdJ2Ae3KCIMCZCnSVx7yVBGjUmzwxeSHtwEGFtTbiCqTSVM3Bz6cH
TA+ooz9YeSOt04VoWIkopmKsTm3RbEN6HrHiB4EDYQvl2s7W62dRqissSdkkjn2sdSCjJIycZICn
1YeKw0c3axGixGvGeKuY1dTFAvgGyHZmcPspXOjzl4UjBLwTEwTkRqYoR4wTLhH9Ymin2YKW+Fhz
Nl8qPjpWzY4MkxEe+MzTkmBpYiWL5shyPoQnTC5O6WzPPb1TiNzWZDg9pZ8l8UIeUSrEbk2x3b+Q
IxBFb3kDBqE7nKRH+5YG6qKPn+byvrrH8wV19gK1LdcPNtfcsj9PJ7x0a5VCH5ARwI0wXdWro4P6
R+hAD48uY6Lif0/BskDvMaVcE5Z2+0X9kJR84cbMl6TDS1kNGTpvUzGWhrnGSnObowlmETWDhytN
kcb1JL3hKJfsdqvWf49NTPV94lPJfdxWpMOdRgqj+bIQ3tCmW+unMntcM+1jFPEcOVnR8uMe79zo
RTCNaBtSFpTK/mBsTI73uGxpyRjbOEKrYuUJ6girAGvdvp70FRIhgVsnCEF2xhh39km3v8H5oIa0
ukeOu67FweUIQmPX+8c0Rpzr6Xq9K9NQem8FXg60Uh4Qd7c73E/+ZchK2ScNRnxGfG3mYaOU/Z/j
eyXzY+EhiGt0EkRJRAYJqD+jcweS5Y1YgviVfyF6A9RRVchPnri0YXqsUvwtjwcGAVGo+eLah3/q
6z/gyO5MTIIOG9Kw4+LvfxK6mnykwrBdtW2Dev5eV+qySmeliIN5u1TeW9iiN92yX5VuMZussPeR
q/yDmZNbdUeNtHB6xwYhgsXQeaOXoHbHiNxvLjDty05T7YZ97BW7pwI1Wnwzpa36KoJS0x8h1zLD
vqJUOxly1K+kv/IrowhEDYJ03GFYxaR4f6Z3AYLTHprLHQm2udo1gwZIELgdgEB0jIDQ52tMZDrx
/qFGuYmK7loRty8iGldmxuDAEspqxeKXCKbGNigGJsFbJuTWQP6UtV34HD+6OudMsqXI8ktHss2W
iW+rA5crRbd5hZ79xaVUvA5oq+uVUhhDSW877q6o21joV4ZwEZ8YpLGyPyHn6hP7Q7a28X5RsJQL
yGE+8kbNH97zuVSqtCwiVWhHrXNuhFVLWQqdRjCFv33482Q9TVOOQC1MZBFo6iQ8tgx8iglZjUQx
MQgpazzy/NMr4fqjzcqfOXjiHgw86zmYTWdcPuyEYVFvyrbaj/PPHswFdx3RmoDxH1sIGRrFtjuL
ao2Dij5VcMNq62y+I00VWjzEEn9pXpfbMYtbc0jgUtm+E0yKMXUZTTUihYRSCIhK8d/qXI4plMOS
QeKHfDGgo9yjQM56+ohJTVo1D28uwJFGdLcUyNvMH2bBd4QKmSadE6mF6RTZV+LT8ukpbC4F03WA
l5w72o9jRWgR0qhYqv95naYWISJd+O8g00pO9v4VNf0pNIDh2RV69Fw4nhEv8C6Yd8euR9Hhaeky
zMY1fKEq9CY70tfKuQqm+AmdOhLbDGFVktcCPAjDit/WooPGba6EqvkQCh4QYye+h/l5GySlDfmU
lSGGbCVIr5mFJg9QjUIissXFFU4SOi2WndEoF9xBh0+zqCT0IrfN2ogzZkhHslSFxxDa7NR7/Yl/
iVCzLioj7WtMKADhfHxqOy/wBFWhaBFNS8AJIglA+DZawiKpcKnNU7ZSbzFRqUns/4XrHVqwKgSD
He3Oq6K7Mv/Y0O71PTAsf33MbPTDaEvpdQ0NrH19Vqy+L6+LjfwQFLcxEuHixhZRAphYKqgpW47y
POHakRXTU5qv/YIyD7/pTtfhdy+5rfe5+9l1z0oIX8WKUFcCl6pFWlru7q0vAnmPLTl/SdqDawPi
uFU5Lr7jAy/NJndNGs/i+ecXLI/lqdnNBBwlt45KwESSo5LTmschDfxxsNp5OT80qLj9+eDSuRGO
sTFEsSq8rMc0DtbYqP1+T/PLqNXhLAmE2XQ5TXWhJ0ybsx5FieAYaMF7bZfb3oA2UZfuWzIqYsrb
oHrz2uowWnblRdPY9U756g3mdVW9vob07dAJLNpvDQbDlwJAhuBZ94n2tF/Z11cILAS/2IUk5Q9l
/eZDtcv55dDkbqMV6Zu8ZyrYEfijJWDYFDMSwyl6Fb8j4WKIa+b/TvUB3FfdyljUhAG2CScWWtv8
dgPF+6H0yXGeJ2HQOvuEiBcfIqihWc3FnXPDzumjf07i3fuRQCLbSINj+ZJWiduEtyR6wlpWze9O
YPf9jNKVRG1YOIqTRF5NRFTsteUUKh6I30HTJSPl9iSxppYTxCRtR4MY97rpONlvUdZBjTndRfMj
1Kazc0wuGy+nW2eb3OYdjXKGfarM8YZSZ5ZCNT2aFSM+Jf+P6Hkz2C62fHS8lZiAnIAjmoOrjcMc
lWuDfIT6eRWzBuAzH0xho+tZwfzagajS1DOsWUmyJwOGISaAQyVY6YMiB9GNflGwvF5+vxddRelr
XHDQjBMfh3B5uYCdHLZ9aTYRCoKvsnwTVav2AinLuj4qVaAVsXqWy30NGyF3ZC2xh6GjU/moGktC
cZBKSGs9Yn+wYo8pu0bz5IHsy+HxHiQEzzhQQpj2LqAIkUdRR+Veu1bfzvHiOxhPqYdw4MV/dASo
1D+30PPjLD7GycbaGNtud3TGLeLd3LlDAnWe2gcZOYww+mYDuW92OIaN4CHQ7OPPPI1cA6A6A3gn
RwS8V/dXClvJZmgl7f+WTPmGq2O7yJD6aC2jBlVSJHIYWoTNDdCwth3h1jFPCbwLZxvzSq7iihlk
RGQxGM+sFVpU89/4QPnHBt864/cueqa7vRk4F8o/Ac7dZlY0NrZy5/8u1V7J+7h5CJrrmVI2StQP
4UNiPaUsiXD625FF/qGRrn9cS3zJ2NE6zAdIPDphz+ti0sntYaXU69aSG3KKSIoaq4k3rHi3TjFY
g4r9OAZOjE0ZP8hpLSrORbjriMs2KTYq6GKcWKfIS2nOJzlOg7Bu8Qfzb3JKfW+ai+V6ZWhOeEFX
2OW6gVqke6vXRtqqldMFfZKNS7UiRjvuvsKGSj4g5vNYPC8qDaLUAkLeUaHCMLaPx9WLHfZUg7pM
55QPKDRro2i81agnJnfOyE8+NJhlPb65sX49N7O7FIzuYXchxpSMRi5bIuXeela/GkOf7gP47dh6
kSZPr2B+WVLq7F87rzD+Nfln4nlvKhf5m3V8wY9Y+/213q/ZGSuaAtlag5qlp4lfLoXrrBHyQSXt
ReEF3wy2wQtpJjGH93TfLaWxdSMUeyfMhnp0o161/GBACtS/v+Vd4c/37KvN7oCEInRtDmP4M8kH
yXgGauWwk1MdBGfBTSMl9EERjBXvvkUXdWzvzIerJ88eofHeKg5Jyby9XjbTfAEFzTa7ZlCLRCue
n1S+3+KVG//y1TAajhRGm8HwJAszQQqrtL4YynLgLOnHpX8ZgFSSaQ85EW7/zKRPD8NumEQsgslU
zSXaRbcgcMenlqQX3DL5TGmIVAT6oNTOebZbxEYe3MkDNzHPdgm0LcdcLjSg7MWPTdagSW7Cd3Is
5rIm76Nzaq9MXqMkup5HWACheKqBBvwcCMwo6G+nl3OYBdfpHaqHfTNhrUzmm0xxBuvXaOc4loxK
nqvMwTUvvBJnoLdLQDSeHZcg5kYy9R4f18s3BT7q0Icn7UZbfsHLGOBfDSw0BS/DU8m+JntqlZYf
l7gQrVXSzd+KRgh4Pe/0s7X8hMz9uj6VE9lFKwa2mEZC3uYqmcY8WrhZneAcNWsH6AXZayzpflvo
IK7N0V0I1gFY1C8e7R+f4Wt/Wci5wTfm1b7yt4M8BtB7QmmmNSIG0LGC3dwciwzdQ2diBR0uma6r
JRrdqoigTppSeUrcHf5rWNIeK9hQl1f3uioHhQV7iCNrFul713uSZR0wvZoA+kgJlTrxJfd5AAbm
kW2GERQUZBHZS/Icrn1b761K/rHRGk///P1hGBHf4fwZ9Hho38VqH5sSJKWabyScTvUajy0HdJV2
jcU+tKuo6kT3vwiWFjynOt5EQz2cx/Rp9KlqzWye3JYyZwRnX4RZD+rgDJqj6NIUlK8nw3CcnVB1
x+NpoPvYSlb7mWPuebQm3flZhKCQcVq9itCpEcacqziQiOQgw8+1geuJ3IcQ8Q9SdVwCe4an/unT
ecGs+XQTwOOV0xDFmFtUi6zAC4HHr6iYEtehlFJGoOzetgRYbtwV5j8lO5+ACAZDBXCXGHl7Y87S
c5KFyIrDoR7nkuSiXURadaXpS5NWSMZGJpZ5reBPnkEZP1KxY7ilRDWxcCEt6sOLMTu04yE0nBRN
GwaqgNGV4++GCODj4uhvtgqs4zgmSa97i/klgLKRuAeV86JfVXmLYSCKMXyCJ7x+0c12px5RztvN
IXMzh29jdA68ZIaQHBnExuhcCZx2e0WssT/P4Qsh1hXjTx9tBXfZjb6ZSWZlQoEC/8VRz7QSwxRK
c5Ua3YymTcOL41j+uL2coUkwGiOCt+WGrzVJwiQNpQC54Q1gcWD4VfumGvx69qy2dQ50MVPz/CRg
Ut0IlEACq01RdjiIvoEgKyqCbCN3knLx4ZNYdbAU/cPpQnyrQz69SQ1vNXu4NKed5OBnzLkNhwsp
dwWoDhu7yVukL1kVOeMu/OZxrE9wGgBV5EN1oDZUP3HNfNZf6Uqtwc7WryCyxpX8jfckHyPKAh8H
TlR4p9JzOuvrwsKNSjJO4gbKl3Mq870qhulWryYkqpqQDzh41dsR54mbVxD+fHJpxudXdDqzPiq2
Ro8a9XtP716FcuQdFXR9rcNIFSy7AH6Z56ekN1id9Di1LESDo43Fhq4tRcez00CrPrBAAvpOpQsB
a106GRXR62VjtZwYrm/8Bdf0T2ZS9IcJWzKLIjDzCNYPZS8FrstEjX7XHqsaLOSIx2WuPEYYE26N
iW3Ha2K/tadmKPYAdZHMhN7oczYcKX1qT3muCeB8Svomo7h3cyyQi2Ei2YzyCW49i7k5+eWofaA7
XcY+97luY5JpQGeOukn5hBcEKUQ0wJSFlGV28maDi1iuTku/nUkwj8eKoo8pLpZbgjL5dnIgOtk1
VzTUOBEQcfDUWYuLYmaEqXI9QdJ4R+HHGXO7fxiD2XpCjSFezcPyhdf6jjN9Aj4aDFwFtBzm3F2F
1+Qbm5lOARnL7tDcehJt28lCpVS8qlgDMTu+nouMl5Lm9z5c7E+zzXVG3q2m5Ilcmj3tPo4CXv05
bzr7pSr2fTU0O/Xud+QgNRrAnMfQOxSOlUiI2xu5XHcLu4BDS+5U3qsSs78i1//uGWo5In3mQAsG
RQxg8ErzgQgznvPG/LrgZwrpYOZ96+cJrzyjKr2jwvlgpe7BV36E4ktLAsLmhkhQlE+ZKz0WE5bE
+By4x9IHpFPDutSvfMWa0d2sUdrM12j7Hp7MzaLBtj70fme3hpIwPRV2bnefOOauAhBHoeMSAvna
Prui9+ch1GnSOzpQZQaL5z9NR5ckmqmajUxqpBnJJC8COsDG1BBbib5q/MCEVkUBP+8aztqawXEW
AoBxSsTsT9S1HXASBb5OXuvW44nve21c7sE2rr+uEHVBW3eFHLajguqtb3lrvy5DiaLrdI2mhrmi
0mIT+piJO2Kr/O2WJpxVKGg9Vh6YbRCmyHOF8DD66vVyMzAiJ4hATUFpGNTy7C/NIx8iGca6B0ck
EmRfMnQlexhGI4dj6zV2XOSLTgjuOrd9af19emgCOQDooawhtXUeYwp4Sg3XXazfjjDCxD5oqk43
xDJpl5v/ppjdPVvuMBujc2c2SP6QZGsZZ4TMSIF89rnTBGjPry4+gAC+Rvwyip3uWgnjgIU3OBtg
wVMQ+rEy5uh63M8PxxWnTMVc886Eyb1e5WODDM8KLE4nyS/uRVBfRYjRSfTlW03b3FGyTWLX+5xI
7FUw3CHEbdndgkvs9rRLohno28zbCabaEp1cmUNjIjk5+Mitol4Phffz76j+G/JrKCPI2OCujjAB
QIGr23kZd90AQtgk6mZbYR3vbgdsoAdzGqSyNxPsZmpjKkovF9CK/8PjQWajevZoD+xn7iBwjQHG
UX4wG+Y33NxIWI+yigxn2Tl43Jkrt6JbzIhg3VLSNxMXoeNa1esc/RECrkeyLJra29WeBFmUNZwV
rO69/M+Mll3g8bMaIcvZSgIaDnCuP/v/KJQvGTGIUOVnATHmh16U9ogkZHUNurgLdMyXJcLAnlJi
kJPPiLRquu1wBzU7f8xlAvvTrk3qXp1W8Qd+NFLQjLXn2biZ0g+a8mjaOpTk6UeHN1gEZBUNAGmD
AhVtluJ/n+zbyHKAp+T5aAuVPNnVgciwSyEDVQ3gFCzn6h6UsOl+KI70GxSV0fsC7fBi5hfdvXo0
1hzj5UUn9fWQj5gEi/9YOeEk39yvoyKHXK7v0L61gsfPirXlnvGPSHr8bzKvCDHu6kp30IWspDo9
KGUQV0sg01n1AXVzVi0kHi44cnaqxLxvV2bzLprsxLdAjtzI5r3igH+VqayUlAudgROetWPrSiA5
AUp/S23do6hxASZq5xrJXmJrvbOaigapjKMWZOn1npm4T3qRAMKpGGdrcEnQxjQA/P0EVi0v7AYD
X1j1z/P5kV1kzb1jMmt3tq6qOleI+ZwVHF5d4x/eVbFfdIW1Kwr7b+6iOqEPOvB9AnYIBDuEhPVm
KElmPtcOgssOARpQsjnigncTyYbSMSUhL9LuD5kFHWCfhCptO+G6ZQOkT/qlBPsSF2IAy7SUNHeA
iYuE9xtUjc4ttkxo3zDPmM3RNxWGIszPG41Plzkmrm5/guqAeO03dmwcFhYKncZ2Gb+3Q4hUiPL7
5hRnsRw3ZbF/ux0ecQCi0PVQl/xLHpq7nwjrKesEgMrur0nXYVx9r5l6SFlA/rtobLpbYO69KrfL
KO9VJgFfUuzg/bP0AJrzHfrpKmes5h4ee8QmEoQUrkzMWrO4nOzYdwO82osF6GCI5KEgw6pjMGhb
HkszUD8bh77WvOooR6BqPcNpf6T0cZNBzPMLoWE2tBrV6DX+OjSDVcXnHy/SDyvUh2GweZhMYjJo
9/tSOS8kEeMD7t98l2l3DDMpMnF3/JOa+mnYi3v9MBhde6JwUJSreo70UKhv4uHYm0+WgdR2xjnu
IghU+75OIeEcRIsci0SR/UUwKRXAOro6a2Rlf721U1p22+8hbYi964DKYl9CfDiTtO3Ain0mK/ag
qYpzCm2CAkmc2EbNI6GnTzOrX5FD+WeaU4kJCr1e4sLN/oUAnbxJQeMM6vcKc/Le4BH/P+neNcAA
5mP6npRgm10ezSqhkYfxpILivg5V6Kn6l5Ep7XVJyn4wzp9vJfFZJwmswRAxz8Yf3R1pJ753Oacb
ipT3ZuCIdEQGj8waWjhsHRD28QMwl+SOl1Dcwk77WuL9qcxzivK0LlOt0jvLmwyIH9OtL35HXv6p
wAILKYduzHKbJXIyX3d89L/Qupd84VZxXkHKyuCYlRxfY83zJrXcU6DGxc1vuNoSI61fcIrLiBtp
FTtlh88jkEWBy7jlwDnACd2I85DEiSNEwbDxUJYGsgQVqpS3ZV72izle4/aGuAAQBDYC16oXQTh7
IyF045f5HLKHAY/aoVGdX2qAae5VQM9fsgLGFQsai+raNdBkrTYrg0fABhdX6kabc3BkbCr16s3J
tLTwt3YhqJZ/jxgzzqrY78eh4LyN0qGlBe4rF/KKjIYlZmMpjLILOlaU9H7FLvNmf1rJ+HBTO52k
PLhbl5TtlHGjMMglyUIJl4LfV8FE9vJL+T8Bwabe59oZ+/qczDuW59FFGmYxhZgQ414rcEKGEkht
S0WQzWCIt8JgWFY6TlbIhiN5kdtm2dtiQJykaWEzYAaX2xEBQx3NYFbdTjmxaZxNBHQMFdELAXi+
dy2vSA4U6y3E6LQGPieeWYaa/JdHIVp9xY5pA5kUIYXaJWf22PvYPVIx/nehvrF7IjOZ/7FzsfvI
vZVXmOG8u74wnMEUB9eUSv5rOtg6e7amDEgyAa/NwYz5aqevvFvQZTGFLaEGH/vcuP8ovqfXyYmy
u4v5S4Y1TXVtXGDGiY71U6a4HLgIMwCmJ2jWvODvRSFjSavij5XPcGGi9+Myy+n3jl/u5+go3x4b
FAO1quf82r3oswttGNwC2PqmytqFP3aryUanCXSgB36SnbY10fTZYz/U4wnoFxfHnbhkzRTjhlbm
tJmFJJxJrsMh6yXVsswH/MCyuvVixPp/gcejTgGY54AcF+gKZEWP9xT7B+UMnSg4wZiZvG3We2y/
M6Y6suqbg9uopo9T6vppKwI8XjdjuBhiRbAtY47J+3E2NoxAuh/eZomI6cDYye5Vi6F0pZbr1FB0
ikJTS2cNKaRWUqeBmwgV32PiOH0qf8Io3YPEvqJLTGRsonDEmbuMD8I5/2xykwvvcc0OH/E5AZfT
Ot/ZQURjFF4gP2uuDQE53vnHTCtovC3QWfIBQn9b4VSCxfxkO5JWHgA/5sPQf/wZKXYwWZyEI3xv
RJr12lgWnoa3RB3Yv61FyD8QoAnTZOEsOSPnCP+88yhblXHRKL6eC0gYto6aJIwlj6zqsmoCXTKo
EzDds1lSOUCtgb5KOGiuqmmcZtGMTBQG4eJEZCGdMWDsSrcvEF6+VCy6s6bUsQ9mN1SD5R1kVCi+
0IBPMseVZRADDIhN0riNpdT1q6Y8Gwe+HrBsVLt7J5czdvgRiFS1MIYGDn5Jy5EUTPcCxuaX/kQb
YTzuHOtQfGRvB8d9o1QNXL5ZK9SzsM9PZWCwz4vSRD/2G6LsJ2cqavF0S/7Flj+GbspUqmfdvEwJ
nrAhIEEumfHGrrAnfZZBrfV0CA1fFizv9lLjy6uAbvxY13qbVPqWQOauQCB74ufjKmWqRJnN7mhE
r0r5SqwdhGAQj47Cb/IKOfT70uRk+yoImkAsUSjuRMAD2SAIFZ4G8IWEDYcLKWMsEUREirvpnQTP
D9LhvFhHWbbbNGyK+o4zygoSg+3gvfH3SQ58fft/OWQYAMD3kH05MLhUxph8dU3s8M4egFJM72Hx
F226wG9tiQB6bjGfkJvrt8MB2bDacrzvWCtOqBtXz82M7lbZP97mE/SCGkpe5msaBAxciWJFayo9
GwAN82vy+nYqVmUWYqkJNSL/vf/aFSqTsMxdbmsc6iCHfKb5WkOdrmV70OPLaWL4aYw1PmJxHe2m
UorFrqQfivebXuy9lj6FMZLjmKD06zV/8oGFfKNQ04k61tUwvCMhYnJxgph+qbch9CcOPSAo5N/L
97n/iawVvTnW99q3Z51sbPk4LSK7ZnIR1HuR811H73RyXZmiERikq7aDOX0BOGWxUJjFleQl6SkR
Xb4HUQ4NkyD9f0BvW0E5ZFLCYjW9D8JfX6AjS5kqYPCHAKbpFsvibiRn7IPdC7wYK8JDchL1ZXGt
m9s8sIZC3UDD6Sz3FR3om766iTmaU+JjcLHYVf/VDXwi6S1817kIUapvNu17MT7wwUoTr/vnFkrr
WrvAPxo3P8SNhxX7aJaAQ+thOuH5t6ekcU6y5rvtrFpWGpB0Sk6c/8mrbnF6OzTI805FlPz8WMMK
7Un9+C4JHzIr1/jbsaRU+U0DRThDGjrgOj6Ourzae2/l5UnBypWuTzXAtLduB0cQcl4Au65BOgva
NKkqrwCJV8hY32i0oolI4OT2V3eD8R/lBEmgs9fjvFQsBkhzDhu+PZZqahxNnPitPtdbIFcX4J4p
iUrAyQI6aplTnQ6O/qLC6Qr6JwWrO3wRH7OxSZWbzMIufU5FpwJZOn0vJcYLstTPGO0+RHZK8Ww2
thh21It6X5QNS/wMCYpjMOWtyQxn7mLuyqJ6mZNRrhwB32BDofSdpPj3NRGt3I2OgKyOL72yCy1i
F5bGRddYHFnvp+3gUk2O0d4eQA9yhYw8/cGaB2jbVqOeth4SBpPn7Pd3Ed44SqKxFhf0nY1W5yCo
iX6gHXTrqVUkfq6yPVxy3CRj2JZd5y/1YufPOC7p3db1fAtXK3M23/uZ5pD8tUyCB7AyBN4GmqrC
wPU8V52+/9nJhcuUiEB8N2tyJCSGi2kEq8W20jiAz4pmi3zHcOsfgrhxeHrVZsSK7v0Qo/L3Nof+
ZngL7Su7/nIj0L7xrdFP6vzfa1ST1erLWS3YL8ThW6DCrhc6Wkq/RQ6x2FS2N6vS75MiuRy0RKNZ
2GlxiCB8whRdf68WepVAt8kLVAEauX6N1Q3wWg3ViTQkwYI2w42ptCuppv/ynkzaxzEg9M9OXEIN
fhCFmwvvpjCSqx9JBCZbzyshRb1KrDwt1zK2ZglC86DaN0XHBuTWGdfZSnlWTPWMpRgS0T88/O6W
yhtGzEX1oy8KGcR9SDtawb9W/jMcRzmsPHeF8DNudqB+xMlnwTu3lkKEe0OehU6pey/SAz4omg98
qSuIC2Jz4op0/6YTeazHo8sEJFz+G9k8hHDsssyQqrF/8F7XLpLkPE3s883miYakbCZbMg7+XESt
X1Xfuv8a7Vn2mX4q4z/Jp/LRIzKLuwWbfqOOgMBWlIGekLDnaCpUX60/sRCfHc31sR49zrZofyrw
h5SlcPvsHfk3lDW8M9527Va5ANl0s75UUmtqjQNh2EW9/AZIc/e8PhWKc+sf5rGViW8GBCSDN88U
b6bf3S6jHMb4hkobjXGZCD4TAq7iObhIsXPUFiIdpa4FpLQBbrcHkUNqkjxnAL9af2LSZ8kuXslQ
md9DFTdDvK1Vl8x/GabeLSxM7BdC3hqYRqq3K558O587VPligMeKIa54bfnx29BtT4kyFPXTEq54
4XkkSbulFmjvvayssPNuuAhwGaMf6sYy2kw9cLE8xcDju7XDEwVA0OzhyafgyWNbPTNeIUmwP2mX
xzfUBC3w6iSerkPy+LZ7u3x1+qHNagCHQ1HBBb+grUzL0Ewy/EgzCtBNkgTrsvTTQNnq1H5X+Lby
/fJQ8W+ur7W6s0AhGu+HC/AFGNQLiZp1kdCmhIaZ+Krap08J0Oyihv+t5Af/FBPpGgRgY/nWJms8
S6xyTzANLwV5MJdPtAOI9wKjLuvfqdTGZZnb0BPo27gVJgqvPTvPMC0EZ/8a/AiHnrac+zHtf9ac
BsHEBOMjzPmxoMZQ/jPPX5oumVTPHlgyd7NSt/oMEAIl9TruPnedqzFmrRrsmbOJoDws2Hdt6r6S
VdLJuyPuwiZrXSfo7HUdIy/VhIuKNVx7Nu1RmM/KxxmM1xGUA3dpO+MQZK+r1F8j2V2YgDLRKma6
P4nWMrAKdgaEVvqmmYCGEZPDaj03qou2arvgdW72mYMG+ILGHb8nOvHybQtWLnaoaMzWS1ylVG65
3UdghoJKhg/3U8H631k9syC58A+eBcu64tnzrYf/tuSWVuye5Aqu4Kgj7mcTDrd52PQ8qxHXo/sM
g/RS2TWhxqY1TDeQMKIIX3BN3g83kKyD5NF49FWNbm7H6Djz8W4r5+Y2fnkholuAhcIvHELDzeWH
rGfgBfVT/YMo6D3lCDBXQ3CBklNgFiKmKxnuaVkIH3Nvy/Bfhs+joERDgamnVP7vga3xj4j6sUwE
kGCQlJ2oEaoAirK87QYE8Z5KXvEYiv05maZVtJTHw7kVu0kelIiw4DLo9KPNqs462uJ6Ynng0DMo
6VnysxQNC340IAnpMO7ubnUUmKNVaRyMT+nDmGYPYTMdRjSXrfXd/1cgKdq+7hFkbR1gmpk5WBty
8QCb2JjVPUb2savveBulpqiYKXGskoH4vOH2aooUtbpkpCDSgoFjPXvgsOTna1IzZEsj+sZr6vjX
u07ruErsf+qEUQNIAb6kILpP0Izb/yGb8U7irCS1RaZ7jGWmsdNqVGL8JfbrDyPIit7Nu+xOjTV0
MMBFK79fKTtJzjUpzmls3vAdInKowF9HvPQnsE+BzqESJE+px2vtqB8SnVVzfr1nOvSpPQwZYjFZ
vKp/72/tZkR0lt7dpwwjKVGpdVRFjvlp/Uai2+LPuwPpaCjl6o/b5nwbk2ceeiDQ+kFw8YON+RYM
MIytIbjTxL6CaJ8zef0fZLIuony6UH5h6chYCklSmxP2S2rYBbaNUNGSleOYBpU+ehQ7DF0cNTTP
5XevuLnFk4KGQoU0/34k5MIBFllckcUGOz3jH0zH89bS+bQ0zsMKmrcvHxBS4c69Fzm6v1dswPGE
OD84HRR9sbMGJiTMVNNcqIU3fPXwgIfKohTSCJmYDfLdHzu/keAwP1kJVbobOrG/SbA1hAyx9v8z
Mc3zcbRJr3zUUJdC8pKnCqViI+TzjtO81kNE0MgNP1vo9n946V67vHNlkeDnBh1sHe7k4qMmCDaq
SRGLPPmBd9GXAYurO3R9taf07SoGWUHi/u48HlFabjiBgJvNndYn9DI1GP9fJjY4CtzJDvzc2pqq
AAouBtAJ9SiPVI734jAHsZ6fjpyxwBWowf7+A0ktFsuMWfwQmE7SGueg1GbqrUJ4l5X8TI93EJrZ
G9AE43jhNN5bREZyFKY6RWuTEr8LQN5EGk6NKSuoAdmBgCwtkWV7YtZn3iSRsnDmVzcEesh7+iTB
xYgy39QLnPvSD0XA2y6t1n7lUi0rQ5Q7wOh50ETqwWpyMZBFkSGeUtFu0+DRQV51LzHwtotmUgaZ
GAoDxE3BGzHb6lgiI9wfD/i8i7drK3wjEr/9e+3XQ7fgGHrwVjiCBmmxWq1askuj1uHKCycSD6Rq
Yn6yk6HRFW9We+txT5PNUtIKXl2ZYKacbyRdg/BAXSoPUOl+wq4QoHCUhX7Vtn6PKzZ1jgRKHbVu
GOtgrl0LXM+BBbetEI4tcPoglrCXA6DmRQP/5QdnmbZVCYU4rAdEQKsP1roC6rugL8BwWCSapUj1
fnVn+nQSYyrCQxzoMe3X+xyKNoti09GO4nqNx+uhKOqMdQXKcsmlpQW07hC1YRqMyoC0USuDL7KQ
d/HgWgSbRMM3L/kquFDIfxY1a491eqabNJL+0BVbQczal/ySteieoyywvUEkl3siIM+eicDflLDu
7AKPjsa12mIW8cIo62vB6gdrwjkC3KRJSURQcZKx6EbTQAjLDSdngwWYD8w8ekxa32/wlqu7HABP
57u1eTsQHzf2kqAKCXz9WZdznMKNVSk8yV2/EUEeJTPjnJwfYiB08ELeUS0bb+VFd1JFxOlTPIDN
SGYv/vjLx3BHh8UkDG9XylLpPcPmlF8f71kISSxChgmpdABDIfv0jKckX481TleLf+Yxxzo31GTR
pL95HYtbpnGPu3u2h+iq/K01PNQYq+gjgij46kRMe8RNRpB5AmbldKGzF5rLfGnYTJwOdMHmw9Nm
aBHl8wCuQqVe/8oaF7RljRGsKXAStl5h4W9f/d8SXh6F0/68grgOZ+fYoOB/fwsqGZzzMj6hAEmR
KJca4hz8N75AGuPtEcJMsmsNYzno8svmz8pFzwZPQyfmpn3Uqc/0etWNXjLNFrtir6b0pxRoRnbQ
qkAQ0Hz1P39IBtyKYDMCtQL0fXtvQmwNnqFwfGe1gGlXlues8BY082q/l5+M1zR+okWJLwheKLoB
3hT3FYVOTeTXKsUcSdNhScUlRD6pthKtGspoP0sl06EANv3pNEnBsHr6BCPJle7yRARP4fw6QTEv
ZjLNCZ0vaXd5SVCD7a9zwTULmHCya8fHhyDVO7B31G4pxiYw3osGl5fkE/c2a74WmYzY+Qc0VC1H
8aaQl5mYlppVCEwpf3549I4UNZJaxoTZ5120Ikk/gzDaD1KlXsENSoO8sd5BaYlC/zh/LtfmLa/g
wJILbiZveSTj/br4xrwZR7aFvNWVoqf3gctU+FsMkjJA0boNL7b9YSa9/tdh75pY+5K4EtRNJ/i6
WwNjGzV4uMNuKf1F4gMxlVuE3ybXNU7yOwm6tChj2gjn2k8YWCHcW2I8OL+RzYKUKe5NXekgLXm8
FZkcTCoJQYKEjQwWG+n5QxRVbe0ISJTXNLyV0IA0euZy54gB8o1pVovPuKqg6C3ku8UPgTixVdLN
mnWZIDC7Ngm5NV/D4pKWS/z+lv80JiCCYHN26cE5lMl440QUpvZH78A7mC2bPkRU808eLnJRbltO
K7kuBAWddK5MzmiXZWcp15wcbbFsfrK9+8os1/biTeV1vJc1EgeURLyY9TZo5hhzzg1eXMbedM7q
M40NLqeyXShv/Poq/cUDXPAsJotaoQXRZpSQ61TyMgfNk2nRA2z6eoPVeRgMl8pYh80mm2kTMkNv
vgp5XNQFx6VAGNtjz2ll1D3MG2KST+h3shZzu6LgZyzisQTZmWx/ju56cg8SQnsYNwZQ8a5cFzpq
lx3Bw97K2bo0SbRWYmRlpH64Tbu1J32434MDPzJ9klvTJuf4DJXvoq1yhVxCnr/V23l9VlU6nfui
9mwdKP5a1gC8Nz5w/rP/C3WH00vKEQ/OpTPXusPtTZYR348hW3hTf2QbCjDcqjSP+WADeC4fVe+Z
mlk9o2utjI6RJyl8Y04bt25p6RNWsPfqN6d04wUVD/xFKVIZTLGarwxOLr//sAdSohAYoxC0vxkB
05rcZLdzq3gJ8UEgqpBE74kov0bmHx4zDK8rihxlLbwkl64+d0uitkORL/dM3QB+uDTR4K+iolPQ
jKXZr2A3wsPN7qKp4VJc4qDxvs1rYWFl1BKSHqLeM2gfaGXvCZR5atBkXTrH4IpPC0U7KZ3r+QhN
/jhx25PPgWZ7yTKRbUgSMOLUrRqzX/p9n4zKlJ8LClpM7b2zMexjnuuoJ0ThUxN8PtYrwXSYNFdo
oNMz2ZkyaYvw2hdv+6+pJ3eDs/4O7Nzbp/pY717PvisM4zluXz4D3M/T9DwrCsts5OKn/Xp4gKXr
3MwiXHGpGaYo+kELbQd7J2UWXcZlPM/SzGfBO3jjINgQvj3nyl+k9irbgFzAj8ePChZup009thSa
DcCV9EQwhKSMD/rEqp18OHvN3pstSjunfsa8+kemKZERR7Vk1sOihyh93hfC+XSZH85fhExpGft3
uZ05Bk6gWQQ9dmrofNI0/UhD2ia+5BIQYz9fePQEe1f9hHXKMLrwet09H5KfZCjTYPxksp7zWg4k
tuJHBjk2kn3/Wnsr03dRmvYsk6emYnItzceZSNiHwPpHGY1nk9zYvonfg6yjo4PvLRDi+5hpVcfP
P6CFWh9FotjrD5J+ZCHJkidJfzDSA5oGmD2M+XgNWvF6biBu66lff0Wvgnb+doAdpSW23ls8RZww
FVopG85CuvXbu7PoCCvvlGxUGEp6q/HNRqdu62VYvMM+QiYoWwK7SuwcEM0F2Oq0PMwIqZN4W+HE
yk9UpVhwLK+f6FKaOK7ezP1UGZMwnI0jw0VoZfLQM20nIJt4uJPxoKeyZpl+lD8jjYUmxNk3EGfW
wqpOAsOUVD/+NNYaWbOPP50kHWd2CfsBEoM9eSyYV0EYqxROrPLSd8VTl8KsiBKXQR8xOxfHw6Ei
f1+RAcHzpCL701HJnk/mm6J5Y7xG0seSxTPO2a1KdCRgkklMGHqTXsC6J2ZG8TKMVrp/hIxh9rc2
JkZh+mLaqgmsFVWn0O0zG1bWaawg+jXbCar1/JabzsWDE5h0hivANvWlUeG3baysoUr5S/28mO8s
ZNT9JsTXGovw45nDkn5UZ1AtTUEBd8uwsxZCEHEOhMLGZy1YwthnNFqLxyVotByuI8QC9IEDfNfn
uFF8w+XkLV7Wn/mNgdWX2WQQRVEjIclcp9roqPaHRs0T7EXSf8g14DqccLrW5meedh5rzphfHqXr
KLNK5+Ln53mA1jLDga9tZymEszqfaVSyF6QykGJ087OLyvnj5tZyIkjyxE4XHJuZhWFqocTatvIe
uk/7988o8Mgu81a22z53M1kmm/ywscWA6Zv/cieDi5l1TyGF0Y3mrUqyrrvsUYbhqhvFiKptD9gT
tBXcfwk8+r0PTSghgrYtfkJx1JNJIX/QItI33AMlpfnLJGhpcXLp0j83IZXanB0S4Z7L4qH6QP6D
iRlM4aFXmHemsWgKzMG9fW9fsyLxKvkDTI/JScq8Gx97/EUOBdlEdG5gXphfBMIOZZhUZNs1X6T1
alM88aYzPLe/bz3fNXLM4/FzE1L+9IrTZVNbpQ8wjJo2hCU3Z5H8EDcF3jfvhVAUHDWiQpx29dld
7H5ZetNg5Wb10iTkBfIxiF5WvZxjZezk6cUlq3VDcyPYm7qB3dFE1pBDz88tHV8IRUPJxos8qNHJ
lXdJHvbc5riHDsoFKEpME3SvT13DJ5sjjNAgwT+NoSutXR5HVoeN3/vTIOafN+HEHMMayP/kPd96
TXru/ghMyOuu/fxF+6UaNUZQCfSVCrFOvvxKatWC2Y/UDoKdMDvE5ef+LkdCQGXMlBF+HztV4uaN
X3lUZljo+CZn98NrcZyH4TfHcWAW/rGN09P+nMZCKHzKSHEW4eYDzVIHaXHSaAtrpTVAkC++ibqp
TQGHaFWCx8Za9XniHZp1eX1w6Ql8MK1QDMd0wn9Ugh35e8yuhwqA64uQ6ZJpnQMypSwmpnfkb2y/
qz5Dbwr7Qllqxu5IyJtEdZgl7KGJgTymUot2TQyXk1EFIX4KeC7cCRQ4j2C2TBg19syMYeRY1rBh
8sdqGYgAnLa0/JNIrZDMVyWrJgoNv6iLa+AF86P7haPEs7P59kuItuQXuimGcsGdGsf9f9wu9H1Z
Ek4qL2hbGsR15vcLXHRtFi/d1yNxffr9S30dgEuUnVztw5oRlX3V3G+vq+ifG1LVoBUepkc+8+T+
5I70L2PjII345rk76SaCI8bb6ER1rpCaHy2f3Z2eQV+j101fqulBUwJOq57dm2ZO+z/5sPWFzA8C
fRP5BQg2qAb5CnSoO22djWRq9tXQ1cljqmorlD2p39+wlU7zMgP8XLbpFqtwPtVrgi2K3qXeJtpv
3GiAA9cBVrZBjHYjUmANJSbsIEHDjW5otrJX31uKAFhchR9K7uoQgilexJGxiLL+rWDp0XlVYKr+
t2BN1Izpo+rKOrdOlyNO/kQMwUzTlWyAKpGch8oAHkKBrbGLm2M8shNricr4xpziHkLonpg77O+j
FI98BgVGabqjTRqv8xO0nJ9YgYpNTTY3HJiAvF8/ldiWs2QQ5R3QghhnEt4Zd5N871faUdj7Rq/1
wZsgBN0rjHffqi/YIkbCA4Vh5R+9NH9LAtPdBcOAic8QwyKAU4rRNBxRLI1+jSvcml7pmdlnZj73
5hd5AOYVQsvmhyjaw816sLVGMX4otKYGv8G4KDczYT5O7bR/i5kW0iqxBiCqWOSAGB6JZLxX0n5L
qAiDpM5QPVA6fkj6tYPN7flIfNl0E2u3UFDwHnf6pGa+K5yCg4bJ074SGjfFe5qmdJD4MVq7NJZe
+oe2vj7E2uVwsrS/11I4Ndc+CNk3Rbo0x3NZYIVnLmek4gRAqglwtQSXOGHQdM7A9Qex4n2pu7qW
U90VdhuDK6fJEg6ZtE9kBPkSTQB1gjtV/s6P2IOU2/2S4GT/4B1WAGZbSDaF9hte5U5II49/SXEI
Zg7JzIXS77R6y8nMYtv4fYfkPGgHKUJpPGVsvPe7ekVG+kqBalUu6TviQDOoRq4a93G2eoSR/nQF
kathqcimuGV/beVp38WPjdqf3uSNguqbrdshO8tQb9OE3KP1GzZp988DViCnhppiXJuVp80ZylVN
T/Hb/QaMQMgevkIM7+sh15M/KQU2didnnLGOb2XVTjkAxjOHErICO5fPl+GUNfFRE9BA2g09aoh7
2IW1UoXS0OURwJa4SKfVNfHHgBoLmIBinA1T8Dcs9inoRMeWAvDHTLO0qV3JkL3KEkZGJT1krGjy
1NRLxKX1sYzwjrps2XF9451I2N61R3uiuLxdv1/YirVCDMIiutJ4E645HyzO4IF2irMsiLbVP1Yr
RqOyNFtvIDzxqoSJ4CwnU1S6GM+jTQgvzX7fVzepjmvRNjCn1IJCKjrr83OVaQ7PzyK2VAYvssJA
agohsH+NCpCx75Zcg6T04XgrMJTCwTG9F0kS7jqU6UtDS0mxWwJYOkZStaWJSzY10uBMs43mno6q
w3s6TTu52PD+bnQITD3DPkzliy2G7jyiKkV0gY+ChBeSO4lEp5yMQeBeuuenB3TrWkMuL4ohwHd5
MpiZoD7dmF9oK0U/eu3qKB0Rt16Ii/U0PCP0n6eUgUCNMd6rx5cpxmtR7AcdzZR80GpAyM+I19qb
elKcfQdbgbE1Lb7XEJ2+HVdgreHvgOf/hU2hJa04ZASzrGBgatd8jLPYbbI6fzdRnPxG5mDtKubA
eoV0AqeyYB4t2YZL7YQYsfFK2loM0EV05t5C015OiZZ0wu+dQeHgfPlhfb9zegor/yy8G2AtDIC0
LWi5qzu6h00eyZrwQ2NGl4/xg7P6KMrCLv5dvEnf99Kyk9T/VCiz8MVaESM2MqAq6on92QgaBEkI
PXkNnROMggzhUEvx5KbPnkpGJUTeAy1suR3JQ09nTjboj+JBaE2Tr5/u2/OivaZNDj41kuWFVLcm
hCPYRmB5WJE/T9F7yca47hi0pB217gPVjU/Y/n1sWckdvqDG4amYTu5MFdoXXZwHcnalxGi2nWLi
GoJ0hE7hEjrA7SGe37sVSlhcZnu/XHoCOOG5VOQRhWmHXZHvli9Dl0xn4ifn2QBa42j3UVJKGSCW
IYjC73mtjHG4RNNr49+mbB8Ts+9evvPrWaQ1BHFXV6J9kT5Na97U+TMtKZ6JcGhwoAx+KIRhePpw
ogLYzJbF1ne7XopJiEffFgWymhG8IjWLy9eLzHyBXG3ARHLe6wLplGBEUTjnvubxVGl7svNRsXqb
mmAMQaGk67i8tCAkCnj0aiJJ7p7rFHCeVM9SmkN02Fq8cWbWew47XxEXOWkYn4UU+QVgbWxVzUcP
dk0DYrSjbcIz8G1uw876p6tVeM0/fFAFt6cgTce9ObJfJBnd+71YsChNRlVssliGSwt/L/AMnqba
GU+O6ZXKRHITnkXpVaKqxk1JKFIau5txIxX5POqxyX0p38ibwC6wt258sc+gouTp8it1uq79xkEm
ClydJBJH8lEzUtMVrqyegqWwyIIJBr8Rl9cwvzFZzcMqiKvdLp4FLU5p1ocRGV1An+3YexjL0aIQ
j/DWOmuSXNdJvPQyeqrnupeT94rM7gwfLJMWxuwrpxeJZCGUerfECvpe/AvCGeQxXhmaIDmXqj4l
XBM4SL1pBISmd7zqI7WCKXpOYPsKI+qNoIa8Cz2iHvk0XzLlsABOvdM22jn+IoPN/ihILCurEMST
pYLc+NcLYy3j3hBVC6NTY5N2fcDOCt/Ddoakc6HbmX0/w3OiIHtm1A5p82rbMuxVt6MCE4MuLzVf
JiSS+IeD3I9muRtAJVzAgS049bDbBYpv4OWtZsFXEuR9gBCe0sfT7kE56rRiBWD9lVMvxrsTnYKq
xzN+QjdFcR32LgeMgaAPWgnGKRDGuk8NM9ttDNhwlp3FM+1OBEYhYKnizw7UflFNelQExiRyNTPJ
JYrK6j0IrL/sgMMWIAwk8RMM3c0PmedrPOC+g5UaHAXzLmd4BfH7adymTpuFosyf/71KJodeLAPc
uR32W02Ge07VJsruWv1R/p8w5h9Q1Fx2jfCYc1snLbYQE/UtIfAozA1ZutjvNMJ6CDRgD0WEE9vh
ND7dVM7QDQ8PwlBvSmhVrqAt1FyOd1SEB+1bzOxluf2LzEzgmvTyXQw6G5og/JbRFNfE46v6kwhz
ZFu4SgmfUmXRsURob+PUp4tXyPgD6eZFoq2gLxcxK3ziSQ0iWYzhspy09w7zFPm5E2YSXEb16nl5
pbgOO0tToYdCXTbV/UulR5V4L92xJ5Z85RcOFOxb+vtdmStjeugwPN5Ko208QAv9PIcDlP6yp6Xs
PMP+vEuwCA+fWaRcCxN4Vq7wPFnUNMvE1PeTNZ5jOY1klIlb1R6GBIk9i+AMV35jB3f6/tGvLV4w
ERnJ7RX+i/qP+QvjjZz6HN1n4zMab6kuTCy2q+7N0k+uSA4R/tWa/0BKAuTd2woQ4ajVxfYfSzG8
TkIEiwBOOeilwWCZF2iKioqAtCvVgr7852hs2EFq8KISPDL5fb5DSiuXQqulL9GYkC1ktmxO44t2
UiO5zlq5ZKn6uQA4BpP83YjK1pyPJrdUn07EcrCTd9vXUj9PoEQKyFKj9V04JikpuDOye/XQ5nLd
+B7LclB3ghvE6hwhUvkGk/Jo8cZ3LcXVAcG+HdvAf75CM2lcXBCLV8HcJKvOuUT1hprE4Keqj3Rt
zx9ojqf/EsIlhD6ABMbmKF/Q6WNWzKcLBNTKlSnZgqcG6ERP3IrwTjOuL7c3tN1THvVnRRMnX/Zq
3BZqzT0+TW7uqEj9l0n3Nf0ba/lrICq7vGqlwVmh7VsXC6UxzKaAm9a8JLuMqyt3ndH1fWKWUMf6
TDJRoAe3JSzzmGoDBchn2yko4V+ORlE4V7ThBAGR17PT8n2SyDLfE5+pEi7czMSXSlzduOGJtPLS
YcOtrcAJ8JX4FbkQ/99JQIE/jyy8i4btvYsiqBI8vLK1B4tsTnzEnyFGjXc4SywN8FPF6TQp1BrE
UbCGw0RANg/kORXCej4y3TXNJopHPXcGA44FIbSH21tpwj7znfA1oSrjPCtbqB13YCl0qjqAiWxx
V88+a4GXlPQoHzZA/eJarm9J2YjRpIdnJAAhBzY75HZp7avBAgVctOL/s6IubeZdLNbaAoxbmDa3
LowgCVo2gstzxASgwYoJeiRtqHBp3r5/QJMDmyakHIYa8DrN2CzXZgYTSlUTr9HexNPMhuxX6UWm
Ojgi/C7OVVwR2f9szhWBM6LFdklBsOnruvZ7/LCfteq0Uk9Z+N8GFXsauFtb0gxYecxcoZC6brc+
i8hXLIXd6csESgRzMfzIf7fIMZDVmpUWFJ03rUggE1f6CVTdksbOogMyW67sGGlnM/E1AxO9YWsJ
JEgc4WPgbYxtO7Xg9BGVHOrzydpEP0aOEzK44xcSFFT9zT3dC7+Zwx58tJLXqFsw5pL2cOiYQwMa
JiYthcl2NhFRzQr7f9+IUAqXF7ALTR0S/fz8fjK/MjcYfAMbAus4TGxvbdQfEMY4SfLvs1Fevtdd
2VY+s/oxu7yjuyM3ZHal3c0qJ/PZg5WDbva7TATpx4kvo/KxQ0VCCg459hrQ+2iIkxilS8cEYkuK
z8unBXQpZKmiaKPMBPhUxMpztdIPFskSCjlymf+MYv9Kl8LrADquEvX8zm1fONVKjkcqt64aLzCp
wYoVoSZGrXF0IuneoNFqojk9KeC0CnA9t9DybNTGsDHsuDlKH0ixipQJIfbRvdYUgw3r/fAVdjkW
38fa1kSGaJWUlT6SAXqmUnLi4nCzucYkm0XvFPnwggUbKYxiJ9exlz01tpTuhlfmbD6bfAIDpEhp
zZlmCHJDAxakceCISr7VLKApibIyUO9aOIwmRAU6UTdaxeF83Ht+PhQIEcxEk7fgYXlC9Spg7tyQ
9dSDGI1+8Qjecc66GeUCPDsjxzGMEzyKfEvSFW6rFq/5SCQhFqYK61qngvDZ0xnPAgIiXCDeQ9+O
LtlrFIgyYL0TbY/BJMDozygPvxoAcg/PL1Eediohs+QrnGKJvDwx0o8kCVYLUi0Ro6wt24xkfIaY
7GSRfnvAPpd1EJJDlSzWwsF5DR6UUNNDmeGwhu2DlVLp0QrT5zrtDB6DDlv7jq/lP7ZVZVQO7xP2
2KoBGJYraegh56Iokwj2IReaC9/7klXu84R0a132rj7iDeuGN2kPEvgaphT7bt3fZZKf+/PCgKW+
V8uS8ZCjJcR2bEIjT9TZ4vd6/0BLaH1h9LLsO4RIPo+Mb3FufdDPoviYsuWfMxR3x1lDoL3kmfce
tnQYNBKo2D3CxENSoBodmcvtxPtjFMPTU3RrrT8/kl+TDLxfYbjjrw1H10ajoOrEfEaDnqHvUI+M
55GXJgO4lW+lIu5T7LC2UN/DDB6C1nVzUwWUdQ3fqPgJQe2bTXXBLCiRmYl+0T7wuOmfRwQ8H0Od
qak1fU/3O72XfdDX+JBolwIqsZQts5wcYEjdhSBn670AYCj313rEbwwYNSg/J23V2ZpAByEJQd4d
FaIakFmNoPl68xfudLQLbJP5wXusa5b4jv34sVpC/QrIOX+ByfQ57/lJFU9BZzAK60cbCdokuIEI
XURLDIy+RzIC+22cqV8CEJLXb9rd5IUpgP7qb0dGtUE2LXs5h23PLDNZcMRjEWEV6ss3a6W4I2LC
MFTQr2mYz4vcJAIVtnrx6YY9UCtFfgaWz9XLgnyJYwdhg3e+qVbA/MNRO2Iu74Dn2ebbTgMq7OVG
XWX3lnxqEjFr7tt1fiW0MHD+xVbBfECTo4+LK7iIF/+aDM6sgSA5vPUsqfdSj22rUZtw24iLAQ/M
H7eHuPRH+7Jl5IfiWw9FY9wNz1SiiKs5zO/7ArwK+nI5ly+b+chHrpLQtKaXjXZ/otdSQe3FqBrD
6GLlnNEZuEpGoqzp/zRE7cdX6SW47fntW/h+OGC1ybfz8yb4qK5eg8eFPNrlnRNcJdS5vJCx643/
1mSXvC0EOdPyfbUTav0lgdDvKWcwC1JxCig2zYAP8PCGyQVC2duYaWDvUrUulscQAcfuMVKHzZCZ
eA+yZEfbqnS+go24LhuEeXumU63kp9ibrs4MnTNZDzDGNbRDj9BKYoDMh+Iq/4lbMaDfi8bJX+BW
49QNgNC4AZzkoUcT22Cj2UKVuTKWw2JvfN70XLpmfIksFWSU2eaPbZfP/3kB3ZlRhdYI2+fvSSer
EmMQdgwnDuPPlb3LTJEPsI4ZSIda66k71p9xd9X8PbOF1pOAc0CDXozxSwb6S1Bo1u4xRSYjaJ+W
MEkcVT8LhKMo/WomGi90BrPMu0DKMTN9dEqnJ3GAoBMeIeh0YrtSVtkSCn5/ecSbYXbwv7VKvkQ9
CNwF4h5ryzARHqJvW1NR+a5a0ZaMtV+Xtows4UCWjlhXjUdTnbz6U3HpBbRpc1tVDCnmfxLNE6ic
Yiyf8WbriV78GaSrnbGvfrzc6AGZnLudA5R5YpSk4nhK99/abH+i2XTb88xFNYKfmizR5yJov5Na
97Jfb/Gdmjd2JGbq8Ma1DFicB0NQlGcnVaLsovK7lIQXONj2eB9mC7AP6vQD+S45elUPBg9rjaf5
Buq+oCxAQvkcwpcw6KPeaIdZ65ILm9nifLgiFRuFu1JR4Df7pDbeug1tYyi+8Gf0BbdStrvuNOWn
eVS/MSnCtHIybkbqVFthw7BpgYNEjfifpCPWQlNfeC1aDBsVJy9muyCyd8TmARgMIOha9PzJzUYU
npD8bTOUYx17/txJ2o59jOnHXYJ+aixHZwgyA/Knw1bwBNyfZmOncsbq76ev6wzyB+emSn93LL5P
Wn8AJEiRo6xhm/S+OnaXkzenhL9tXI5PF295JjH1vh8tnigUWuO3kJhUsZ1VV5arFnNm2suUrgmH
a7d+TBvw1BrrWKPcs2vNJMIobKVctvQAw9J6eobbUm8YycvCH7Ymnt5n51Kiv0biN4AN5ZahXsyH
JM7yMbbz/Sb0gSG2+uctFUnTcr14CPYpFT53JW4MiyO3IhXU9tITtPe1jrMtaTgBVi0et8XIDcUP
KZE8sIjDat1tQqCnnUw4tuLv8pD7o65YFMFYks9CnDXqSGMN/ZAVWxcghg/QwaHZqUkMO9lU7MrJ
DcF5maZkrRuc12eWNcfrTt5I059wehvby9yDK2/Vcw2gh65Q2nN14Bx9dzZ7dDiU5z+I8s/oyyPg
OedtyjRL+1Rqna17oLzLpY/7tNuekZslXOHXA0NBLLl/w1Qyt8P1nirK7SVtVbgBgXHiR3TT6SNy
3Eprr+nenXKzSPB0nSqoYwYuGvsKGHVcB0r3zhGex3vnC2JfW5dISkkwFBWo7LslhFjgfRE0qA7q
pymmT+E9ZiF4IcD0+ulCAKT4zsprcW3vGoEC0gwSOM/z8WFu96t2+zEN13DL/+8Y67f09kM3J9CL
qFN9PPZ+0xDyx4Gox8O4zcjeJYxjaYtLxfb5tTsiR/Q5RgXUquWZOAEL42fHQLVMhTldL8rbusUG
/prNMbBBOl33Sz2T0g4VP8zj9Y8sYMKpHPQIyz0TccB4qpx1C2H26MoFfva8nDoMPM4XNF87bmbw
5E801gHIajA23vPBBhURHOUeTgR0i2f1CZnhjTCi0GrOvlSjEr/noXbPjaZSecOSlqzBQBE9aW5Z
CcOUoO2zCFZmircF9KNPxWmHzht5aZ8xjlhPRv94yZE74om6dTORv5ZEviPUj5bl5CHa00ZhKnBX
mgkMkQCoD9s1Tx5ayAlvL8geUaBMKnM+4xLZn9pvTAYUos/E3B6CgOF0l72VaxoKkeFZ782Mp2Bn
DdBHafmTumS/jJlvBe+26M33/LSVoJjuR820MdYHyIRb0rSmjvYDHdMIvgmUzQZJxeG1F9KZLBCj
84Q4Qlt9rAYMajcYKm7mq6xBGql0ZhSQHegWW9OeyYMWqrJJokHo53cPLngsDr6UKQ17SfWIXf4E
G5Go42BcsLM5xrGrgoA38tByFokJq8s09++gftaIsHpU2mN2HkO0YoS1WvqUcF8Grl6BC7Au5czv
39Mhtj7s51ABnC9rf70P8Nd+wvSRwakBydDouZ5EOkK+niZY5KuOawK0jbvDT8YbmIqS/Da4NwCd
uGDGHcA6C+LSei9lAKCKSIWtYewNOu5O9ie1pl/mkH1G52LYQyIer3/wYv3xsiqbi379eqHODjph
OM7+l4zLCD4+ZQj7UjxNL3X8dXrVStgNQQNqIAXNNogm5CJv5tE3PLbuOfX+0QgyFo17sFXZXw3X
nDhnNgXyY1GBzcE0WkIYo/tEacQvESCQvPBpJymZdOXHzsD+SVmSEwICaBFgwUuGiB86FM5Enajv
r9aFAyAnEzt8XN0ShhV8I/P0YjfE08iv3QRcZy3BZWEUXLd1sC7sz6mGm3evok6vWfc8ESnUyMLB
StGEE7DsbnglWUIN7MY4LRFvXpc2OhdYFSYCm/RhcFxIsiLKp5sHc930mv8HILf8wagZXo3XQ1xP
KU/DZXENgFXeYdwFRMFbDSzn1d8JNJVWeXhpi0eGOlbDpVUVn3/pByFPBDgJCrrFlhFaDdHk+RWl
JypNORe5ry3c+y98bnX7njZYX267OqZ2ejkq3o+Bu7ox6PUjgh6TJBn1TR12zZo43h1O0fG8O8PK
KgPNcTDSe27aQqQsdf3A3/iWzlj7/drbTeESw2uBnv4TJQaXWLWEEqONgpavILm/B1VRP0CM1T3k
jLhsb+iAB8SRIjALk5dvs6HwD1DcwJ1FyVFnhDvxAcao890sLPjf1DTkyqITfu3daxu0PSKAizYu
MepzoMzmEZudvzTjnasztsNEqwGtg9dtTAsrI2KL4DvLBfJqt3DviLZqOM7/o7HPxcLmmoFzgRs/
boJEuCdVYgwuMVlI03XLp+hWelDb3PnLMBub8jjNISxXjsCAxJhU2sjzx3fC+YuBnV1x6byCakXC
fl3AOroi1v2nLg2f3cwLjUfcoQt1KYS7FjRDtT4OylnXZJfKSsBbCKiQObhrSkeykZ9KbLC1LRrP
Go6copj+xRN4etRZvtVI/twxP8wD3wYCBEcGTPLHjYucGe0ouTsAx2Uev8Jbq2KwPlfeDTp7yjLf
Wux+sfr1gFz5MyItTxDwR2Nl9WcImVd3nyc6R9kguu/g2ci3qeMCBcoqI0NgB8z62lH7hZJzoLvB
sEKEvcVU7bQ20lRkaPfhYHbZpOo0lAsccqo3GWyW6R3GObglpqnAndbTojzr1dC5svWYqrllol+H
YapgbQ8sjgKOaceJjOOQbzYJ5RI+JuLMx1DG0xDpDebJqtYJhGsaJUV7qjm7fJuGo4na8w9uGF29
fu7Yt/yhMCHmIqJYPN8rQxFPUfSaTbDDzJ4szuS305uVglbvaL5P27cSK4vVtqNJdwubLeh0wPHA
LsTjDAUzlaITyMRCoD/RFVQi/K0gqquYb9nGQLmQXLd9FlkwK3KqeUTRyvt8MvR+/vYxNMTYUeqz
YN1DJ3KZXE1jo7m8D4bcyBf2hpS/lqEbk0V3Gz0E5G++o750ujRCC83ChbQjs6Dfih6DwNAKeFtX
ldvkhqlY+3JyAv18XEWv4BD+G2Rj+FzLbGSDLSL6qZUdzKFobS7tmkDCry6x9rjU56FhuZ88jNyL
JcR4oVcBXT9VClMtoHZ1JmzRJnbgXW3mdRNa1FM74UmnnA9m1yqikC51mHOeDz7OATCkigvBs7u2
aENYkaSYXTx3Vno9ZMNU2ZtGCkrXtltip6LEzFFf+a45U1BoOPnV2yc3WQh/EFjPi5IdibMoLM62
67T4MIAJhAZr4vfMMYVGhPt3YPSdy6Dh9PWIxvIngbbIDwgo45T7ueFpIDycfnasgP02WssXz7dL
1vs1XkG2fyq2jiF/8pnwrSjXEG168HNw+8UwosdTkw/+GFijDFCzEt5U6zWnNpfxutc8wFGCQejL
6QDk5HPi24uCTiB+n2kUUcCVbxv5+1OYSmqg2PnW1+XzVvbXkiMORupH/ubnK3GxzJdrTNPi+SDV
XjU/S9zz05kkYiajvtXCUOs+VEMJxEYz4BzkgvAE6e/jl9TQLv+rgaolxkd/LGLhJlUBLJ3H8mpv
3drQjCdcOejdrhkk950vl/lr6bCBryeZfWN2aLJ1i7+rjyph9w9mi1mCS2bZhLFpA2lCj0I+8MRq
g5UqtlhnGKmJTSUi3LC5a0WmMHOAnmkryQj6/cwEX7FaL6HVPmDD3jga4MFeig/wp6ghiuMW97FU
qmHfTLh2XC1FW7hSaI1IHoj6pCyf+trT4W4mWQWhmLCzRDBHHJ8elrzquXIEB0lPdnImPxPzCJBc
nE49Q/m2Fz6MXi58nfgpMpNwRYCVk4/MT0297n3xNBh7QEsyAAc2v0ZzMeru37ZfH6NVrM8uTS+S
xJVqJVYxq4iWVA33DdIuKtnsndwK4qtDaIRADXCVwhF4PD2xlGNoz+1LcN20IlT/Vs9QR0VZcM1R
HlVZyVWZar0PK37I2It6ELKjK8dSLNjb+CyxN1R2MOFr2bcEHVHL/XGyA5ZDT67dp/85BsNrBn68
gwkARVoTMR3memIn64IPwj5WlcWQCDfe4eBu+G9PIYDFsHwGKxNjriI8vdfEO78n/9+evjXD5Plu
xnT92T2GwHYCdTzr4h7v89VX9wTnBfS0f5XsOYhRiPaoJzwdZ3FupzTf6qvKqxTJsVSTyOrRox36
Rc0MrLb/D5cuPh/N51v5a6VIhK5H+pfPQOZM+0PJ2BYqz5Wa2UeDLT/hJOj5tQlceOnFMrVH5TbC
DNpX+tKruMvcfdAyE7h5WIwTChFaPK+2Arev9hOOu+lBvDfDWXayBPfsFk+JlaF5OmS/bok9xfzJ
2kCnJe8kAJlFAH5Gt2jaTTCwx2S8oCa6siu9X8QQ52nCypDrZnAGsjtxzC052EtAbODo3L1eKPP+
IfGS1OVytbvNd3TmcUov5cKqYukpDowA3KgJ3VXudze0cAl3exzRh2ozRG9LTT65rSoDKUebjh4I
v3O/jnvAmNq8Fo5UXT9egfN7TtVL4/O0M4+Nices0L2WJFHeN7PRr3okGQtPscM1JHHsu2DBANPj
91Mda6DhLFB4y/iEgUyQwQ0SDtWzE4KHgwqv19wcJAKdZz3ooE1vXGKSIz4C9DQ6gGgqBT3MLk2v
jem2Uh4isFmGqyHbcMfFHDu4QaNRhtHZrVBvliasY+uqm6vnqqHxb/8V6h+RQvqr/TxGO9gh2EDk
eSAG7NPUj2gSIdf1id38G1XxqJ8Ilc7MKvwG4OT/Btzm5ZRXiW0ZS6fcj9s/DqTqEE73NdjRH07h
936X3WdxIatUfiX1u2xuufsIxii2MVrOHnTZW4VaNvonfdQk7C/RW18K1afZJvdOxhlZyJOII55R
MrRu8GhRtrgdsNzgqSoalJDKa8Nh5JVzrozpab78TxAC4dltxe1vQvjP14+kbgnndhFnqPZToBQn
rznjdgLXahszVgmWcnuHAyAxO9IYVIx4FGazs0HYqJuPcG92Vipg9da5NRkFQIT97+P8LoPR7lhP
qh3cieN1ADcbdT6luWgfJxc3KMsAzvnbbrt0IBIe0tC46KHtBErjUsq6Q5YbEEsTQj+UcJvKLo3R
bcGWzk2RwEfJjBjtbcnx/k7nFjKHmjdZeyUoh3VXMgeLPMOsIcYQJZnOGXaAX9NHF+RZETPG0p7R
HAtMRirh1dP2LwrjoTpgI3itKmdUWVSWaisJRX9R7yf1Lp3c2NFwzch0PXdXs/3yc6ouuQ56xTwJ
xbw4tE84pjgkrhgA0KwHgep61vzSBJlOr1C0ZUfEShcpYwL+T7v7ynp85P+6dBb4J9VEueblWN44
MBcZ7sYz64zAoLpvwzI8ZltyUiKpiYIXTjCNEPhmuIMNP4SXk3+fJqrSaljbfnMc0CQ6tpL6uHnV
MaYykiOJ/DGw7EECYOxmQ4TJKUcl/Sxhm3Ak5fSg3s02TEXtklz+8o1Y7EoyIrJjTm7kpAsNQa3N
ZGXqo5UM8F9SG9v1bqDyPMXPVrNcO5RECJZZgvy2E/Iwa8m/s3fPSzFL/U228hX0EP3b0uCSi81+
rfTJrUMD8ajaUcwn6hLaA2cA7SLTQiwKgrTXgxKDJordlcASd4wTrgrwA1kQbCi/B8gtcJjwkmOT
avsa+wcsn60s5juBk0UMW5cnXDKhBJtbMu5KxW6kEVE2X+uAmvSfdQBH6x8Z72Vk6H4VyX6tnEY5
0RvZ/Nvc3SId1bLK0HMDp2Hfild8mTP/fKTZ6gnYvetncD9kOZ4aXviPIjyRPsnqQ2ogUKT4oO2K
suKqaDaUUVJe0g7GH7xN55KX+oO4jzEWIIfAZgZMdpAsMu6DFbmoYZScpQcSu3JrMLx4tL6Cw/ca
SOng61InftmbPX/81KRNB5MjMIw6p9tji4nLuRIycYE11dL5yKeIEROnDtvquazpqx1qqJdCJ2lk
mshMr+fGNw+uNYVf7rToxT54o77BunQgk49M56OKz8+MLZUmU/wDL9pSRqWUH5zTahPyp9kCeX6d
E/gIEhXwIC0FUa+gqZMuk7+/y1niTmXPjfjj7+GENqqYXtWB3f5u87KIx6GSXsIE+ls2fn2Ujg4F
6d1JnYxG9it2ORsfgvuBf2eOFVX3vqZglPRr8CoTdb2J7cW5c+yneXddKfXxUn6AIyMNXSYowRFL
on7MDXfiERFobO6g+o1PrA4btLJDHRXEp+Q6/2DYC4YhzC4SNiYD/SZLzr0p0sSFh7R1SiSIGXEO
x1pQxySXQvscdyhF/MhXmCM0UauCtLJnVEiRUz+ZZItwd9hSSVpDCEIoMyOFvVOEFSq+B0O/gmk7
ipRSMgksaQ+4FNWlieY/B/27jCMkZVfF/+Skk3OGwbUifDrrVbCxiCKcC4lTPPIcx7s/WDymXB59
PXvHza3rg7cZu8jXaejmJ1QQiIJjpOC+emy2qC5Iywa9iJdqOCiUpuyFUo8MQFNsjpzP/UaLanN/
0Hcpj9W0ZTvb0aOHLLGzitIB9Ke0QwqJME9arjCOTh1YreneEWuMAFVMce1l7xGhar5xVUcw8Yi1
4nCGKJXA6g7t0tizms/poO03LgxJIPdiEF6sVo0rSFtFgWTdUbYVNwK0gc171PGjKNwwePQjeWF4
YrXahxNPYmftHSTl9es0ZuStYRizuIBxGJW/ylwYhAve96PaYItznY4zGdflIHMulJRfgdG2fO95
nHqlcVrfTRhuSg6mMWweBJspInSkhEpYQY9M0b5biggiNaoupSyDaC16cTsBnqUq5gkeOQBs+KF6
lD1cT/FIol7V2MTJk+LXaOKQv+KOXJE92KTiO28Bj4kyxZnVhdLi0fOmWzwyDO0E2X4NQ3+XIPIg
deQKSQsm15iOY1yWDPUQinaI3HFegeGgKZybQZKbOnMQ/ydSexcf6rnGE8JCdAX6Vfb5IKUoYVVt
rQwTtIBAm54E63ncsU5gnZl3dAc2H+TyZ0TjqDW6/UOspOmyqKkVmeJ//kh7snrXQlYY9sqn8DJ+
Mn71P7rRzfjxm0OFH6WdoWR/LdqFcxLWS27JNwq9LFjzjNTl9npXh9knZeDQ2c3R73DdkedAWJaF
9gu5VP1PpSO/QRhRpENL3f0M0moC1NQ2sMvvxQcG2L9M4RdjHeLXA4HDY6D31P+Hsaq9A/+ixPtA
02yGfgLbGhV6wRHAG/ayhIBf4fx7FCeJZF+NFNhUMC9yiREMKqb7sGrfDdwoaZhe4sdcfyr7h6NJ
Oz+A9KTWgfUQZgJOFXQZKOHMlbuNbDVJhrxZAsJUQZe1ZPCxdNWRtnHXZ9GmdgqsiSkqFwkgPAkL
xZbR1R0WIkYjO24Mt3fe33NEwrXTooKuCyQLlVMO3yFEQxr8UNAtx6Qkcq2TMudWGTYCXkFdycmj
yZ7Xr3zIbZiMbPSSiqZKakx2Lhaf5up+S2cfSxNT5peKHZ8BcTVMX1D2X2k/MS3m5kFnWfdzONpl
1sBoGzVpRVWj7m8xhVtzLHqHq+pPNIZ9h+yI5CGK6w6WuJkD0Wc37jMot7jjwgMplVQ6wzA6C4GV
VWdPeKCufZdYZyfQwVzAuCYqW/i9ZIpzs/10b3Lfoli1iLio3Bep7jhJGqngDze4rSVrbE7hdrZz
aOl3XBGTdtmEP5NBisHqS8R2susbFDzkq++jO9yMZrTRDUeQ2SmBBOEnXw2jPe/9waH/fJM23MPb
Bo4DlGaEs0jo7pJxQ7MD629vebsHhS8S21htDVoKfu3aqgDUs2TMUIWL5tX2RnQoYO360iMGkvTV
JJr+nZhE4FGQ3LMlC/DqcoEW0xXiW38wIR+6eV6Ssxb6uB5kybwsUNlaaikYu3ryzYIdb35kZ8D7
r35XgcuGb9Aqhn3xToMFYRHJ+cTtZ4XXJMK7HVIZKi7Rvj2h13BW6wcPsxXNEIAerwYXF91wMse5
G4jPVFObl14f2VVEDeWVr6Ty+Zc8m13xtbuavNXKKsFbZ/txhVZSOEEBVql516liPyTFmE/3zHe2
b4klC2eC2YoQwMsU1gdwrB5qdo5+6U0JuhSj+ncLJ0PpeuMC3AuoMI/wOJMhespo8/6/5wXT9QVh
Ps5yfWGCDkCKm8ithQ1Ut8G9vsTmGcwuuUVeBzCk6JfpX5FvycJJ1CfgU2/yxUAjtG/ReBtYwEFV
uc42RTUqQByJTBejphayZ9Pu8IbOfA22cxI7Ldp0GbPZ4xN4SNuZYaKLGohxbBh6RHsg3WtA5jkm
52Y2BMYoyVaDtKEJySNGzU1m1w1OVwXm/gvsJ4ciWvpSG8qdS2BoPfmACjaZ0Js/9ttvl0zvTob+
uFmeBFzQznD19QnaLWu78ZKd5xkXSKC1lFGElCiHNUWvTAz0G6KZ/4V4z48EisjT8wzB1gDkLrNe
5rdBy9HLFGruNVran88TYt7xwjeGKXtMoV4fHluH4F5pEqBPTiU7UuCGQqsoI45ivFWCiE042v7s
UzV1fSmhsQMBv0HAK9h0WS1iaouw0DhvT6Fmmz/P+kYu+JGFRcavN8WhxFxvKC1xpsjxLgmYT1bG
Uy/2Xjq72faq3LNzWT1C2Gr5Z0MDSQLwCqtSjYiHBap7Qj5WESIE/0zL4HnErKiDr66xkMFDZdft
nVrEGd31bXDqvTvU3Hv6vDkMGGfijNlH8jLoOfCDIz1AYqFzsJ1oGPGy0PZjxTr7oOpsrupcbDoI
O/oEv2jCG2Q+iZuiKKSiX46E+Op2daWwsYWxsk76XywuZToLiZPlM71jCxy6OAYyNipBUcBBLX/k
0bSGxCwllSipe9EHSTJ4/E0T8tb80ALkU+PyM6m48Wt/rg0OUVw+P82kq9Fd6rPaj13rdXXiQRnm
MC+EhKnVTwifbOyBhEuDUq+Kr67g5y2z8tsTz0vsJZ4Lq0gkaPFKBGZZytXs2TY5g+xBuKiJAxwd
hAmSdDJ8ToCe1wZ7FIVYlMnLjvrW6wEOVkpNUD1V1BXwxGRFX865aqF3qTcYC71IlCFMQB+wV027
Kg7Z2vVSTYJ0mYUo/+7GUACtiTqlyT+yRY2ViuResvbYjwzJ5r3v3NggF1lLHiNZgetSQMqyAp7r
6kq1YFyC6WI6SqFLA2hc4sPyA+9X1X5IqD5SxxVhvogOga7SOLNpTcFQymss7ZzqhFEUZFkzfcfO
XrJsnCWqKkflMG7Ocp53iNhZYmA3Yl0Xhc/maMrV8mnL9Nva+9sGsvLp1c/5MARTP3rcvjgSqahd
UMVm6pUgLE73P0Sg6K409J9HQdaVQ6D6YSERxlpFC5XdAyb/PHlY+heNMuFCJsrh5Phx2eTgbNbz
NX9xpgh7sRwZn67TafKoCp58S/RdQAcu/Z1rtk7YRkocE+hHx/Hu/1voQi+GNb+p7FRiHWDHg3IH
42nGsUurP2MbkYBH6/a5Nmm+ieteSejGUbG7pVkFVr605jhoSEw/S5i+F3S2LcLtMjhmYa0A/qSM
14c09p+WsfG3753D1uIj6Rzez77p0QORaGWBCEScxJP3U22hS9lTu8XiJyYOCkUNW8is/a0tdjgd
PVDJNtL9V/8TCrbNbnnL4FQ5WahO+CZkhWWdCsM/FTqGU+UkaZqoG3GJ3SHI+l8CCGI1rWORWd1D
FezCSNfjxcY5Udrw7038av4Ayqw5hPkXUsW1Nz3H/CthA+w4gUJWdSyqWQOB+VIaD4MLAuvGB6Sc
Tm9jYGTnWlWsLag8K3sBFB2C2eBKoSbx+HtpDqCL6aXoV7BpzxsfWdD57OAMlaqWPlNtWyAX8A62
VcfLzrI6V0l1jSxWShdjJ9YkJS1nsB4ck7NXymJvEH3PKrCKxeZp0CdOkoqzSVs3h8GpdFxZ2gNM
5gdUdURCE9Ty0fRlmKfoT7kyKasXNsQc9I7bnNB99Q9zJsqdhGBiiEDqxcKYsIPX+3arwwQ6koO8
QiLEOHwtDF200bbdgGbmIS/0ND16dT0/U3nBAb0+u+AaT3uFq/90KesvtSBrqcMKEQDb7U6uvWWd
5t5O8JypJ2kyKO7FYwpLt+Yk1GDUCzaT+YUtj/VEUYs2HgFGIkQoIzDTr67c59JSFW+5hKt5UDpt
+ettubSH1MINjSKwZJJqgwt5YOeFUwdWXB0sF2fEBMLgJWleWVT+YqVJw5Ox/FqarTQcp7wGTN/q
+8ZYkCuBE4zj9srsEpxdKOEELQYRXgpIPBTtgk+HAUGkdEPubiVpSyxNEUzJur4TQLRHQ0IasJfH
CBhDkgPAG9d2UYAieuJFIepzSJu0LhqPe5+l9jrXNktWbukJ6DgdFHo1PvqA3BnHHzhMQKJw2Bx+
5n64BD8SjKj/A1o9asPcyKfgVyoUp7b0WCZttaI0atw8Sob4oxogMJtyV1B806XEdCtBTzqZ5f0C
B7/OTIxTX1lrrlPnGge7ry07TeS+r8Rr2lH1N651HTkHwdCKp576xaOlIkAJF28fy3oTGY3ceQRN
4Jg1aQlASw3Z6ttllpAa3aoYTQX8FWewVPYtRqEF2IJHjfWMElHvI70R/b3rl/w88PoEknh6zUzL
ZJRZNE98WmYxQBb22+lI0dxLEHIbmsDs4/1KGkzigcqa9CnWHMtHmSnmff1RbYGHuCISKmRBj1Rw
/Auzb3RetWyNxM1KffRWeS01o2OmYZnUojTcj8kq6o07aBy9LJpapiem739Hpj2GZCrfUrB9hvdu
62VqRl+1C5RaWdjL58SHz1ty4yWNmKfiEFOvjTz5kLdH9+deSCuwlNIGlL6OsTI6VqQfENBSxoq2
saJqATZIfauHUyBRS0bvQEGcI1OegJmJVSBdohgSD2oM0SIZt/ybr06L6D9wNaSMlBcN9IHa1VeS
x7vu4H0/UFLcN5ak1HVbJvDLiGLMrcCAVBlm61MHPW/x7XOFFmcqj6CQpF8Ig7q/MuBVe6/zK3jk
rlcXIQWcWf0RV5nZYbTy8VwRqq+au6vT7Oyoa01GvNO08Jbq4Y/Bp7n1Rc9C+FmXKGABb08+Q72c
kQtEGESx9AjJMYmpPsaH9rKOa9taW5xrUjlSvoobYwYmUC+Uf5v805dZk6Y+woOI9nJL2CEnVFDi
p2Z7X1L3MKx29FyzRpSf+EQ+z1+euaAfuN8C8mIA1LY9AXZDDGqMJVqlipodFX8pgj0hq1pMxkKl
Bku0IVLjhPuu5Utw2e5Y+icELm9meIrGS2ceFUB2bgUdCuEVDR5F5YbNQWUyOED1bknWPQH4P71Z
iK851JZwdwLRkMmHKq09DAAzpgJs4lniVIvYrHUeFApSmkdTjgpKZ7kAsFj7POqRi6OYFHZH8pi3
f96VBIcC8eZ+8rTaNLAWXxYNdVIbYxbWv7Q4ZSbNB8n3oF9U8bGe0VB1mlH3RNYzVnMIT6dOoXns
JSPrLJIEtBOGWkVUg52JpoEVuw7hHKJvsC6em5dW5bbcNTg3EiYLK8icE6hoXJP0GzRwJBrGgHMP
OC9wTdzQkqpdh1PtSWmdhsfvPsI6WOitgQ/HMo9Rnvr3g0a27CHGDHsLq2cLrKF6ZHZVe9Rp6fCe
F7IqswgQX0608vb9OHbnhV8HEdbJEQJ6JjDjJJovWBpn5hW9t091e0pa0MJLkqbJMrxS8exdL7uJ
2nOf09p+WfMOO73nXqPq/0eddqOoFQoJQnUg8eS3vgMftMmStc/Qv9NZxF2x9dDqppphD58DqPqe
MnpKPKzi4Tgl9CFgDfaAocVzOne3C2nmv9RckZIl813RS6OdemBvU7kjVKJtlYraRTtRNa6Umjm9
JCi1zjCEGnQ9PXh5NPiLD1OMwzG1/NVzg27p7OQz9Hl15AoffrRDMlFolltiOVn3ZqbEm2i53Y+k
aT1/3UMLMO1XJAPiwIMEXcdsEeQDef3K2XfqOdIwVltO/mPMe4iDvvshWj0ePgvEWQSazJOxwOld
+iYX7m1GU9s9caQJdrEJ2LMceNwdf8FBgQ7hqeo48lZrJ9HPCS521tcWT1IfsG/iiEaxQTkXraZL
/Mr9s7wfbCP5ixRTyE+6FeK2Ao1Db/sb0RhaXHK2boQqiVtsZ8ei/ZfTOekLLqmFKpqxGPCnlH9v
9WCwfHdH+tfl0KOxmC4RwYS8L94Di0GRKXn2AFMNZxjFsqqxcM3J5xkg0FrssVSguRW7ZDdRZMDP
3Lmed1fRIRDqDQdfMBFwsSMQZIKu/bDfoyJOQhczy1xVwkIn3I5hBpEEIDjbdHvUFH8dlTW7bsSD
resjCeLQEn+YodQTak0O/9F+pMg9lQY29hUT9O20f05tnQBnCWbe/t9dcioT0vD/CcmNnJcx9t0v
UG4QryiCaXHG/ZI8qib+Alvv/d0YNUkuxBVmBkHEDYCgVoUJlFNn+um/TbPZfQMSoa+lbJVc8S33
g3luCHDq98pbrxDr2jRFxzfiZly0hH0npYbENwDawQpCyn8AUrZSpbh5jTOHRi8T/xXwamvBwXt3
UoduTZVVgUrVtpoVq+SP9XUJzRTaWmwu8UoHsAPhg3B28I0m7IPrGT+b2kqiEYnmBksNPFXqYqW3
xGUTSLeVAxbXxlPrs5TEQsDseC622dNXKakLWJHNVnIBPFithPV3sfj3wm66/ZvRHv+XbBRdK1IG
FgZjyMMiUAgDh60TTvQnvqixOITeeNBcSyGB4ONGCBp1IjcsT7X9xb8E8t04yGU6fU6/RXrQprUx
biotLWR6uIf9MlH6m5paHTkF2G9PzNnxJhYjkCk4bga6KzKbK8s+pDWpOOijVLkH9+8onhw1WdiD
hyJPjzf4FyhwHC8YYZTOPZ0IyV8oMM3RK5qAY1L3PrzyNMdDoZpPANfQNZlHA2Mwv/2+j99+0UYa
TCxgTLz4Pcy5dHwLRkpWhYjfY2fSqQEwe+WBW/Nwng8HPu30tnjT4Ol8x7Uc3HzVrfnMHUiZck7+
nA5XwwKIz1A+6GLlv3tuZQnFjghG3m8jBleGI+i8Kk68UtL9gZmJj+QGFrLgECCeUjFRBSxd49Ey
ZfhIZnK6sin5tFh6LQLBPEeGl1uCP+NOHiS1+QK1oFInePY+d38U9wULH4Z/GbWl3rVyo31XB2cA
ePPCK4pnaF6QxMPvrsDJ9FdiKSXotqzSEAzsFWfuUnkimQsRTrByWZr3jTfqkWfAmOPgGrkFF2Q/
u1EkKVNzsbq/lbLGIXdKeb5Nz6mwVpzz3jAD4LxPQDA/bVl5DLgcc9t0FHd1d2wUvsRtkjRAzgF8
2qyznF6slcXXEF0Gbto3BUR3A1Y/okkDwanwDNd/BE93cZJlu+kovuqT+Z0w0X39CybbPSh/gMcc
wBvLDostvc6ccEiL+B5bXm9FDYZ4rkL9KrsoXYk8uQklENB8/RqqdjWHM3AcQFJ3+3f17HAygXnl
qJAy1fib5jMoTpojtEX+FfI1dJWjmGXGzdbzeVMvttcwopAOwE8iMreaU73VfurH4XQ9W2SRA7MM
9u9HXXeL9dSiFEYj4dzGkE195MOdy6bT+0ngjEeiroAUyGhN/rqu3996CgIk7MgMq2ust1KzPwa5
R38SqU7oLGalUcgdcJ2040fKZBC2WBVRHeixLdWNWB9IvISFoLzQrelHZESHltYoyNNEeoyngcMb
dknPyt0+GHl0s5bR6ZEXSO/mDYv6QzNFvTSRsVvOgF76fyW6rS8CesOS2VKMypCrfRxRuU7wv1vk
V8Vx/17NKQBVvu0dXY6fJzU31iUsAuyusBXqGr+lMohdeLHt+JXDy+QVdxzudafCAz0adTkRyVPX
C/YhP75fW5dtYd4Gg4MAqDtKlejGdyLHMtE0Nhbp7TDEz9ugizdAWXMrO1V/HsNM8qPOvdzIrlMt
xxHEFN7XgoibZ0/h3hZjnPyiU8wUxBnrxMlcbAhJQhMiEno2V/KoXyeUAaLRm/DA0/G1EdFdr+Hm
ePSOqPS8wShefj8jBIcLTHVelnFR5Om/qSrIrusfXSc9yhTzfs+LfYvUzgs6YHBt0qrhFE8Y9/Cl
gzYJV69jePKLpVX8hvxGpW1UjULMHvtMmoZuJfmwIKRXAMBng/v/iJ4tiusnStc3oNEfEYOGQ090
LQ2QAM+xYPAODwSwgfAq3DQW91KcYLyqMYxKUo6hdG6jzVf0wKIePd9XoyxLGO6x4Xf89AjqXac0
EZYIoJkMi9vlSNGLDVK3eTOaoEioEd1eoL0je9CnUSoKsL1Ge4HSEhAdHBrbLZ4UXQ02utHLABQy
CwHD16Yj2k1yIcFB0kZtvtjLYt+6Pokci47W0WRGe+AGR6h0cY8uTq2B/x9mBmAfm4qGRZQsF/f3
6Cy4zTQLyPmptIrkXTq3LEHDX9sKVfY9qBpwFyNG8MeSMYCTfMYbafDGf5jowp/HI8iYYubnuRt1
y9WJi/5YnHbv9Mr4ah6qylItDR+CgHtpdZPoIx7tMktHNVcXcodTr4U09x6qeWUUQdUJuIVmlyCF
pFMpd+77ukNajIkbgAjbssavHfX5UbSo/VS4fAzBs7i0YMTAHK4RElxbp4QNCQOy1+f/pQqh8Xfw
ko8w0qhU2Xk84/xECA7rpGpom7PCRmVTsBcobJyjaMqXhqlu4pk8yTfMFkR328/s/rK9St0kD6jL
g2OQsCAZfliASwupaNDE8BiyLDWIA6qfZxeCQtWGg9/ieS1UpR8SCUWKbmRvC3RellWNi2fgir9z
1rTBvLPoLBQEeQYSmrdpFaCVknLqyi+sLtaqgQbXyuHkZhF1fcX660U4PzVz80eG+7vCBwBpKgnI
1LoWa0aPhzPjX/koVK6gc4fbvQZ1aV2fszpd11ag2k9df4LzQD27/T7XCO3iobDY89+a9GCZLZmj
nfdu6W70KKWcyl4LI0N8n5ATErmq75Y9SEjJ80RZ/gUf6iyTIWU+pwwNrtm5Ze0lj7EBkq0t1eYP
9MGrc79DO9EbHepIX7s/maChe43mMN4tl+Y+9XVIcHnYud1I+NCDtiXpdcRaLIb0G+vhfzToc9HL
FzVKZGPHv5uI3zxwO8PgzL0AUA+YKRNxjvt3f0lDOVYvD64QIY5TRVW6LUF04j5zvLXZswMsvMnA
M+qroJlV+sdmw5fOUwpL5EYJOKJsAkpwWbqnyzCE7gPxkeSMakDEElX28PqfcZWiAGxBgTh/2Zb8
shy30cE5wg/5pRtMRgNRVwl55VvzLSgYuyQ77qc/o4fPLGQ1basgHf3rRyNr/0BF3jTPp3wNzZnu
+Swx9mWsGh/h07tFX3GUFM26lX3m+ZCOwMvx4xOGgSeOxNLiVqnsDV8LUbSWvGA9H8blsPAWqJT3
wE4G29UyMgOIfxohUr9yRX0fKXnudLgx/+QQO41YH7idMefvZmFGCuyd5xlNJohkTB9duCTYinuF
IHiPVh4bnQtMPCJFr9jL8aTihoumStGK6Y5m4VAu6rL+gJkhhZpSOOneoirey0lks53FnRmovp71
e/AuxEvMJ//FI0POHUMakXYp6no7kWtPQ8KrgtIsbxxge/qOWryQ4Hxd9o/KTBbSIQY/JbyfpKmt
7pXSmAeb/WhBedsA+dVGpiIpU5d7slZP3HugZXxQ/gwK1xAE86Zlo5LYRVQ+Pvl7ta9WP0bfC0YY
YjKE3pwPcq8Dg5pJI7oTpeSFyuE+CRgpR1EdkZDJoR3Uof4V8LDAmXPVxjxkyY5+Z5PHcZcz2eMO
pYRrGe/dKIegAeBhf/H+vJpb9pOPXpRKdBv72z7Zd7od1gwptqsZQ6PDmNkJMHfvgINO56CCjywu
NA4AxJU4wEIb58lDCp9j3dRrsF3rCvKYbLkFIAy6Ksb+V0MhVasCInRsLVD+PeN/RPBCi3cncPyh
9/yPmYZC1T66F4q5min/1SXQ9W0s0dbPsFB+swSYkKGkLfigxEPMVWQgAHZFJ+fPciypVG81BWHN
815TjN7cXVLPwnQGlhOaFFqjEFKLW8wlkOsIvWDx3rvgdl1X29H8cusHWTTBeLvpm3yve3TJ0DAE
9L0CHOo+m0MZGzyh0yxIS0ASNWUZk5g2fACbMxFI9d0jiV1au1BW4NH3xDCKfQUaljm8M+OMV9GM
gd5wMuzyuK7kREcIU9KAXyRCCwhMoI2x6maQwKSrFhtaBb73MZ6iljn89hFdzNSaoFFIQAdoEzlE
W75/mfus1VcLrIYaasfDD8oWeVw2VY/cxewDQE6rmn/N/J/Av4Z7wgs91GvMhp3jX7f7QyeRuDyT
Bl7iywgiT5/MjlyNf4WtVzp7vnETzr3LhsGK2M1dT94FouoAmoMfNQ6K/1Uc+K34SpQPNjPsRUXi
M/OrvUAQnbmIT5ccUIKa6Pq/ZLUcopOO7G5NdvToE/pi+VR7dHtFq9w+obfPqB2JyirSBGtFplS8
/ZesFJytyBNpUMfOIhaqtaSTfnJfVlR+OxWBURUZ9hgq0w98o8mvX5H08aq5MUPiW5iF6Puxjkqy
L2TSFijCt0ssQwXv3eA6rM43lz6DnvznwRSSKv6cFIQGHdwtP4pt7l368hQFhBRcRPB/KAcgwxbn
Ui1Yq6oYe3uiI2ul6v/7Tf66lEepXWoFQmttUuECzVV3httD8+NsbscYDUcIEmBZ6HIpU2+05e/O
l5vyUB/K2XhkxU49YiLurCVJTvwGD9PMoRljINOLe2BjYVzqGYwDgt/DMPLXGInrUbBb3ORU6SOf
Yc2pJGMZALEPzB5bKv5c+5GCt82856lycAZteo5BKiRxaYPk/VVbSLTiA6kzx9UKPW+Xw2gtIDTW
X+qRKyGQ077Af4Je+EMaVpTN1hQp9XV2OpRQAzAIpnavjNj3r5IKKbOBtFIfLTuGzHMANFaODF01
q6UMKzQ3BeAueLa1mLKrTi3BsMbTJciWu2d9Ek8QyZmue/23krTM9aBH7rm0GhAVZukRSJXwAJgZ
MjhVWmn+TW29xhr6HY03b0Z7z9WoLhuGDiPH0wTx3e9unTe1vxD2mgAx/62mp/spcZPR1V1jSvxJ
bP0aCTQ6iMWfQ/zGV3jCg+v2mp8CW+hLkscj2UsUNlxjKaY5z3DYh8y3ZffESl93IgxNJ13We6JY
ZwbOgCfRHQvdmMwXbRT7wEtlNUJVqayOJm+NjgqFdseJ6p/OY1w70EpQHcv+TRn7nlJOkinabKyF
LDeLgHF05hjRF/4U38T48y8KzlwZw4RsNczyHd5JAiYaR6EJQzoIKS5B2iSHYGTQX4zXWjCqdbP3
5IKl4fTv2lkqYMLGDK9Xx7mlbzoXDlt4YhCSbl/DcPkhyKeegF/hqm/GljO57U7YtF6oV06MIiFj
/WIaOYPrcVWgNZ7LFtDFlbb/M+nhnnibQAKpE+FVq80t7NGBXIWVv3FNZPpBeuwcyWd5S4dS7rHE
HaSGmBHEPAefcs88ET/rHvf4s14ajEI7XbdTaEIz7yKGwblBxiTi1Nuj424fR0psgTXtIcRRdNnR
2jGyH6FLB0EWNkJw26v9oPsOBrHuSly/ylDBMcO2dE0Bk4Nyt4H2Yy12BRmmEZqhac7maaLoagRi
OUayAFd826EbhVKQX0BDLxwBjj5RbJLzkwZHyFnYIDeGA6/If1y9poGd2Ge9sxUpn26Ig+XACyrQ
B8nmJkGrN0XaNwy9raeMijr4egHGNtzQcmUo5UYxyUbaFfZaXveNVgXdbOZ/kJf8MHLP2oDINRDQ
WYpuXzZoZPNsBvslXUnu+VZ+a/IWMZqbIIUN17NchjSIWD6x86LifQIscOVx55hvO9JpJzu7V9WH
38DmugY0iwPw4BiZ0AgWAMnl3uCvs/SN0x5Q4qOR1XNDVTsl5Qrz4xVhSzaievF60sUccUalxnCK
l712/mCUKJ5wTEyBCmtV/JpxuJlE6p0qYH89lfI/heZd72LBzksc4yy4qFHWdLPfjI3ssN+B6F5S
eD9F5jaVmDVWs0UaWss+NQ7bqYRFWeld/AlDuP3cq1ME8I+NrZkjjJ3PdP3hpWxqOSMoq/Y75HCW
++pQML35StOEwS/kR95EeX+U2UxtW31iuvj7UBvtlEPZ1C4kpLMHCl8ZumyBjqHyOiHtJTq152oG
rPTv24CEYBpPIFQnKay22GUEnuAkmOTSgxyCE/H7EmHzokLPNsSxv7YISLOoP6+UvSI+8dwlkDxj
BF91M8KWUmEOYYROP7lVpDNqN08GVJWD+mmzfXdYGbheTZTiaLc604RzQOrbqzEbJo3fqp/aJF4F
7f417vE8klpTBkgDv1AbcX646N9opqkRw7qE4U7NkcBdX1NllClmnVB9zo84eBCb5yNjSc4m35Q4
gc7pOw73yQwhY0xbJsY8kV57BcTKS/fuxLgbRBgEmUKdpxVZTsC9PazEiBApQiHxuVNh05oPHl7R
E5b+KG3ZWRmDfkFtCsHK+Ryxa7G1dHxyjIgm/YPBYB5lllpDmRu8Wy1buHe+5oC1eRpH3No7WSm8
dfEayWSTedYhJReW18dl6a0pE8cC25OqjFI+gwPaWYELCYUaeeLgAPtCcPqVAYAFVB/2+WIBsGeC
Hw+ezzCHHCLAi6coN/dQ5+wEYYt+Jx5S5zfstsAmGLqhyVwF6thHVLo18wWiI9dJoE9pyJiDdj9A
WheJJAdaIrhdnIPwfpjeS3Tt92GPPK1zLibm5G+2b/tqTz8ihxoHtS4Qi4mfXk7XS31JEsouTT9v
V5toFC80RDppFdKiGqsxQQdV8xNzvKFsC9yqHNe99vAShjIJNJ/KXLoCl0KNWHCPKYP+ZX7TW/Ww
Yndco4MQeHIvUcq23URaF+tAIiEgF+sAfflHUs23+5bHm8eg4Trh47jUqiiBYDRgxImfJ3d/OPyK
bUK0ff3yrD/JZDuyVe7Ugdr6zLjyEJ0dgQAyyBo94QYg/v+EQH7ZobsuxITJupyIdM47NIk4EY30
7JQ7ThmNNNC3cCPr11pMV9hbJhZfMHKqpehqUrNMRS56ljupqc/HK5n3Ium1ak0C+5pIpGJLbWGR
83OI2JPeV6Q2VINcLEma6DovnzVU/wSz+ML8EoSXNeXyVcEBPzfaZuKM2YtYSW+ts24+lFYqRIfu
iJd6dwV7lIGrgNqhDBdUTr7vPgEmJfG1XmHmZJY/4FYbtaubFdzFjPyh0zXONPAdLxHR3TDBSIzp
+PzF/rrzP59EhEQht5k/YzaDtkslBrjTLilZWKXRYkHtcgEfR0ZzQX0ZRH2RjqvdNkf3x3DK//Pm
qb1coAdEYEXvqd3o/wJg1JHtMHcdlikM745nv7e8OGQ8aiwNYGy8bgAFy1VqctjCB++bT1kHyXEL
EQfK6gEvPFIrj6oTJpHA+GdCak/Sw6eix7u3+Og5lE0yNiB42CfM3VwrXpJ87dhXg7oIDpSYII3j
zSAiH2gYLtCKg0xQWk5C60zLzJC3yh+MgPYVxH6rScQJAF/m1TwiZFF0NijaVnERgk+bBtEPUPzn
sIzbm7g9jLm5Ux4AWfL1IFc2D0XwIYdy8B0aILlTXNJDoh0TzqfuxxKD22jLb3k5r4ZnKHBQnF7m
aLqvaNgs6QGqZSHSeXxj4a0bGN+nwb9gdMS12PGtLb5InuIF5ad4YlhCFQfGfkXy28lAXQUH6vc0
HXQNCI8jlEaCbwLZrWmW+MFLDrPq2I2doYdytyJws2dtl34MqLCSDwEWwC0H4cJ/ElaE9NhotfRE
LStUjdoJcn1krqAqL93FTKVYTK7zFAJlUFCtx7ea94AbgtaHNxcPicyZTQR+K9OQ0rbUxKN3RAl1
hQMcAFNvz1CcfUO1dUK6KhbtNVf6rqJyec9+OKfkcFYWeeO27ZjHKaNTMzcP8q+BgJK9+Nbqv01m
QHp1kt96wwhe+rdhRmEbYHQ5IPL5aC4WUZ6I7yIS7Kazekqf2uuM7mSonHdcsxK+GAjMD2LLqdwk
tam+OcJ70RjW5EWOJHsLj1tj93IZz0slrMfipeQR0S5XlJgHA6vJ5Gx5SLGPvB87E/iZh45qkUuy
tsx96q6hIQrpZ82ztEmShfK2ET2++NH+CjjGLifpR4IJMs6iTvwJb9yWUhs8gNVRaErsvIe9v3Vf
IrSUvEvDs+7CnYvLqIXuPiYs5sal99b2ll+y/8cPTDlQ8EWzubwP/Yfz1EBVxQr6cHyc1/afVIYB
QKP7zB82+F+Gh5iu+WG6wmP/wrAqHHt1lPAbA5Nw5AqX90Rd4hGKhG7w5DKrM09pz4edvuQziDDX
xMofQBzl+saFB9POehKV7UOcvAvNLeIJc6Iv46n8Uw7pXFlFir1HpoqAR14JddRlQnAHi3FVYq8U
dMXSKL8wlY2pbrFaN8OQGj0U4Uvg42kFhQRZiGa003dsxjJy5lw5sN5rzW/Nd/xOO3RhGByGQYec
K7eX33qHWyPDHtBptMmmm9wOvxRlWVxquEjBPLbiT9pgBKjmHiV96bbskGe1zyUssbZVHy/XunAW
cDN43uxYiX5KitMw5DkYNbdyF4DnLyCo+c39MDbDgMSr/dFENmUvmD9TOsQM4cWdBGMWLO9zwLzc
16z9pojCvEodYFrH6BXqoavE2Myh7LTRwulU9hVKEuqlr/2GALArrmUELX7aoow2CDoCANKtErkh
sCBfbV6Zy0swX0UDgC6tCo7cv1wCcggxa168RArQoQmrTRHOeNQp26P4tPGY6RvxViuyWCMXmp+x
fdabkhh9s+gzj2EMU5fB5KR5+ZCn7Ti8vRs/XL9b3H0B41Sw+zTCqpNrXQZTxE5MqNKaLnYMH6K7
7b/9kqlGJdxN2Fry8mvRUAvey58qYwpZbvjxa+JIKBAg3+Kxnaqo/MwwkMMp13iAZ7pWvLKFznke
nQoS3vXIkzjk0KhNmo9rOBn76aQiAqBRb0UASRSnX74z3YsBsJ99spVQLClxyyISGXVYiJWg/iNi
0ETOMTcg8yTbcI5T3CQkdef992BcmZ95ZWr8A79GBXu5BiM1kdQmVKSAuaaKkJu41+0d9TAfYKSP
epeWfEJwW3qlClwhHvLeQo6hsPQ3YntgxtL/y9Rgyxv1yL7IakYaHUNlLh7kis3gM6tCe9qs154W
b7AE/QKV1wfhK+j0149GU81jB28Lui/bSPbClB1QxigPNFcb5ZnByk+yAMktqWah/X6OgqSN9AYo
Pfz8RRUNgxvbil1IDy3q9scIqc+b2iK1f/ZS1XhTlmai1trdjGbo7DeaYpeFaK5CcqNfZJT21H+Y
WAOKexc9jOWeFjSrGHupHb9nFyH6ttz+azOhmFJveDNO/OIjD0P4eJQMGLa/hw2YqnS0p/5rcj9N
82ULRvboZ68t+7lYrjjEyjOzmjhrMgHldbw3/SBobE+pnoXKD4noNJ03XMAM3py7YxrilhQ6LXRP
mifGHLzE/XURPXCK7fjeRbHFEF4NWZ6swlvV7c8/XCKorjLlSTsFkRVVkH2cHc23jJT7Jw/ND//W
ydZdP732yvIaGmuTgrdUc+oFeKxCKahlg8MzI1LnmEdAA15bBCdQo8cH+TcY8DY1YkUYh263gcJw
25bpkf0ThmCr15KIkDUrKKHgW3B1k+ojvgIhhbAOwP7qjkO1g3F7EsQLHkP4bc/VtvJvLJdQRPzd
kY2nIZSrwkc7HNbqJA5c2LRd7xHb4Y2ei2HbEeNKaqDUHV5cJ/jEHbKzCs5J+TjwlLnKS9LeYqov
OXIF6WhwIWz+GW4YAaWdd9ZYEFqoOW2FyVPCyxAQLdVGA5tyw9W7m+24MTminFdX7P2EBD6kDkqo
LTkyHnB0YbTxSQuaX1yxCJr1aIPcZK0eAotKNoJupuV+lRsctRR1UNnlnUb5O4GyWJeq7/8jQpI8
rrzZHaapMV6Wz2XAFcYnV/Cm+X0vjulyiEgVNZLaqYLNPOe/b9gMATu4DrL0DHkw4yeW7RT0RB9A
Gj8vqzoPwZkXOoF30EUG/YQ87bj0mdmIs3tMq08kzKO/QNm/t2obo6U6QhNnciwWbm/E+UTvCjb7
viKvoyF4GVCcUJJsPawC0mxRvjVRlkaZHAofXMzxUqhDuRDm3RlfAD+7wABjI9M48E9Wxl9MNDZW
PEYFh0iFncs3Yd0f0KNpOK2DsS96SYMLJ+O52uDF7TlhYygUCgOLGkKu9lR+rnJqB86tehGI7qYW
JzJ2jwHyI1jUnfyJKUL6nRSlQzkfey1KsbHhKHmGUfKTF3ENg9Zup0g+8TikrjQ+oYk0quWRJKDc
za4wpXJVTnZsWGclnQwXS2P5+6F7LCpfPC+WF8BFcd6bf13bfe+Ge7heaoP3s0TTJWH5/4V+sr53
+Pc/4Uci6cdXjlkagR37VxiAwSe16IVAvi7e/9uKU3aRZxJXosvaDtvYUIDzwfsKFyQQPXotKDSz
b6HpCcZ+1JgBuaBKV3vlIDBVZ3ScplTrjeg12ESTm/JV95qHrwSJGfEFrgmbfmqSvaPkbofVGZTE
53IeW+BNaBT25DfZc+QX33b+86ux282NtZNP5VbdNe/hpmfVXyL+Mk2QIWV4oNjZpiQ6KqV3F5Ev
EMTOE0R8Bei9UnPPl4GcI2nM/gn9xXcQhjLYAC3JNE2vgglNIAhh/UPvDZ7uFQa8Gk5aNY/5iXJf
XOwNjY9rwOonmoCx0iaqYtqkmmJjnLh6sF4UIiSdB1hxHJDe+UU2Z0VUeFEIsFU37DFc3GXHdsk0
FbrKNclSWG9MV2jZftiTrFrJefDWZhou1iOZJ0M7YgOmCzOPiDz829d7h7exuQJd1hS2CHqDgbJe
cwZqSs7Ypowv5gl+jaBIF4xIKgTNCL+a/uAnX0PKaNPN7Xy73GseVnkUEUR8p0u+IQ/DS6kk28Oc
OlQt6yhan2Akw+CotBaJ433slnHTbRPc0befCIN5fYvwOtyYT/qwpmFB4gPA1xvYXhdLiH8ft/u7
U3sMF3dyi4/d1dM9rBc170KYEuBdMJ6eOsJVL7z/os8okGeY9AVvtVA5UicMzLBWROAu5TLe9ArS
uTbG56JQvdbuzaMVvWXOOPSzI6MjuEftzk6ZvXTVGCTNA9cvntgDU8P1JzOwp6Fejcs0CaU1QK4n
JyYWlp6Yl9w6Jo+uLA0tfVWGwJZokeT7kQgZMBHNcBqJy+XSAg9PR2fMpluu7vWFGAyPdkrhcVai
oB8M53Awl9Nk0hS6AI3840UWW4oCJao7GBF0ovpM94q4gSsBfa72p2kbqcNoPApFs7AMbyI675QR
gEFsIJc/sJWsoP/i0bjoRsY0yYOtIqIpyUvUfn6Q8CmdqBa4hHYKdiUkhABh8jnHM9G6LRqVib3e
myiBbm7+m9z6XljrweaLKLnulWDT/E5mZOBM/9tg2NbQZmYfKqkAnOPYLp/l6X3XPWXJRC6uVdBM
4ZemhH4CHiEBH7B5pBuAFNjnyztS+jNbsBtGsY0yOAy33rIwUWqOm3HQMrZsYCvoJpQygW5llceK
wAyhMhQ3SKaPGRpwa7QNFISos8jbf0flHr8QQOBnleOn8z+1RqsWWSVhXP4De0vd0WP3ShHm1god
iMZaJHcTJGsd+FDl6B19r27kJc6k2WwREgG54yQ3uT5WAnfFdWkeUf+WaTmPLwYXHrbs3dWLE2DP
A95redE5GzZvbviHJ1JZkK6A4pdwJVO5ICOuLXEdOv2uz02ppisHk9PxZHUkXC5apXbDAl8JNbQp
izQIFL9N6XVsvjba7VgVITeCgHg/1lsGDTMsp3C7iP8w1fKl39H1CuJQxEdHBfYwyAM9wMcEPNwC
zarc6QX9xj5hEToT5StA4uauDS0/aw+81Axb/KV7kLwIOpqhHDmZYz5K61EzEL/N4KYHqsFB7QRT
g+7RwMaJ5xK1EZq7KgEEdzx/8oDF1dfxBKkfOEg5EdNx+AChj5c7NvfDsYnv+rawHjTEfyrmfwT8
EXVyktLgh7PKnsMvkWHPokdjCjStNO5mY/gWryslRUKdic3W6pjcmiDUC+rVrcA+HvI9D7X7SuB9
oJvCWoe4ugdXrTfOhCJRbA0xT8XFlGHsKi6+6erLbk8W5DumM2H9CDHgxH+d8FzFuV8Y2rgHGDCn
S1JmZ03bD/WNNFq8gXSGi5AEMlI4g/cpwNZ7wwvW+pSMnhyfgSob8yFrV1ewd8UjpKmSVyDPtkpk
+6yWWoz2YHlHbo5DAAwmBc8Jq1tjCdokKBxdsYq9ajgRhVDnARpq1+us2D6vAcCUZpTbS7Og7o4q
ncsMMmtz4dgDxkfelFuaOXKMbplyP4KbITbX2f6H3lfCwKQSlOLtEtkiODtJDqTmbZ8NSbEKEHuP
MJw0LhSj/mQypfaHAP4+rwfxn8FEZhOtWd8hrmDBbhn2dPNoleYsnvDe0pT5mf+SVCn1NnO+peFM
0ulwSup2q1R0617/UMmL6XzJGR7FBdXqXUwjXTbyc3llMQEn59hw/FO5lP/0JrR86ILqdWVuTj45
aL56j0ZKi0t100DeeUFYECmOmN1mvNn56GTwrCy6VVPh5RD9kVvF4d/8jZoQbQhBkwrkymS3Jr2I
V7CEFszg5hVc+3ql/rZhj/Hz8Az3WbCwt+luC5D4jmzCT2LrMidVlLbxdrBLLKj4wKzI8r3NPYTz
2jRNZCMCkj/qkRl/lIMvamtlahQsuNeRu/pX17CRlxlUGQwH+VFH+XbFsz2aUYP/gpVt+0v1aiPI
eLWz1HfEB563iVoke0rhgWH84A+ZIvAxDGUnaHqz5mNfI8iaQ8StiP3jFuFHkdQaXzjiplyGpc2c
01qO8Q9pqfVBhlxzZac5XrE6bztPrMEfQbYnj1vMV8X7V0yFNRg7CxTNpepzAIDSoiqc9X3YpfIh
djI5aNgDOjSwHC59dWW5NHX4UpIkK2z43tueIlgEasRJdxtxeykEx05ntGhSJM/i864zQPgpB7M4
961/xMT1YQLFe8YEKo0DxXA3WJXKW4WOyNw3RUaYa+/xZg37ivVMIurrXTgSPAlwa+334EKLzTda
MOCbpx0fwW9dUVBqb+ntYlAmezi08XsqqwdxDTalJ+so1nB8eS4fG0a+/n3f1Q3T+GFPt8NLX9iF
5ngJ5By+wfPPXZxRg4QMG6OmEUr2JxVl5GZ9VD0LL5KDfneXuvrW9ZTUA+fzGpZRmYuNvRL/9gC/
0SNjCsopmGP14eXqyVppGdaV5YiUf3tKP5xihOw9zP9jtqfgS9vZaqVPGKS91maZgdDIKwoUuXQg
rwB7kQLBPyLUp919USqZkeOa8vgglXi0NBBTJaNjS3i3WTrq1ze+1DBeeGshGeMsYTFusIcJM3pj
zwbXZWkbJYjFMVgeTKcDd+0W8oJuJchShRWUsFoSXB1Lo9MbQEvHauF4wNn/c6AE7Li8SV1ZcBdE
Fw5oQoep8J8BIoG1UPrG1wMgwC+3qRQWf2Zd2wOWuhpxQlxUF6ld4EScdmVYggw4dEQ83kkGVey7
Thvh4+o/Pqxz1u/0WHN0T6ehLVI59JkwbjkNfapq5qTX5WNzcCj6tr+45mQBtTwfcy3wT+nsmlEm
mK588gC3IO1eBbCTZ0gl2kFo1erU9NW/5nhljzSwxXHqIDS4ta8CM+2scINkMPO6eyJp4dMed+d2
1IhNB5IJB9XkurJiRnouRCD2WcnOR3WUauedTc/ekPZGU6frPotHnNHznANnesJiqf6jA/endAmt
uEOMsZ+Mr780sGWgBCUGPfzIX3nHtDb9vnt2KLJwsyuAO8qo0KKfcSz6cVbKu1pbjTgOyIVElA2T
GDeshdE81CwC1GCZHI2xrZv+SUDQoAhRfzCSkar9YbqyXwHpNK8DOFUsAjRN8LPMXHr68nudv94Q
Vhyh94M/i7fIQ0ZxbPPMiWaaBCWciHynel4NobjJ23gDH+o1jot13/c3Vq5lUc7F7zSpjZYguJy1
Qf7BoJdaZbgO7BbFoFeEFXV9YleIG8D0whpBJ5ycQe7C83rMXiYUEWme5LQQcHCrQYB62RBi5hzv
RdnF3gSdGtDbMjen591BbhcaSEgBtsU9ktlHcFeBCFi0nKqgJ6Y3uLq2crMH/sGwKgClIc68vCMm
GFlyksiw4+6zGonlihvjtdVmVqccdGw3hZG+WEZnxGPn3d3gkTN6a0bOTj8GvFehoGIn0N7BBcUl
WBcMo1F+iY2pT6EqDQuyJCSbgyI/6HUy/rO7Er02VX2bRhz/Y9TXY5C5G5pN++jgmG9Dy6oo8NRi
fAmh1vf2pPa8tG0CcoiufK5CMztD1bwI/89vHvU82eH/qWRMAoxM6A2cAfUmx1VPXPhYaQujUBDN
p44hc921dpvOSfUooT+uS/ULSyAeD09Uh1CdLB1X4kZXT+tWmNnvuFGxtPqIs7a178SIiKeYKiln
Zi7fc7IneuPeqQ2SCEyIN494671KfY6EwVUhO3cpmCnULhJCcBvQ/YbBz3NoaVnZA9hdJHGbaDma
1Oq7hFreNPRLwSjKPx3+M8IXeEWXQWKlKlg92NuQMZnzYRjkab1GMR8J17HxSSa2G5NpNq6qw3FH
kkFiP0uWlZl+Zu2Ru7N8icdOa3rYY0wNwYZDuxdI38MiB0lWeqLGHLCYvg1GYlO6w51ZMQ6M9yfE
9i+bA3N/T/kWlejDAg2tYkxfin2oW6ClxcGZlYm7zTuz0Q6pKx4jEwdFE6OK4ikDXciMzdlzyqI2
zm1/6vINcEGg0a7DNOPJ9918l9ZNp6GZap05VbzbUbIBi9rWYjNitzizm5zb8nhsB1pF8+94bXAE
cMkDF+F0tlj3kafxp9aoi1zIo2QBn8inP5i+8ekBVgVMarI8JcCL4cvuvJ/k90fRJs9L9qhMX6h3
koM2N+tND9PHEwUc/WDZNPFEfB8kI1Hwm66t934vglRbyUCwlTfdG5nHAAkD83wRpi8hxcp6m9Yk
/Js38IcmYGMSxf07DrxDw0yO51W3MgrCIMocBiCQ7W/351lKXenARXqgbwJXCBFaLF/2SjtcdILD
DOwNu1of3MXREkixeEVL7uDFy+8NAHaznR4r+Ty2m1R41OEtVXi51jBDQ53HpOcQ9YfN0KgbtGOf
/33Yil2/oezFtOAnuzweY56Va3AwqBcfLJH7P5nhm+ARW2VSLeVKoYCj6ApxsIp0lzqWdt5sOnfc
uvw/pxs0ariUdkhQDmqYUeSQaFHBLH7R2uAIq0fl5WnnRQ71fU6Ug87stEYscMWik7wYBH7bI0Pg
22nam0PKJ3SwOs2WjFYJ5yPthEVsRPDGBPNMsMOy31anTsnQaTXusZ8Wkd0nq1igBQVtrIgT+cxE
AleJXVDZ4UXJQlD99FJqY/nRTsrUnmuFbqgE3eAgYOO1Jlm2mFE2zI/pjrYho0v18fz9xXIwaYqa
q0rdLoVhMGg5ynFEwF6mGZKHO13Jmw1kYR0SglrjQGuNSpmBonEehgG3TrNGxPpEZZIIpi2vlGJh
pBcrVxSPzMs6DQHkuW7VyPfKoDH40C89ckWePHgS5L057wVlDxOH6PX5hpVEXp5cU05uEAvb9iBf
ZCw+lzqVwL5ZXoaYe2dwi41pg6HOL2g/Rc4o6oa1E4yjGGc28IpxtWhVS/LsU4It7AEOR95/aX1b
wZtVOxTBk5HNYsjBM4GVhtCzY0hzfzTsPCvwVdKPbkyfEmxI/L/vPFY9gt6NRtZ9zLV0CBBuaHOn
JW/PD+BuA46vz0bfrs8Jl9d/NG4EJW9OPidNaoHz/xuIVGpBMmebYW7jFLHL+EZdokKdeoRpi1Iy
L6IpjNjzwCghr8zLtVcm4eE05NXLo5sHBbcr/7DFs4MC5fPGaoPxfQ0P8tt7qkHuP41YWznkl1O+
lrLgy6IKstVTGRkKRFMliQzWf42s01GJjfd+yoSi4aihLZ//ZLF4QDRQgajER2qgjQgszNZhYE1N
TgebUv3Cte3MjVGx3wiTz6KxGYWNtLKepIPF3fuSD+mbN+0OlgElqB0XnB4WoJWTFM9dOfse/gAv
59Di5z0mndTjWrSoa2zhqWV5gFDh3TqdvNZgE5+fnxTTg7DABie9SiPBn84tFL491uZzrbegNm4t
Xd2lW44Te94WoE3GPmpTvQAIJkAJhf+jZivTiBumjgSWoVTKhNl+Q7czOkOPnn3FWXCaEj6nUkyK
VwvspN+9ysnCyht2W8xeDCf009uAKivgUdCO2vSbnaY26Pp7sZvfyF7B4/81Oh3ouQFPJM5QP9dk
W4Y4gupS+TAJnMyp4nFzfBftVmHYMdqJFDiItaTPr+R2Ob6BiCR5Lkwc82UmULIvkHjvxG/hSvpK
zT4YN2zH2YHRMK08hFZ7R/IpEljGS4SJo8xV0ubmbq23O/cvUAoX7eSwSgHW6NgxQ3jn/xPCVf7G
ghKTToIAwCByyBd7Gy9N3UtXXqJnFg1O4P28CqLpU1RPHGsvCUE+Y5A0dutvtC4YmeviXist7KvQ
vAYjRCAfMfcX2UDxu6GR7Q7Xp4BTcZjeBunJfCzDKRJ0nC2OYopKEeCI3Ev/KJKqRW6RnqmuwCyH
GxIPwq1CXcjWtXqM8h5LZaCIMRfNzecHa6X5LJdrzlYu6btlJz5azRU3JfgHOVBX4bZNNYHYbXaP
Q0AsPQIcN62XIWXY+wH1uPqaSNh3ih+x7IonxAmeSb38SymGnZRUyJjkfL6gH4cwPjR5eOeOADdx
buMCbs4S7Qovu/GhSFtuhwhv+iyeeGaz9henEFEXQCfdQXe449B8xMIVAhBdm27VUFVg59t0N6mc
1wzQDXBaST89TstmPPcg8xoSLMKsNiYPeAxkDljjcXHKTh1DQUcrj4Kdn1T1IqbW4wwAeUHbq1nQ
Wes4SSsJnmmjjSqvWN0SpxsoRxX5toK2b52n0ohmmPgubmxMaA64Ec3tZuKL0XF5g57O7fMdFZ7H
ksVXse3XDedv9bY5wY+V+7vzIBAhv6BZAY0gox6OR6qSlJepMOkOHXUE+clOmOTHeva9HEbaUxY1
gNf+qDLYTnIyWXc9dA9a6ONU7keu1mzXXhtUjC0vRXFdSQg2Yxn6sG/0+voYTBatppBYb/gHWuU0
1zSWg9b/haUCVPLztXnqyzfDr2e0NP6ehRn/qdDK+4pqslDjKFZivWibv7XsDXU2P2GHp4qBo6oS
dGsUoSsc3fqKd+BHEr30AzdHCGtD+/7U3ilJQDVdoBydo5kRXkO/c0QQtM+dShArtzOC+07rQ6go
epCRblebXJti6Ma2wagoDdRcgvJvdUkceliaPsR7g3qDwk8yQXkBuY5eG9Zq7rLySKlmrQwl3UAE
HYwLDPectlvGiRAnKsr1G9HU5rYUuHWcC0GdkhlHWJ6ZAUNzqLOd1yCSLS0/q5gwyoTih5dmJ2Z/
hM3P7De9mPeGSxq7zRHMxvoVEZIExM2h6TcFCPAMX54oxESsut+U5QZu6lH5NjslrIsijjlZyZjz
WesuvcbFAqmuiWuroCBMe74WRVyaGRlKRlMumcoLGqB7y3yIgRCxsgmC7R199IQDS731uqBI9v6y
STczCy00jKoMRCiNeJMavdDWLDUCG8QNWSZT2zUMYqmQjo61yJiFz608db89zEgRAVS8BtJRiB1Z
wLgJRU/epH9bP1iyYFR2UT0545dmZYqfjyZatOJSwgI6sfyI2/0GENNn4evu+6TUrCWpkG+8R3ir
cANwCyaxRfB8mTkh9RiYNmbPdbOQO8NtzYXUM+wirSitnZTIJrWe39BvT1kBtJ/qOQe6SaU0tiG3
r6n8XaCt8xt1C5YIqXkCtJSdTdLdp7xtQRM11F86Rr39pw4TUeyEt1q0mPhrcOW3xu5YEVt+FhwI
0lfXaJDzPZGunNEDwOOw/x94G9YnMwsmUsj+Lv2FDvbZdv5CTrfpXjkGZPp1smVLfGNo6fkIbdpb
WwuVIleUew5PQ3eRv1y35qGea6yz7m7M4PivXHbVYMdI1RtxE8/tM79gvdpdGCzWmIdkXnl496iR
ndwsyuWNgoVVAXGV+kR7BdAjbA/LBr1MYMRrZvUvN93HSWiez+jJAZwHnYbGqktOkjWji1/7tuGZ
7C/erJGeG03wtKVM7umIwOwnDg7iuoMFzykBWTIVunwgyQdi+q4HL22yt71ehlJFL+x2e3068ZNj
b7C7JUdweBq6zXyaVztpWpstXztJdjZX7qHGmw/ShiwRDsFB0skcR0DC+f9+tCVY9J7X0Qt0CvYo
NhvykCUK+v7fxoDlwKszpOWGHrfacHHvBGonIHIFoEO9kS6NI8wWnbxaKUhbJD385Khil1yU5eN+
ibcmU/rKKJOham50JxbZIWwMBqrmC3DgxZwcSDgh2ohietd65d4ug9OUumt/Ne9licNsCpM4glbX
hgNlzU2GJLwLf6OXky3k2zmJ5JMXWWYyJnfei1MgYbN8z9zM1LV5TvF904Sf7shY2wJmLBwBGt0n
eRdjNGTDnebhKqnKWceGl0zp6YrjnRiY8XgQdffL7qyS8rtkLU/mWzAGppB1os4heZBmcmo1gAZL
4agHpf9dNSa6I2G+9GTF+JNPoZ7MFESpmkbMCMNCOhxJiQUID1COttDvkpmmb2dTsvYlCJbqXO6i
LsvLS14Rm5ZNUULXzLdIo/s9jvy7TPy6nvSOuFFI2UUZXYqHvcWzEFL6PDCaAHuUE4h5bz/iucOo
K+7fjql+hjWKm5GS8uWQszqDejupxlzbezBCIsSnaFfQDsof3MM2NlzzwkVjsNKMOACEO+JTiDsO
GxLwMha0xLM38kOhmzhpLt/yYKuQhxkqrDrudeOh+94QOBfismxFKzF6AA8S4UPR7x8jxfFAq/Lb
Hs/5/Ik0kwZiXTilvecF8mPYGbJZYNGqIS4jJXFH3v7ju92kOtJp8KU9jtvsK2us8qur2fCJZgWG
oI7wLdxOWPo2qmUOLoomFjK64oPAeBLl7cnjv+C2Xhg6bmYhRlkj8XbCv42mfgqsWyF1PNK2LGGv
3G6vKa1XDeu6Q+oFQFm6HNbyk2flL1CbTPD8vK5kJkZ3ReXkG6aE2RKC71ac9QNQ/w/M3mzg00Oc
W8mXcTGM0B3W2Tqz3O8IYc+ucP9fJZiVgdmUOls2ulWgnvJiYLb5dNofdDcdo5GqrYe6ojiA57Cg
fcL2xvt0IWMBlhH+F8lD74TcKd8CatQbv3w/INhzF7PiMr69egmQ+aD7pEA19Q3FFIDNQ6znGIZN
luVmvM7arUp4Rk1mLrcQYirMhULLuKHKncOepWXNCDyc0K3EkHYyXaptfampkwqKbxYi4W/VqK+z
eTLolU93lNvS6KYXQ87oz/QxOLhyuw1ruBbWOygm/T2/rCcDCXIvxhT4+/B0VZJZxig1U+Sp39zX
BJDfnqn/LVmRrj1hcOOzk3MJUESgWUSlC2k2s+FFTmCCseKdcd1YDAqVUTAj8DBPn/mBzIAEfIHu
9gvneZZfFEojcCHGHDCnYEA/FgXmXpx8D3hRLil3H4khdyDOZLjgkkzrrUQ3/iTdvWZ8q48eviud
MxhOJN1PvRqjYWSoIummuFMeWSAS8Cc/rftHKk7dl3CkOdZ4sYXM3LL1CT800w5vyGFsSHtLhdSt
G8j5tKbSb5NTK3d6BwMlx17QZFlyqFddlo0ysR0nqsNkMlbR7Y4euEkh58dJLzGW0kiy5C2RGnTC
+V03KbAOO+Px7Cs2NwplyTn3wm0pVbZBq59CWsiMkCiAGzksbh6OJTSDXENGhnylh67OYzI7T/L2
z3gBeOmO2VYJfBxPwb1ozUqf8zgjgUcLPVeOEel48OvSF/731ALmtcJCDIRwPt9Cr8S4UduO9Q74
p4KRWMzZf2w/Ib1xHi0bCcCx9v96Mi+ZTZN7f1uFX1sTjdFCvW9TsC4AdyGR/5yiPBUPwVgpkCId
HODbq+PUDFob1QboZZ36uiuOkV3lkRZbuOYfcTfMFfRZ3/KEukbWAiLCn9hjZE+uTglZ8SwkibFG
1tzaA4yxhFraQEO6qRMFSJOh5HPYWiAwXQdInpfaT7Tzgjh79fPBBC9fgFGA9mJfopuAlVFTAs5E
E9f3DSBfertwirYIQ2+7LkYuLsKH5sOQxlOcIzXuzT8sP4JK42Oy010QdUUJEWRAR0FfQYoUwUgY
Qwhb0yD8eh1VWNFlLVIGO/bHpA1RAreFgYUpLG+hi1BxY7fsqk4LwVPU04cK+oKMdDgx/mAk1ALl
pwh6pn+QKzjaZg1ywFjiNeLnhzre7VAXUGnXQ5qFgjilQ4uzbAn+MFNagGWzC0XtLrAjdD0jt0AF
x+KlhJCotjsR/rlmps0Px5To/YI5hV4MseJHtBlWf7AcQrI3RGu3DVuOgSbRE8E9Eb/F0QPVs86N
58PKOeEBm7quRruyjbJtkyxaPzuCd/rk7LxeAZt5lZESepdAh1vHY5tA+4rXpKONjSFZ28IL1hkI
PwWWpYFdOkuZdT2mE02Gw+RXHmiCVvgvCNgEaUijOVokh6q9MqP9Icqe208DRyWkR5ptUBuS10WV
dvyL26L4PSXqHcWiKNL1ChQ/9Y6vBNUTQ4Af4lkGwkcawHHA0fsdZZV8cWwNhu+vfuiciNqPUm+/
VrXu1EkWXV/YIFPwL3D4/qPu9D+YOwo4E/BKQeGmFVOHSkxIzMrD9HeyfOi/BaZ5/HcF/ONYmRKk
1dyIPy1rkuFy21LLWbIH06YJ8nSaQx7nNneGIE6VrgxGCLnlNmCi1ezUYWTCefqS8tRrONxeiKT5
wpgHsM4/YMmgMkzBBBfp2kL9Ad9ds6gBqnrMU9cXy7me8gD6NQ7c+briT3dZP8OCMihvLTiSjFeF
mEw9IGuxpiAG5WJnqcXcSC7Y+H0s/dmDZwkXui5IcDTcahDphW6j+OyuTN8J8+GUwZJzQ+SfF4OP
I/0Myf0F5AVCkE+E8kJ0ZZx9NoPPMxKDUDVkN8xUJXtidQibHzu5ArtGLZfnse2igvBoGALrvrml
ixTuHU77xvInnND+IXQiDwJFhIfR30yDz1WvGr44rjAUZ5/m5TSjM0CX/AertFtbbkcUHQfog1fw
PCGVINi6sx3TsHrg4gqZnDnhxQ3aKRoKnbf3L1gcRBGrHyF07lYioc3DWPsFcROPTuRcWh7EhIwt
8Md7NuSn0sHUo3Yr3GGOIqhqdGnmHheMn2g4P5sNny6hC4S/8Ze7pwdJ1wuXtvpkW/7mmSe0C/2M
D3vMKTtOiBwHLUtJi3Re4n/nL9QPFZViAk5e3Ry6dG8X2QsZr7fKOsnEXaq8iPKtSKdupl3Wf2G/
gMCa/Om0UkLMDZZe3WQyEAKiXy86+yMtmnxuromV+E877OyBP4+FMMkqQVgQQSi557tUv1y7MSBT
iq1Wr6L5C/Yh+9dEWFiOmHJsrGjbC4sBSiDqGHOvB7jFYhHH7k5pnHUkP4XtvChxMlB6Segg7qFA
9H+48rYxsJOzxGJ1KZGm3nBv/zhkPUjMBoJAqmj+2BPz6e40FYiV2IDnZiz6RzCavLWPmW74pwFk
s8NLTLJaTxpn4W6GGRDkXy6O8iaNCFX55ztn/QB/69Xh26PzZeVc6+nJ5LhHtvL/FuMuv41fIiT8
08lEq1zQhZo0xEaKz5p6J4tO+T4BqN3RxzdrcFyqLKRtHBWD+pRkkDvicJ09RZCUvA3k9R/8sdxA
6M5d0yECz0uj3EMzchbWkHlnqTKCbs1X9j1BFgay9MAXikkIb+/wi9sB6TOicxvYu/sh692SfgG3
LpEGsL1MUqmrgUBJIwZuVNB+Xlw9fzOKQoCqxA6oUQhK6PeeQjv+fRqK0Ygy42Ao0/B3A3yRb0z7
1DGQDTTOPlt1HyuFnL6k1RndZs/nS0gXUgbf3GdTZpc1etPRuSLU/D3XBIFHxrTi12vxYBhvwYA+
06/6lMjqjqsLhc2B3MiqH22+fo4coQWLqXOc0BH9DK4KAoE7r6Ydg6wFKSMbJtDcfok7iwLxM1aj
70rEQrx5PGRLPSwb+knyfrCL/8vmo0LLDpnJp67sl6cJTjD2pl+WLHl/mfFuE10Ds7jILbVkym7N
jboAacthH9On+joJTFmmZtjowgnqIEaW7H++ZIuWl91OpS2m0NMnLPxSbUd2zTS2e9WFY+VVbSCy
4c03MkgEeylSdOOwfWpQ/C5bde+Dgm2Zjj7soBQzxpXvIOka1PJ/uHBd0Lforll1GGRheWiP8hkS
yzrnl1v4F1QkGPAeSwNswG+qNeYgZ9Rn9pH4T3/U/4pXBF1aWcvwu/1chq3f4R1Q6ttbRP6ia7zB
rM0CzIH0hPVgKXNyC4put4gIQb52pSclQAJhwqOfYIYd6ukIhrFT/k4rNTOKN3ovVT4I1zGdyKs6
E/jooA/18MEC2NMyVTMAwezvTViPQwwjtEgQdlsTWjtEGoTkGIjAevPfUKJAr96+D2WP/hxcHUSY
/Sgq+6flRCXVv5Y8Pn41Vqgz0Krrg/LJ7lC7jF81RuvOA/Mva4Dbccf7JRiNA2ZJLvt6ZT6zhOZF
ObSmK/j091+wE589vBECDuh52oXcuYqPTMx8bBgQggB4rcZ3ufwF6zGqh5x7mKiLz/uPABC+MM2w
gwNOgAMehAU48CZcUPHNMTDwp6kdOypt4LNzszJHTxE02ZP4vZ6M7pSUqbEwjSUqzTK4u6PQGxvG
2wEStAyWfUPOZpiarqtEdCw76sli03BSE5OaymRIoyEjFkryl8NKGKXSb72aiDsMxbMDmCsBBcoW
Bsh6pGsEYomMZJY72zqKU1/vh1Bs0l7IIAFv7mMUIc1NRtFfxp+dqbG1DRFKNd9iLFjyTOO/uJ69
BzUmvqgt0VbAXGOCONrfUuDC6/yPkK5SIg9L5X3jkpPhSYrIRQCba2KJRmlJ4GAoq5d9yd/JTIS3
z1OpxPQZRpZeT/yyiolBgue9yjLZE+a6sa1JxS/LF9I9ZLgmlMr8o9UKe0YFtreyli9lmu4dwIvv
fpG0kvoqqc3scd4/se2sBslng6ZumvEGi1U1xXsKMWKkwW2zxQOYo+A+WFrSTOWkfGsQwbN4Hq45
1iJ2ruvW0Kg0iuTR1nwR17GYbvWr4v0p7qXgcluE2pwP8uoidxc9VZ7kNxsWLKewyEtC37ijgn1j
Cw1iJAD2sw9cKA57I1ZwQO4CKbkk48WI5F2oru1oR7iFXqLDAGkpfmZwKW0Rl/nVyHPpaWujbflm
d1uSB/qH/pdS90ITCjkU5re2G/M74HCJJXB6LgSUBeVq8yOvQeZbN7UOPYtXlIlIrYWtBAlJhjO7
cc/2zI5MU2S0LqQbrs9guoMqXBpjjnvNgy6wqrMH/BFzRP+I/gCBe2mVQFySUToUTELtfJ8TCaUF
V6WMA3Q2PtZ6mscxyLzjVMU7kOWLqMG6ahSA9wF0W4hzgSzCkypPxlibxi+R7+4rfLaGFc2ySU1A
RtqRUQVKB/mzATqqA3UVW864u3vW17iUG3z1u6lqqtzPwU06NDonXUSy6xLskIv3BUggIzULbT9C
/+7I5o7j2hnUGkeE3WH6RXreYg8CnemOyr9UB+KWebqGe0E5XgLELRU51E1rgJdJ3LbHD/kRqCmp
25hOAsGB6pr+pUZdE7c/79H3MO/6UbwNq3JBa6YX+x8DINhAISeVFjRftUIrCBU2RPoRond1JItF
+Eb9ff7rxQnioEZU3joPBUO/5awfpN6suMvmxsxqlsA/n95AyKPs4TjeEGNAPvsO8T+z4CgjqwaA
eUW7iANEcE9uu4MU7STc77whxsmNNpo1xILwK3sqm/qARNeln11j43oQaXyhjg/q302HMn6nvrhO
WgyF2bSbXPwrZbCvEkptVBpMpWg0t5LJr1XY/iQOk0xdZ/TcCkd0ORrb+aDFODIYieiLBXnq7ED3
NTgptltv9hlRSxNZkHxenHSmgiqu8P4tS0nePUp6dLGOtoFPhiCtc8dutTC+1FKqDLsveNjV3oRX
KKZ20AdUd3rtYeuUV7sgbVUtG348sZYgHflzHwPE7dZ62dqXmBp0fxXB9aKZUwdlThBt8E8LAfUK
qLm4oWlf9cnWZhvBhfdOT5EvecdYQ5tfhltA9zZA1p10QbPnu9p4BBceeP2hoyfRemC6FvHu6c6I
8OfMgDg0M7H/OcA12bYUidGxYOtKn26wd38ViPjpMfeXwmJNPf6shdz3EePTZQd0Eg7SnkEaJYet
6Zcdka3Gf0xlDsvdsDiXENUSU47yrj0cV1JEJAFcKOYanec9tbgzrp+LtA5YdjyABfVnhyZMOXue
VKLG7Itk6xp9Rgj6MENDvSJgbdsioJxD6cP6jZQR43or06Nc1mNyVurBGueqQ/iklLOexVaSfLgM
npzstuQmdjGRwRB82cqzo4VTQ98veT+fqoRP42rq0Vir/CSEJ5oDJ2MWqxIOFC/VrZZhr4S0peFN
guRrkrOJ7zmf3Vkkwpo5+olUvktgSb6aK7ZCMfFR/EV2tj0uX3k60qQcb6MfHOEXE4y6WJd75RCq
Nsr2zh+GisJJaT7DQ+dNxfGcxHJXQS7aVVkG2XJrfacIvxfxWrCFXhxLUx2q4bv1/+F2la1pgr2d
L7Uwgj5NcgCiNrDCnNmvcoX3jfsrMWx3yefW6RtbdW3xWS9EbuYg046mJuusydcCWiAeYT5bhxam
DMzObNCxhYsp2IKzfyaF7nvx46Qq8HbA6Vyp+Zu1wKNbKM0r3WEnGbJfimAkTkeurdaWsv+Il60Q
2KUoac+dbBlbqqVDo3jcvaiTy0CPyBTFLu82yAbM5r5/oa0EToT2PUZH3qD5c8smbrvUV4SrVcW/
e/tVtogniSrjpmm0noriGBR3OjlvDe4KP5tN9czgwufUR/O614HXrY4p09EBUjMMH8fvIsKuWuqb
M27pn3VSeL64beqPgfoTPKh+Wh7CVZZXkSoaGiLDU4nLCm7pwwLsVIjYTZgn7TkWS6/75bIrt4UU
7NCLVzDNZf1AAnmWx4Fv3lFHR8MgFudTrxuSf8XXWmZGS8Ieb3VoCfwE1V79UndEE6KdqwbG/I5a
EADI7HfS6fNf0NQcSJwVByeVgJc0qQj1cyv2ndscQVDJc3f97E6wHa/4cpo9rCLPE///HY9F4M9o
X6QkcsR3gYpt0MMy+u+rlOP++O+9PCDWQIuBqX7kRFpqHZjHFoK4GWNWhXkW/+vvjwKtW0XG41Yg
OTJCvbInPXCzf9FaCyvHCZmyB4T8xFH7m2z49O13ecofdOwbDNC3JvVpWCO1h8jRP1hoqAvlLUvM
9+Wb/e/AJlNb19BRJu8uHuf0xcr2JLgN/OeujD/euLl08Dt4fo9Ypsg8TWDC7qExtfW55Hmvb2oH
/MBps70tph1QpPamWS7z/opdRLuPQV4ZsuZuJAYmUPeFXQQQfakDQSiwWmUWCt9/Z4rVmiA/wWYn
SHz52lsIgQA5PlAfMl14qnPIPEJkmWKpnCtuSrFqK3P4pX8Tc1wZLZGwdTF7UW4q5LhC3Uq6Mjst
aATNdZOvjnCDXTLZZHwEhXhlkC8RAqnJIlPL/CiZWuldnP5VwFBrIRhMiR5VXe/ytW29W8b5aDe3
3BZ1jR2DL7P4SzN7aozgfkeC1WvbNBleUqJwzdW+VX3VUNtf5zSCVCwkXQxONopBddn28XhzyCu+
ky6jGaqFTi33JHnnCTVmcAv3BWMso04pow98ukYdNhVervF4LxsvWJH1T3uVCsD/Tz4jPNgyZ8ZT
P8Jh/P1ATB0hxwXSuqiOIzgDVwv9gr0N7hbyfRgMhjihtNaxbp1JdR+odIRAQmK67wr3VUyq2a26
VdDwmnZIcxxM41FAbB90TQdV/cUkXGnfb7ZckvJTcd6hi6nZWr99O/umdZcMLGIvp4h4z117U/WV
2TjtTDGSvsY1i7Ryh46oZjfM5yqg1ts9d+PN2oyPJN24R0WGGzW4bbaq+eJrbFDXaEiWVxaukG5I
8kTdXuHWxnd8ClhqjIAT9qWJuZ5nXXxw1YjESJqzjPslVVADvSjHA7prePjsTO0lw6Wcm3M0YWa+
h62xJRcUZmKKTPM7mrG3nidyKIgHyUS9dkczDotP7AGTjvy5qrqbrIuC37mLRITQ9/5h9m08jxLi
cJymUVwcOVHojp5k0w0v/UvKuL0oavSV/AfZr+ZGhBiPEzLbFjn/UoiyVynUCD/OJac15PwSL9k9
3rbjM9a/6JqawuTj4Po8rmA+vpqSEKTevC3PKLPFaUpD33y799Sk37s6c9S9YY86DAiTvswzCegu
GtAfHEl1F1kd10IB6qrtpU1fYKlCkVG0lTIG4Z7SxrTmafQc0Yx4wE0UQMg2UcSCacSZsMkhQ1zg
yAKyj03+FBCQME13DaZaYegeA1Ao6BWv7znL7WtBAGPFrbFxeeFnzuZZ06+XhBevca48ss9PISvl
GpEmxGbtaUDzKBYHvUuk75WuGkapxNKk7UQQ1DzZIHmMiwMaxmv8CPekc07oEWPdkgDkptCfCwnj
uVcPFcXYzXDcYFgQuzdOsKpK8qNa7TOi2Y7PeokhX6287erKrHM/b8zldAj8BHxvE5OmN2aHz4lB
on3rD2uMR774nOl3lnfc3hjtPgKWxJCabrRIrfIOw3PQPqtuTDW22+zOuqRegtthxV3XWKvv+CL3
vCftiYLFiZdYI1gkB1KnFf7JLHNlj8/e+LL2t3ZqlyJgxRlNIH0bULtqrPErz5l+K2yIRjUP6bl/
QYW4JhX6ROgwcBx9y9TUS91veVZadi6B8q/iPYJB0Pa+91N1ITj4EIFfberzrQH0sjGRZ2PMmL92
CrcBdwJLwZhTht+j9G2/qJ/qpSgZ6X/g79p3TDbZZhGgKZSyl89ZgyH8rEGpYv+FB1l+GUV3k4n4
O8OUlhP/Lbub4+enmuW6lC9YmPdRsXp0lAvV/QJTKVRAFwXNCeycl3kF5HDotNlSUdD46HaEbkHY
xgOIC6tt9CwY84nRs5/ImaebmW+XUSGPRALuKnas+v9gt62FUgJOHJcWFnYStjQqjacZ/j/4gbzv
P+eZLX6i6W10s1eK0N25SHGz0rRzzwSWKUJOzeZniECk6+8gmFsf9neYCJpPDO9p5QmBEpva1Os9
67Bh48bvxdrvVuvFRC3QAeIbbfVwBbF3k7VJY30KyPuGSFipjvIPVa4eihqyWYAgbNaKgx1aPNl8
eRZmyhCPtAChGtJYmPwGy0und7WbqNCJVUbmrYS5DI+7NoBszlxN5BFrNFcWIRnu3mu771yKvRnn
GFP1e8J6AHNXx+rQHGOzYoJ1evaAEEFydggIDUVpVUfi4HLgIUPZW/3JIDHalT2X+lCqhIm/1Bxq
S1hYC4yIHuiomFWOoZUXf6Aw8IsLpejGw/1nkfWvddkvogtKdgsQGiuhUHdlwF3HsmcV5AXTrGhC
i/uR5qJrFeS4/DIei5FF2AuCkXPyqbaP4G/Wu739JxK9FvuUjggWmouzJz/eMSiQo24F2xrXNRbH
8SdqQBRWQFCYVXaoNhgBowGBsCWNwAaYdkseZYyj1feVEjLEsS+zKf96gvsWlSjYkd27bbyUyVJu
Ews9YqB0i84qDJMEuLmW/DWf/Qe3wwh7+TnFzIMgYxqmgeQCby3hnil/Z7INMHBN8WXOX5ZADqZB
UAE3OTynsUkuYIb97fthx1yEF2D0NQoV6yRa5wZbylK6V9RhWSnHcwvrbz6N7dcimNUbmyDK42X3
2qL+C/W6WEsNBuZe5hHvMwWu3XFszVwFZ6g7qQVEmyH5Ry/2L1H1VSjww6UxIrG0pQA1ANkDC7eM
iQqbIh8b2a7AXRXsULA3dTWEHvokkdW7Fs3OReK21Oz0fBCv9qzzZy8wBitboyoafikvD1/2jzA1
2Uo5TehxqTLqEsJBVUnYQLSyH85DM3+rVIndpBg4mLQWEq6TIwn65QpY1LZ7HF9wlKu9aUuH2fzD
hcxutiy/mE+Frjf7LYYwgKhFXIrkx3z4zMttjegn3Bb8r0HCYMfaSrLzZQF2utrBMfM/8KEJUV24
b9FJI+P6wsOOCdcjVqFuKjpwWg8uOWAZzcU6RGMVdidOHxRGjB8iAxT7yDHPLHGF4FKvN0NBrvzw
1ol+4lk7y4kL85y/GrLyqxkeTT1ItDbdITm+3fuEiSHIUWn4gdgqWnJG2rOKtfwb96s5J6YRvzIM
Axi8r6rXRZx1mO30QMzQF0QJJ0yIR6tlE4qDDWMEyU8r5S8l4oyRRV0V/Vwcw0s3XMzcMB/p4VTU
4utdx9I7sF1tmJxSY9p+IrEjNMtBP61Ikp42yYGLmigY/TjXOdiglrXvSjZsg1+arzSYNcHNKRs8
6ZKtZXCsW8EGs7IUeM6bD703ITWuHylFINlHuIFrzgGnW3grSZ6wsSfvZrN4ZlkeOhPwzrI9iOGI
Ku6Ut7g7a9xLYHvZE6HpFO8lyzVGyj/fFGq0Okvpq8lOUA5f56qSVC6alIReqQRGOQRaYJgXfLmm
M9okGeX/fYnHxFBYo/wuYAH+b4vw6Htrycl0qdF9U2TgYROYlekDdFXJUCFMEtUMkl0eq8KL2lO8
vSktfENxVhCYCymWvJ+efo4NCC2h87aND7jw5bidgHhjGkakvbMt2Hrf7CGnvOH6tqJdIUnHWcnj
ogtCjzsxvNYcqKoX5aaRL6So0y+7UUL5ReBwGrTvsz7MFhDn9qYFtLX5SJlne/TtXiLWTZezMokH
2zjBQvrn17LAKQoXGDgL8Ja9TnmQfHhv1X9HUucyxYAnguGTNmQU42AL5cBy3JIoUjxZVR4uuoS7
q6ZK3KKPDOFczkvs6qtemBm4j/qxoP4w9sJqxJqu6iJuPqU+RZKzC5Cx0sKogI6RCHppxdnBbtEb
RB7rKVgCsioeYGTkIG+sRR64lJo8TYZkCfQJmLfOiRLIxs2gdMLWbMMuuQ279XrMQB4g5sNa7rHj
mcYak62oiakFchyAUI8pY/E+Viy75lB4grmUvfvBQv+H42n6T2iAOsNsV7rHi84J0RzE+b0FHGyd
Jp3xHtbuNctFeATM2/N3yfgh3Pu8FvdgTI6Dc11ztP4/pV9366o7Nt0kod/Wb4LL3Pkr05w6Ho0W
ffjBCVDOuswxbaT3/KY+XsgOgmU+PQY0+8NwvqqgsdtOL9RM0fQoel/3IV5QefuvoQYDx4b2Y0QX
Xm1fncODqOyWZwT3FGHmdDhNMk+lgLb/9NLOMdbtzU8yyMChf+lBg1JUUjNTxO/5TP11ni2TVSxb
nn7U1Qe6tzZjBA+GDoKyYhO3H/rZfuio4KanZKoCSyYwiXmd2qeEmuhVg5IdbZuavAjRimMBprU8
rw4KPw+4/XPSawA8r+ILAvqsQlbvdUu29TSzW+aqispkc8Ix/8VppKqF+saL/vuZukpjzVAGOY7h
JnHAQaXn7n1nb9By/NgyrLpxKRxUOpeEz86/cXSkcOx5u8DVQkp2ng7G39cHbEDLLktU8OJZraQo
aeHIvXnUIHwE1WHhVJa8TgQNK0ZRgukI0Dgpll9WYv3qLR0eBQDZik1fBhFzAHqhZI2xhTwW3ZeK
W3vz9zZKfqgJpnQiOwGtRiIKND5QQV36YvZMTAHPcqPm8nCyAGginm3e/mylm45p34lbAz8lM3ss
jVUSHNhbpVAptgW69f5pXguToAxscJdoKxsw0QtSH7tripAEIrJ/GLApdMPWo1mXby7HPhtu7s3R
8IZ7b1UlhMEkuO+jx3I6/+bjpCe+Z3ezvfyj6yJ+bTFu6/1pE0oarFfp82pqgzRvF97N4Pou9aPq
F8M9QvhAEcY+6CSSussCu7OnMPsL4Rb05t9v/Jr9VO+2er0KzQGNxTgh5yIweNBpraywNzUms43+
Fo2GA18LmBnmMMSYQlI1Lla4jMDE+uS6vdH0U3U7HA22Y+Y+fFUXEBZvhgNmZx9f6Ca3uu28NFZG
g6mn3EBtgFY2G5grd8BW0QoOFOsUK+egcio90OHkqh5y9POCdjSdsS7JJpgj+lRxwD41LWWQBny7
xCkQ94T8oj2AKWEduClaWOsO/wCv4lSYbVQeBC1z2NOlj7jbV/LkrE0hEsy3PK+f96oGBGjkpBni
UUvkB2Vft8W9nEYtjEu6BZeVJfYZZYkXvqXFprunoEv6Kqxfw7CiK6WNyassEaavl8TmrRO1+8Ik
4oOD+zGJKKC9DNqS2Xau6jWY1aA1csdQ+xevk6FVtwtMdmXu0JXagm9en3IS4Sj0bMkXubMTMxNu
yoE8xOCj/0ojFrYSnfnsoKfL8OsI6l+2Y3bMQ0avXNSnUM6BABhROcvFAQ7klqAGUrUMZUKFHWKg
pTq0ELL5XOQbfLgDIMdyMHHH33XrxA0QsNy+EyklChjw1aod4K8MBeBaaxIzQgyHT3G4/urLDjlV
AFVPI6alwkS1m5ntz02j7P1vB8+bbfq9dTo1YUQ0tzZuoZx4tTp1ov+VrlJJBlbB6I8Xc6ziC66i
OIysY4Lu++oOcAWaHcZIpTkeyjaFwPNwL/R7qsyK+cLXegTT9rC/dQKfq0dOn2/III8Bghv6ZN5m
tquY+v+yW/79mgZNqxMXTVZ5uBzxDVv5h5bgdbA7zBEe79Uv/bOBNX9YlkfLgkQDurfcWh1gOig6
DricPu6ls0b34cIhmvQh24BSFrWCjJ+NrNdrq5OFR4zUgePIZv/jPDXKCtojH8Grc9EmlDln4glC
3JwtBpY5+6Iuu7w0bECkBQgeSlvDwyo8yFKBOvf1NCyaKYSUOQ1ecPFlMw0j4M/0seXow32mpAc+
hncq8JsblnKM9ZVyMpHEgKdSdnL2Kz7495mw0xpHXlImeKWYhnYj/q48wuGu87LFXT6ZWrNVI7hl
M/BoQuuJjBpT+BV4ejvWUEFt6GtOt2TnHB7aAcnhmKUfHa2IApaOoEy3OoPFqMoTgaVj/Zo4tPeX
X0zhS+DzAhhz9ssZzDUV4K71h3jRWTnSdco/gGZ+FdJCKErsbjS5PKavLwh7QyNcIthn4eA8e0Fh
CvcAagHs9mCU+ybrGbvcONaG/CsRM3VrrdiDiRcws5wA3wy5T6WTytJCD4f/jSYHGUgeqCNKs/jj
ge9tSOjbEIAazyBHnht3MDTfXmz81KUMewKhlz6nRBielkhfnFxEdj3CyQ9WqFznPfDTalGAO3vI
OBQonq3yG2tYZ26oGPsKug6u7kEZZXoxolLANecpV+gLgcZ59uvdYyr+QsAk4Lx64ihlcFPlDdxz
P00mzTDXT8yQmEtByLt5Ja8/e2NwtKHmjD1hxm+JW1kr0J+BCVseMXMv9d76JJltNp25cHEU7pAX
y244n+AH75+TqvfMPSX9UJKmQ2hQaX27GevmtvNTmVRJO4a7XEIuPqIJEVaPcXgDEUbMOZtUB5lC
+J+hWXq/OW+Y+f2CevV92WXmEYoj8kJ5OHxu2LDcqLv421CAzrdWpRAMve1KLOPwW1hwK92s/AmL
heZbyqP8b/N5Awl9xslMuG3blmwJ7/WDZZ3sSZGN10s8zltlaJEU6ZN2DSxvGg8oEa5OcGppoL+L
RrzqP09ngN2NAe4IN6oiKXhb2Z3XHBdSx1dWC20h86g4fjTbg/yoGHnoVRt4GUOrTk/TqbgAjD5z
Zgd6JJcVVvhKIqt8wNNfA3+Ke7BZvYFjgz8CBzDqjFZp0P70Xs6uTTLP5SnzN3N5tBC896yL99VY
3ebm9KVnidrgNcwdiF1A7Ga0+hcELxfUvAfWW+xxHaO5tLJ3Z8JrGbqFbqyEXV8npFnLCOEuNwY/
dNt0mhCODS0lqZZIohRLFWhrO4Tsx1Tn+aWSdI3+ob53gMiN864O3DLg8MKndN1oiwwwfFcpg7Du
te5aI8g7qC8eyXSfwVF/88jTcaC0fcQ1aZerQZbD0Ts/Mi47hKFIOWEMX0UmLF1bxHJVtMV0D6iI
9uvB6AmkCPB7z4xtxICzUlVeGB3Thm7yWBvpdR9QeHjPg/TuscSjyAfJd0Xjhv2YRHnVry4ClcAy
xg2xIJQMxynlQyELSi9ZbkvCQU65N2hFJALMPWlRJG0/2AfFQiALva59qhhS6ehM0TaHTkyd+Ok3
TTd3ypVWdVhjQfK1iAsmfy2lOxGVL8tGvsPE7xp8UWBEk8/LGFNKt7U9yTI+diRk0Izh3eELBm36
/3MtZ5IBSWw9PAIflb9B8XCTRRppBORAKYAweFUQa697XPvAJSEKrRcZDBZxqxu/RndBw407EbAJ
fsgaFgSM6t9+4S9srqPwfZO3NMz1ncO/u6kExi9PQzTU0ARm0qun5OF+T5gpJAxViQjEwJ8fyRLC
2B6KcP66eSv1YoTwlZGaqph59gSvQ765nS7y+6bD2zU2JTS1hMCZeb87JtbnB+7BnikUX8nYAkmE
BOuty5FPxx7n49N0QlzZJv0FNabOJB5ZEEdDpR5NLrOJq+xdaWaVK1xrX1xPr9VgnKnCEsHunrAC
fhu9tLn2X+PK9hFYwXTVq+YJ+RkXgG3VFmPhS0BGDp7hZvO27HyhETwlZmEJnH8SNP1mkXRf0kvx
X/I6JS7rjOclyRsPg+lf18k7sop5AjGsudkE0YFQ3Zk+tQe4Zvd5ZajOSZZiUlFa+kD1hxGguIEx
mqkm2GWTaLo7/mS4l13GKhYsZFW0UxjB2xzyEYt9zr+efj0lciTdWKnezOCb6eyj7GqT9PYgH/XQ
peKMG+3S+6GYPaHUiGzIhFxGaJJO48tQ8KLl8A5mLDTEI7/RV8iYUeYXBWTYxi0k9m3NYqedbP1M
CDGpopq+weftdcIugTjlaQJRS6ZJlpQv/Y5ydA38TMz54Grfpq7kZJMiGdxXPiZXxqXsAocJvYvM
2YcDj8gKH9PEJLeHjmiVc38VD6SZGDq8O8QbwdUGjhYKoqbume2IdjYewWWja/ZDxDROhUEGFXXJ
1aNsj8KYF8BBkQw4fC0KV9hM38gHNRx8M0NEj9yPcxphp4LmtCO3lG7QCbrGGmJgkRQo6myeRezL
MBqdvNW7JwUlcYl5DspKQ6W+AU92inuS4KiDOMIBc/soq2sEg11bxy82hMlzCLxPCzN+vjoJMzcZ
+OZCwurrwsZnSPPnmYfs+1SAWxFuZWedUnBNXF5JIuF9/itbtKK9qGeZxZVf1rFO9M3jmCY+Y+Ky
L+5XKNs3va4giV+dh7tG5TNjmrZyh0sfk7hhKEg4D5h3ucxarmAB9waDgfzWJ7w9OXINSXg+poVh
tjTU6o170HFfjLpmtDt9aHG7LZQgTR+Fu1BPN6hhvGT8x1Pe2M04zeLYPeVtXhUpqjYgoGBxbbS/
LwV0OGmCksZpPeuOSDRNgUJUIZZC95uoBXsUYCoviZne3xD1YFD8q28Leuzoys0QbqSLliSO46eg
X5l8GsIWaQrQv155sL4p+YUg736HW9KekauSoO+dABrn0/nZYZPcPZQVOWKmuqrcsroLvxklmr5j
QMNH0Z5HiooJtoUaXU4dO/tRxGBqrEVt0VIn+0CXEjcURyYLPfjCurLjdXGCjCagjR1/IfnjbRq8
JYaWVuDj60P6+VB/wYT6HLtGSSRQosfH8O2w9jXzcRNH6MREtcygPcDyAGdvhcDxTDECtBWuYmUJ
UT9idhyboup7/QpDYPtTZVwVcpm3xx8QVtv/jAAB64R9p2CQ2mQuueXa5LsSind1qVAViMrk97y8
dav/FAcbdBw8XmuA/v/6vvaPAHGFB+MxiBsn1Jg8lm0v3BgObWV+BawWR6tmQbvr7nJn8kAsw1ZW
3wPJobLJfO6aqWKWn7ijnCh/rUGgEHALRNnj5R8uSQFKZojcw8RU7PT+QlP2K/2QuOp4uupNZ9em
wB8WmA1BOiCM40tIl+bFfc4NB1bTH/kp/nAR+ciW5tgarv/Eb+kagEK4mYxFMr8U4O/3uG8zbbOC
ehAJ4Lzb5s1MI/lmoW8lMQyAAIlw4aTpGnrGM7MnHhKTKBx7DrHxa3GEuuieBTCkC3Us5KIE1w6m
A+KhfiEijISxE3609tfkxZ+9sdwkhg2sF5+lJSNrCc42LvZBZ8KPX8wfCEBxKBRANEhbU4tHjUBS
xVtaWfxRci/yUwSYTanJ+uE4fQUHYeJwB6v4dwZVw+RRgvWauiZ3xe+yaY0Dr309MhDSE24lwIeP
hT8DqG5xZXj/QQpNxw610fn0aSqRZ5eRPzY4MSFgM/J9Zz3TRr0YJfAdoJZPa9AqpETpXuz/M9km
BowbSQNmIMVeVeyKZpAVPYHH81n7jY9CX4f2F0e/s8fEGbqZCKLu8QmyKQ/rOkofFyucLsMxmQNW
Jfix4ZSjP8I19Eqncw0TWpVrjZo6Y8oFi41BEGB2TJCOoCnmlP4XQv2u6wwSJlGuoh6xOaAYLwUa
LSReSAytr7uCdVoe+ZCPPyWVIejqqDBaWSjOz9U2SD86zt0PJj50H/sV8TeVz+HAUH9uc1n/VazI
DAgtBgzxHKc/Kms2qU5G3wxHCAuKIWT/iN5eXY3IWg5tcql8GwhlhPPwItHR7wlsCSlsihT/gNas
WsLzTJ6lgVjswqFCqxPj8v2+/SKImI1WKlzvHmxNfIe3OKB4ck2p/UADgQbxkg7A8Zj0KxSg9hiZ
UYEfupSkdWkCSeo9lygxDiTXHNosjBc9y/4ysuiKow01nvZNpSsH+u7lCOUGpymD1N8YCZ78AyHd
VPX5dC23THicTlAQ33lGtsx0CVTa+JM6y2x6e6hAz7Z9SDmucmQPe+2WMqayiM0okyfc1wWGYr9w
xZWWYfzUfK5F4Q+78CAa38afC+h0kRbSCdybNAMvrAZ8w9Yyg58t1Aqo9DKNK24rRVu9yNdVHShT
JNcmXcnAz3nDABP58fhhNVgdKODllpzFKbOmVt38t/jHt53FOUI0R4kFwPdVgyEp7uvSa0zvnLpD
D5pKw2khvfbc8mJEIpVsEw7K9YjwOIBAlQOgRlv4eWaOOXloseDQs1kbVqq1ORQ8aM+F7p2f1ifz
/wBnb2rd4z46rOFPfmlj5EGAPar8nxWqTDqhKJgu7EuxNEVxCrF15OTCkdFizkalphdA9WVt4U32
CGNkporRxjClHLFXA3Gmc3bG5bEfOhfP3jX7Exllp7JNBMDbQBuoRmXINY9TruPjs5d1tprCxl9R
xrXqhGk99nd4gipCfY1DbID+HywZ+1ZsNVlcZSkookuSGEgR/CrNioX8PrzaIYNVs+blDaYWWk5b
IHHmne0f6tIFYunDRVtsubgSf13W7rx3XK05x42FLe9FOLP7yAQeRhW15bZe1BF88IjrhoxBUXH9
qAwzHnAOgqDfADi6Tzo9Z4exYuAQgprXp32ebo7ZhXqTXE5iR5yTd+zBOPrvejbstLVrL8GSF169
ivexjuGcmk51j1YFJj4/iEp09KbGcYFDQqNfe8Gm5yQMgdxJCMiHbYmoISGsAqb5UJOIwOpm5g2d
9tin8GGHPzWPZd3iXr8Q8++aiHs2D4MIkSuHb6BrAg1YZFdEFxWeg9HBl+Wmt19pwuuGO7nGTX10
D/sp+y8+BfBaD9vishJJmFmZFLCC+nbNXyTFn3PZLZt1/wMDtu4GKuzqarLDJYMCV+3U84mNF5Y8
wPITNDlf6DdUT7kVBmrMm+FTrZoSLUnQxAAOeusN811kOT8NuPjvb+uU00I1O8eb+geAmgAB19Ij
4h/u3yI+nivhCaaXfHYJCnD0t3QCOzmPAoaFN8nkXGmT8ytZO4A6FQ19q7RgCtKDKnohGkXT3eFY
pft8sSUQAk5AEoVgBxufl4Kg/+509AV9T4SUr8avZ/BT5KS0IQdctArDaVJnBb5RVWozN0V6PD++
v3kGQADCXDrJikBW/WXhLExYe+VcWVx7z/xVgM02hYs3fL1EYCN8cLnHO5MAoyaVjge/zvZzNAXR
An8bLgi/NCiRwg/OwRWy7VYkH78E1v6BehzxikVau4DtuCFK6sMkT/HO93YqWKZD6mtZBily62Wh
V+Kkiqpywt83dIMH4Bx46zMEvHMC7anOZOSXJunNDbNFylOW4JSHrKGKjV0LGuoHMK3DsS4YXjDr
0EMNxAokD8mqYQYFA9HWwA8Z54HSr6YbRwMkweIgi/uT5H3vwRXsiYYWrWmg3sqg/qspY9YO5PGG
5jiziEAd3A39hCrb+yjYD69UIvq6sct6rQf0Y4uScWfeFEP28D39R7wYI0lOCosuXeVBWZpvG5c0
Sibenhfyp3qA1lxpRE+Hv8rbTnxR5UUb8xQJyPxEYvs28RAU/ARXjh29NJrwNv48tLZWvUBKDmgI
s0dV16tLmpUlssdCbnXlrCi2Y5h3JdCLshgvncc54yCQJ33FiAt2hRQWxVYEkkYLlrqot8luexOO
wML4QZfqfmCh8R5bouvR7kLZZbsp+FGQdcksjs6XIB2M6rymSAv9fug8ROVhzmhxvKazI9F6Rhkb
Dzn4DpmrtOMAuILZ06Dd2qn1EjZZXzqNhATSrk8rYSVXvEVpv8kp7XVZ6qzppKOCtoomUDQsWyl2
IYvQ9QfkigC0gveKdR/sC7+3nzn+AYDgtGlpJj0Z0NYDk4cjKTOaM7+VBoSrGFbqTPQnSlxfoWqE
sxw7epItcodL7Q2BhKroX4DHHM6Y9JuafPFUYOi+SxwO/j0YkM+FNW6ovTxSU2oVGupLbsbERsQ2
lxAobp+A23Xty4TPQxfTl8s9LqUcw2L411mWO7qwRl/xBYho9pvFUOP4jGMvvuCpe9yAeftnQkSL
phArknRERQxX3EWRcMK114R1CTJNjP+q2LVK+gsEknOI9pijiwE46pCrPGdU3Qf5GcxFXd1cBxOt
E+nzA45FptnktfGXyz9U+VwpH60xt5h/wgOttUu84c4Io02D2Krp+YLyCpXIodWUb0UlyaY3cuGd
ulpDDtSH6jUN4U6zNn+ZozuK5FCcTllnP+9AvBg5e132OYlTCyZS/awvcU1xrG5hogT9/k2kvCM4
V82ezsBVZF/eq+V533YgCgJoyys1GIAzEwNkk7vN+6U4c4mHtwusHB0wVphdCL3ktwbR8gmkRfCv
g4UO5/zIkaPfg7PxStTLYxr4ifC9AEHLVWRRZAAdZPFZcDrv9Va2lWH0rWysQ5XbvndW3KUle4v3
FmSFoQFzlrcuFlItExSkNBPe3AyW7TGrwEaGwBgtPTpDXaoN9RcDuNwvxSXHTa6FKN33bNlivckZ
Hgh8b0Xw7LbyLSbqMumm/VYDYKnZ+i7fJuiOXQWj1cVcSPYXJGFk9bWEI7/y37C1XapyUJlruJcp
KD0SUdBoV6o0+widux7Ui8vbpRss15xs1PqBopF6DaNZ/bKY5XGdJgU3DTQCS3GNbtO0l7YtXzqp
GoDTzjgE/kHD4/TkamP91CE86WLGDOgysLXP28mTlMpRIeQH6Whc9c2OxeKJXr6ic+WLU5nrRhtu
m0bcV2NR/Ov2WROZxXRvKHBqntt3BfIOojyDswy3lCtG0nDb771rWxPpub9GFdUkWRcOvVOhumca
LPh9P7SV2QqszsRxM+OaYY02LBgm9Q8vGiS0AsHWGycUPA2n0Ums+WpVbrb3TnRid1mwL4fSSYNn
0g1ioN5t2+AKvDrfjZl917/URTCqK70AmkncX62uyeoczjF+KfInSA4llE6pTPet2uSrC+Jj+WUU
VEOMhGpl9sG0OKQgT+2UaiwFaVklVTH+F+4YBCBMeVv9fI87LGQp+OXY5boVRkyGPAUSmA7LxzEO
k2qIM+sAcKGJshJ5uwmyxTDzdcTpguLloAyB1xbx2FLYVyoQHqmDkbDxvBU/Uk3/cC8hLMzFwOZT
PTrl7PqwdYiCoQkb2SA7tMSikZSuZwXdeUhNlfa/LQeniJziD6+06MvyglcvLAnedVBr3Xs0oldf
jxVyVBIZuGKe6SN5dnYdfgd+d8Tj7zw8OouW9dIIVEi58Dcf2NNL2P8G+oKAnlf/9gf3A5lUSDmU
59Hm+A9Ulj2EtvMr0UUD0HggugL4vLgvNtjIpn2dfiFzkpUlWVrrYdI7DgafFdUNy79VqsM67IBs
GDY6PYt+GUSgfYdw1rXMxcT7sVxkwic1pId008nOcIl7yRZViv87RhlyPm0eQoPJUzYZkuQsTegJ
PeFQ5UZsrwYSBPSMPnUxioqiLUtNd4mRN77A3o3PmxIph0RdIFIitfmw6jO7QzqqXs9nX1Ia50t+
IsLuMeGy5PuqOyYHv54vtv/fByqeqGsV6mky5TaCn/xJuMG9VGa/iJr+Oew0OZLnjhYjmYOfu0BC
eAtA6Ak5+YvVs0xgEnwSTuIniGatPSSjU1Z5azPtx+S+wbHL4etPKJ9m5z7XSPoAwLA2W9K02zZC
KUSyJcj1Ja8bN3YoOqzstBaofHDOB2wdyTxezVlXVN/Ijuf1LFUMKZsyJtHfc+EbLVRyHxGmVPMc
+5JFXACg3GD/yCHuWcV2KPPcdGDn/CZ5ccadsAOKZK8gGz37on1NMVwrORFpJkLrM9djeqNaBKQB
vXF0MuMe3TXGGumDfHebiINWRJ6xW/LT+d9rLybfxHXKp6XHsE6hxh84LOvMiKkwfZzN+6/3FXT1
sTnl6e1bl2U9vluNGA8ZxYMBUdnXH0cHwHHK3zvI4PY+NNYCi4pqGKr4hfCuuacNwOzR3idbwS5N
D4RdBpmp3lg5hds+G86OTi9a3JSCmsxjH+oGzfRXVyKYzB+cA8lw4r+RPvNhddbOABvcqxJhQPBu
Uc45R5qLAdRt7jfpr5h61xKXEFRIyoPnhydsmWS1YHRn3NBtcdLTpl/80h+vv+5yTcNIH3LVLfeV
xZFwRaHgp6dMfYimOpC3oPnkR9Ama4E654niLkSgltdvkMn6/uhw88AvR2fxP5Rr7W6LmqOcvfk/
wrVduAMPqU5t0L99UNKtvIxOZOfJ1L1KnIGoCFblmAjbMLDIukUJOUBGDn37Ha8xhgAjjcFYThHt
noT6nV/tlDyE1zj9TcjdvN6nTV/kcngYFgtdgFILFHp6XKwhTw4UeRuV2MoOvzzg6tZz/miNN916
szfhAxhdG9GxpA44RAa6xR5j7TKV8ePQk67WFjWHuWpeor7f1VEpl8VUbiAhkO7Pi2nv4NyPySUk
bcRY3lSvqCOC6X/TlhGfISQWlSamYhW6SXTExEKYY8wMyWp5GbScSwRWdz2zSzobbyoMIuLC4PNZ
4iOffEtQdR7etNVphP7SgfPdoCRQ+XqeK+sLAZ/1CSZIfJ+AV57FTiYARPWBMPuRGKeW1ZKBPzDF
9j55mt8m32JqB8A4rTGVa7GKpwdkI2PaYgabjEfYkVXM0mT1Wu8focwg3sbbeQAuc0Dr+9U3t7BO
wbjRIytQXjiAEDcb4KqP6UEIVvbuYOSGKCZ6EKByTQPcuqhvmY1m7U4YCj+xQmWopanKX4lUVnNX
H/RMLhFwsI0mAo4/05h8UwlwTB86OGAYGYR5F3oqnQrq8dnInUkvCgbJm/OZGBES9xABMOHoAfxT
D64++HW5UB3e7RwRWsqSINj+BSc1kIUN0lpb/fQznDusqaTzJYxrZ2kfcAcl0Ri5Izk5hG+gUZzL
lClidiW3quvQsDucFPExxCPLSXlb4uCJ9JQzTY2rdeGQO7VWyW80xLudfpM0vaXfTSiUZuIyo6Mz
9zs8AtKdWKsHVYlvUsLM3qLRb/yrrueT6NQZ0Tpg7/nBWKMLYFwCoZO57wWku017fs2dZnG5f9BX
sG8sTvz3FdLtISo6bRgWgrjMjDyXVBJf8a7P2RRdId++RlrYebhaJtslu1uIpHqCdLmKeay9fRsM
RyN2uPQm7fHCNT3L/A+qToGCA4cooXh8cX6tYvjcQDERUbB8RojHgOfl0LVFB7RI+/47tSv5RBkT
w8C43GqNqqOTKldGw02yN2rF3ihkgNoIVFCKG7Kt/a37CV0nXbPlN3MlaGIltGK/Q5Oj0u421EtG
k8OkRAISLFES3YVwhH1GMXN4g+9hcF2kiYqQW42mJZMU5jm4vPBwWbaCMi1MbMhlOQVL3Kq+nR0S
9zxIvhFkuWX16BiAVyyCYYWFYfxSfqVG8g0Eh1+TaZlq6jG+9pinLzT20NAnPKIZGXBWQV6N2cpB
jpnYTK4+zcJEBnV116GkIDX6Nej7moxC13pI5hgHUSqGnPnwXLs+TJBKyq2n+GnKkhLNv0ypOLCF
nBLoDNv19KXeky3L2LUKOOAc9RImsg0POF+Z4GzLh907STqMBd63HQR5CRk7fXxIs5KAr/mHvnCK
C7Nmjdm9mU/ZhOpfz/9hN/n7qiVwfT2TbxFoOQOrlk8rrs84lb1Fkwwr397QszVFufNbMxvNGtyQ
Lv6X9gezgGRpvCsj8yXR8AUM8AlvZ8el3aK5ac7DdRMfr7kaTd6Jeba8CuWOLtU+ce6uQtwrRas3
6+OuZbts7i/ovHkZF1gWaMV4nufrKtxyPgiU/Dbf3sxJO7B1fYpMad1pmcl031gl+PLqQL0B4w9Q
fN3b4PmH4e0qfshIOuuo35vgl5tOhiMDeiqVa8OECXTM7jWCWEVlFsM3FFvq0hV9lASMuhnBaTnM
9F7aWTfOy9wFdO5TqS7dowE6r3KxaMC3m9CiZDpcYfB2djt5WKK7xlItoGc0tf5lfWzOg8mLkH0a
9C/w9kn/PF1BOm0zkuiZue8KUPAsw8wXB1/hWmMpskjbq/A91opHQgEWEmmX75mg9qry+vk8v0MB
sP/eluOWFC/Fv1cBNcYsH6evmyPla+29pzBWHk9z3jHOBWUKWuiAKh1nhvcpT72YQM9Dnh7eeyYG
s0Neu1JAw0mhC8QjeLAg44qtpKOjPJZGwaG1Rs16OBedkz/8/mJZySilfbHRpxb/RecFInu21D7E
ehXof//gEOTF0WtuR0yjiIXivAgUH1Pd4pqH/mhWSuU3nEYfuQ0oWTcgHVZxZbrA8Ix2kUr2U7Gi
wJKL17zVz7c2fAW1klr29HUFPI3nXgUrAhRqPf9gbDufimTqtkb1nS5S5JpV/LuwAIhUYePokWT4
ZVoF6GWE4MoceeKMALxlawsN7zIwxdzTeIiwcjshO3V3P6y9Prcbu3rPFPtooTOqOLTGXV7nyP5n
DuUPoQiksUsHvNcSZ+uSI/TxptiLkdyW/1mWZbceLHhZBZW2toqipZkdSWDCyEY3Vm/MjQTI5ySK
UGiqBqW/j0B2THK7u2gjelueM8JdLFqIJUarLpA0zg7KDbXYJN3oiYaJanAMkt9wJLkSy+/uTdVS
bJZtFjQ+ToTXDa8G0EeLmaONYhBU5ngwO1xrDjF6MtTVu4HrXOw8YZ6CrGN1tLc3lw1SmtimB0Lw
YjegCt3sS8OIr9VoT6UT1wP97TYFVqxDppncR+3cUjv+SX3xXz9PM0zmJfc0Qj4X5xIWqZJQFnwK
JuWEHANFc4iyZG1KKtP+9v6HwZjtJ8/cYjkVMEWiIUe4cvMlWFGvcOhvICBpPHYJjsnWNbq2umGN
vdw1xquh4JaSmzdnFiIt+MsAzCmwk5+TAGXO6G3bXAUQedKImAQpBuo31fsuSzLayiUpL7bSiDcv
mJdeQcX860hzRh60P5Bcy7NAZdt2iV5vfMw6U3Pfl3dQhwSRKlAboFqd4XP2W4uJzGKI+h6qXbdt
IjDeV08MQs9bauuFKnk1dCjMjCtWytxPZQlpM9SR+Hj4hoQ1mn+UVsjYHuBrUmJWnjpzzOIyLtnP
hXYqdfnnjTnWaCNQ9yj5PwziQ6D1DcvIcAKuWbgJtSYjl7pYLr/bEpKIA7tZX/O4tvFOQ5jCpy4Y
AS18mZs8SKJZU134XEzEwjY/BjagRpyeU7iGdzRYBrPgNw9UnTCjbuJRQ6kbSP1Spj3oMdSmFiSf
ZHBEGXyDeYvsJkNmHZzDNNeYFgMipTerKiNxisNprOXm6AudWrnIrFe1kLwkOQbZsGsPA5Yc2ZsU
gqr1KdSA63TyhgjJuhb0Y8zIadAyxW7uS49vve46C52Zx+RzZ3w5UaMbbg++yqnVMOK7/aU1wBRN
NIKj5kCet6aUWk1pUw8YZM61JcA38xSimVkB1a7F73qhpekzXj925/sfSb50RxLPZ2aquF+Uar7b
4DiHT2fs0GZ92pcI1/q5d6VAZ58PHvQSB0K6xnp4OAJ+Xy3d1FzZ0wqqh+AzCDoPOupyMPjzl/Sy
GzgzbY0ICrbqPFYftVNCQ3D6C7mHLFkRR/pboHSRqg3NLgSqthZWtvKhm5UueYljKfhjtF3Aitru
KH3Z/k1zW8qYLCWY5p/Joot/FbtNrdRX/aU6jNmW+acuGKRN4kcIgNsR5p54qkQnAFy3fRLywAsk
q8OS4Btn8u8fFfawuns4xxuLI/ZzSvb4eoEpzrx7dJGF2pSqjpZwIhSCJ/+sDZVf9gvf0NrbMAMD
U5lzP1h3owGzaBCiVOfy1W4Ee+vzrb4VY4oo8QBl32UL2uXGYHz6EuWpdQH95rtDin0Vdl3hJ5nt
8NiUHrjjwIfQY6Nq5a3KrdjsEuA4LrmoeLTDWQ/UUsz9E8unYOdXp7fG/EzgZ4N9DqDEVw8YTvbp
qbjScGNjUZx/u5Xw2o7L9fnSGkdKLq7+1+F15SaHtv80IgOQTmC2PLFk15uP9O4sLgv4y4i6Li2M
zTr0ds0g/lu0y32+VmfP43E6Atek0rowXeEcRwZc66T2F1I2WPoltJQQ7zj7CgahbJ/1voWUJnvg
z6l9a+7YwwF/m4OpWPxIIAQ+LBp2JNYfpnfZ0bYYE0aaC8ls/qZdildSjz3hFRZldUKsMkgc94Kj
PjJr1ZMPbYBSaj11ffq6wKD2myecoLXbYGT0oKNfaj7c0eGUkewJ6PeSggzZN2oEG5S3UnBj0U+U
GMA//0HuBK1RqqaofEG5grxnjrEQpN+8JMfrMLGocFxGUGRtIiYk+dPLhW1BgYOo3tqExjDmwIVe
SQ5gmIDn6XiB4YhFjgsFBlKY3MuBf6q26pw/zPzkwz7aKmLpp0Cx60zvcFTIZB9UAOogXwSQf7q9
IfJNFYDm9ZjlpAs0GgZppo8DuL1UKwzvmchOr72cSbKLNejXJC6pNXwQM5477EPYuQK4LduSxHM0
qE+g+JQajwzlO3j4zVTV5oVLr8PlBmySoKetXGH99/12JbBzeXmAv11kk9mJsdsujfXHG3wBJ7Sq
gd1Mb94xAdZk9H59gmoUFNehZwUOGVXzJKdLxRmhxvBAkSsiICYcGJaYAybNid1YqFHy331s7Swd
Sk7iqfTna5IBU5NLGC1fv9jvjHbsrVORjMAuYaDV7uD/3LQ8nooV+4cUD4KPILSFM4FlOtWPkVWJ
/Jv4oKNai001MHms/aU70CJQKXHsOHNuzSItg+/YhGdud0ZWkzTD/5Wb/K07ZQLASReG+ruShwYG
vOx4D6Tf8njvtBqRBmPr1vBSof7LRTtu9tGWg6H9d02Mhidiqi6WnIf8O+O/IwxrWPEJkEccpS1j
Hp2qzoOgqtzxdO0as4pJ0kKO76AZmguZtdU4dmcfjuTjEysLRsurZ5KnRJIgEAZ7h1tOkSbEv3u7
YQv6biP6aBt5YUmcuDt8haFrYz0ca+4K0So3jqUuyjg26Y3of4xmz/93Jzmqa/imgZWNFiDIJzlY
3XtOJXe3O+vfUmDRQHY50+SRieNab1EnRff4TPylkif3WgOycbE3BmYOlQtD2C3nIkmKTQUx7YCj
EhDJU/okMV1NWCvjPr6paPBqu1CD9cWg2C8z+NlPC2XOuBIai/8lfyeq8ZpZ5hM/cV6X0PYTuaBb
s+dntxU3u6ku2SgH9U8YqUmVCvzDGczB98snMXABF9mbH407oSlaH431GYg2e4qOu8DAQU2+IGV7
w9Aj3MP/xJh1zHi4AWV4/mThZpqPQkoqhftCiBAf2iD+2NElSviFOlH4rHAGPdgR3liwImK677SR
FaHW7EP1IHwqySPaJzubOeQPMwXP1wOTfAkTFleZtXkCMWP6QI1qqgSB//tE6jDur46fkl9SrxPT
e6fAL7pjCdUd4cRZc3GfohS7bjCBo1UFBi+VkNOGWSkMnknhIXJ3lqPbFIpVi6yy1IASd8Qz+3No
SJ0X/M6ALSRjlKcYpqWNZLEh0CWg+xwooLAG8/kQNiMFT24e+Dd63GVFe2zjIJFzzpBaK5ji5Z3R
98kuaPQKBxFDEHnGfx5AJlmj5eV07yaS8YMY/H/DTj9KeTcVDacBOf5Dxg/mBUPd8Au5jhZ7djqy
dPYZcaLJlUBoh7r0goj1xtzfZS8Fge+J7nWeKFWh8mvMIV27I1LOPpiIY5hX7GMd1YTNKxNGemn+
qlS4hhN0xn2gDPbndewUw5J6AsUu3LMXqzJujtyeb5tnluU8DDdwbEfqFTb2US7D0j1My2acAJJx
k2U8Y0+1f0LsMPP8rAtjssuX0jUClTBrbRuMuzxGGzckH9OCrU5R9+bHr/MAmrJpWhLR9n+NYYNA
/bft+hULWY1kzht378OpQ5N3UiiCpq0tvCeB6d3hoHqCvy0qZ0MfVDEWbjXWzrJxxR3hzC0LU7xR
HMtim/LbzUpCMISOAXYHlDpKZPKfth1FVE2NaT57oqmPuGQSo5LJ2gdR6NOZMFXqFnA+MGekAm4X
a7xNlaB5nF0Gz7WN6U6POAZQ7RRSAq1zhnGHHsaaEoN+4+dB9rYN+yoe+tQ+gBwX7t5yKcPR4H8o
UuWZSLU3vKXHXTXKj6YNdohiqpPAPVQdYZQHcdbaPYbjYblNHGAnOGY+dRuXSfyV4jcCwCjwvewg
Z1ChnV8PudNeglZnyaQE7ZgiX2pw8kZLU4l62fhM2fOHvDmWdjU5q+y/2HpjS2PONWm+VAHPNyW1
mA4Etjh2Nyjyr4ZbJr+0KbayTnAO3333+9yqmWfkXrCkx7BkrsqjwTY8c8O3CNjcxkdUi7dMcZa5
auGFPxsDEHhmW5ntH2RBVcuTuvy+Q4xJVzQ8/LYa5nbJpZq2Dnq024TlyXlqnvW9kJPmYj6RzsH4
Y5aw53Za446svsrhkEcNP+jWhqDxfPevBlIu0ytWwg/Jq0xs8LJjqia9mUrEYP4DI88i6/Ymfrk3
ka6auOQjnYpVHVHUxqv7TZ/P7P4hqoRDoCIyBwLPXY99HqR9FXDeRWyzWp1xK/2PgPI2AtmZ6XEq
W6XjEY7BKGvcy+tp3LOxTLiaWO7uedSYBRP6FkfdZMmMVdZMq00yr1c/tErUF+KCNhRAVYkr4F9s
2E1rUNZTr/PT3Gq8tkelQPT7mxOFNDoJJnC4L8Tc/8W7U49EKnW+qDf5x7zef5/SaR2YdmwWNs/G
pkKP8KS2LWTFjlTTc8K4gPLjtjcrRSxoR0QsNk2NwiSIYsIpQ7De7SylstZp96kNwBkBFr2i3ugs
yyzwfJypyRuC9v4vbVAbqkhhecMUgcGHztyA/gMs+YnpcCXmR/BasG43tEJr5wrwHqgCR05vxtRA
zEBG+1TJbh3FNOKHuOWiwYGOcdrP+FHDhOQ/3p3Z8yJtZ10p2mJGgBGgd98Qp1O30UuFlVVfVMEn
lWppzMKAg97lyUBavEcaOzKUT47OdrB+Pwj5MNadQXhffy7zCJ9jjGlWJ/xJY8b1iNtj4542tc30
ElL6pSnNiY/xmWivUz9/jPEOp6I98Wia5QyoAN4H+njmabchdEsCNfCVhB7GF/FDn1x32pY1Dwx6
FVKCdMEs1yy4ljHnAQuw1J8ja0qY8rAbTGkQF8FDvsUDJ18l7qykjVMSKiK1N3FCPJvQ20E/Jb4o
5ru+ep5b030OtnHFIDW5ldSHnzB3HnbknuNRay5giN1uGESawqVf6Ud7287o/v0FsexNAbqTDYgS
MW44l+MUpqfzpEfmycLLrc+Xx0ms3/JpAw1PiUDRRnNtu6OMlFuh7/qRHGFGx6IC5Q0zLU9DbIVr
RM81HqWHJVFekyYxT7BvxWTQ5turFAOhlvOcNdmmvZKJb0vsCaBnL9DdUxY3Itppo8+mxyZwQmRM
xYCgPfcIzG9HsLsTEIhLl6LRYsXMljwhXDLYLddU0XKk5LGqKKMfdHkA3KqWcj2OMHWDaSZYOkSP
1JIXge4PLhOEoc/WIQpuN4v48LVnYlBV1djfTBY8VYIF5JJKNTKFhUx7/XZ5FcwwMeJONv1sv9KP
fvOQkFhrQepXCfOzaexDUnXf4XAjY8ekfHPNlx9aigPvUe7S7b5ZxpzfBIO2WBJY8wzFjjO6qdLP
u+iV4YM7m1WUlL9jtKc7lgwP5vlGyT/Do58WoaYi7uUCARKl6SrjzuQW8vHbYLzgkuGBvdAtYfT2
+oBOl6kx3yXetncwYeKTSJO2/InGuDo969cq/fKhXl6tEkjP9unt3fHxUW7jGLUikneioc1kXtQ0
e+t1lmNecFbYnaB2ME16TfZGYufOtmf+U3uUB0CXDDxhLQ35xKqAen7gCmWn2CbKakMbK7Dd6p+j
BuknnZbKRHdZ0tLQlhRr240vEwJ1xFsfJtBgDxXaO3DfmYlxE/OlEa7UmYbZPq1OnZnBuJRlYDv9
oxK1qPxJyS1qSZJT/xdQfn3SxXr6iRyEorIOJN9TcsGgNb1Js3Ov15Uyd11A7TzHVYbEe79fuiIt
ggxH4sWKQP1yiZnkBpyC58mPFaYGgGpTjScBJHojolpfubhCnsg4oa/7nuT/niSykrFZae6sQPuI
z88OhPiv4zgHEHKuZ0sEjVbkpXkPodCj56QsxYk5pC4eE0YNHSkpy7rWyLDTdM0RRSI0nnlkRAqC
nEesp1mF7GSUV8GOYIRLW4peQhj90pPd10cXkXzSmADktTJrSyoICjEHgiRzU3OFYYk6F88Qmgi7
X7RHHgyXoF2mAg1CDcjcT2se8qpScVolvPfSF9Di5BK+bsPrayMdKk+ddVNGG9BihAdxqcae7/nX
E5vJE4cLVrOj4hVn1xBx0cz1Fk8JL4rwrMWXni20YFmDvmPFmin80715Osolj0E5Fp1CovA4Uk4D
Mi7zNVot8g8SOrDOBopRtmjpilDrPPLezHiPiWuAvuAu7hb8ZvpsUrjp5DbYVqeTqY9aIQVs1FtO
htUHHcV+ckPYiZ4jZdnoH9GGTNs05o4u1QRsLYASyRmj+zlPpNySIW7g452d5AemRTvi30m27M9V
vHD4t/dxXveYovTTbD15LDOj9uRn1SxeRKUKDLUM4gBxyKALMs655pH8dsp9n2QvlO3wiuxjQ5J+
lHyt7PxOPeivn5ROvVpoYAAA8CjB6ReJKow0CG+6OVFp5A1qxi7NMGSAwZRo+CvvqbJA9wqMqLGu
Z2tJAFui6FTm5xD1MsSROou99iuUbnncz601GbePJHYVz9jslYkaegd9jNqtYJU9Cl1UHcIoD61Y
GVt330AW2h3jAvYoge1HMygD/AL2e+GAEEiniyci13R4Yx995aY7t0Nuy/W9XdXrkHHbOgiMW1GF
k9DStSqbupADQ+EjfrFXFcTCEmZSl5Tdw58yTmbn4KbOu9NHPirMEyNXKAVJSGyph2kBbMOmmcsZ
FsXdfMXF6IB9+P/Bo/Rmm1KGNAuTUswUyFvyfrMfAZQIJKfVJDM1HqsepSPVNnyPIfJ4MloEbBzZ
gx8Jt4ZTupOUeO/2vXbYZAeYSN3lJqf9e79zJTDPCxdIjMewYRbRo7Nf231YYYbkiElOpdHbN8os
ttotg8muYbnnmU1Z4Ik85JGtFD+sNVHA6+Furmhsw0gKC6bQl5UcJeBOaCfsrVM6XgHmn3+uB5Wm
gZrjPtbNe9kR8QZnWfiktxE3Vw8pNO4O4EYicV15XdpQ+WH3jqbk30pFYmyDaFveL7CyKSq1vyGN
gVX2EGShVb2+LU4Ygx3xjgm8qSn1Idc7LOM7h6peqxbkcApUhO+kvfgzAHKuYO9pbrxbjYcQ8aSU
omra8JXOMAAJmNTC+t+1cljx4qaC3AOmLvxpcQ22SnomHuubAVcTsCY3xRlvpTv4CavaGifOhtRe
rK0bXmxXhVcxs2ZlqskpkPyqMKY79SiOb52dP25c9XvlUHLZI6bZ+wvyQVQmXCe9RH5xUlTiHKPT
6y1eE0U6bttPLJCga2fwBeGZ8UMZwfdByrk2/VYynnSFFIpTIyFfR4zyicmuJQqnsSDQvhjVf8dH
jo7ew7KWVz03OraiprfM4xOv+bNc5wMKMmr7G89q4UVGCm+jzqjTdbv7UY1CAKhXpSIx0zoCPrPL
MgzThSFDWWSLpmw31fuUdGTVl7qhdehmCsw+2sLKdPNFg4FRiVWbXTTggqbjc0XUwpTrGh8cVZro
CBiG3lhCYMi/PGqMhwbT0Ckb0Wxr64POQWgNouIB0rQCYdGAV3mp6RVsN3rrMVdmwhIb5U89pjr7
d8GT80tIBYm5cmgB7zBpjkc05GZDedWTLjVkupZFe3GNrgYdxX8UXnLWokzPy8q/9K18edP+tWwl
k4fYxYXnM2HBwyAHt20VDPnoVTG2/Kha8iiNaLNAB41NTi/YycUMfVlWLca7AuDosOrekalVVebF
dcC3liQZH7UIrkGc5e6Sc/vpp8mAB2ezOq0UpvIi5cmQ6IpsbJV2dIgYnePPTwrdgAsR4pgrnbs2
+AId02kylXgfZSfbWFCW9o/eqfg29I/P+tQ3GT0oaPk2NO//FI7AkAD4E1PUhbwzCDaw+41bJMmL
HPGDxMNOpggyAX11fUAtu9k26dNGB/PNMHdE1uBxmOwBk4I9LQxK4I3CJKb5UB4SkYpjA6fFlLjh
BLmtDfOu6TyyPG/Wzi+vM0zGTcXrb+SKG6hLJCYyJcy/ySMJwVNFHF4Fp511ukdKIUoKT5B3Yjje
AZUHU3t5xY6jlfZBwoUeqFDQ6mhnlf+BuSRIzIGm15lxPnwB4qodS3M6e4vA/7Jat9n9vdYhUadt
FPEV9s5sN/RzXnBj4sG9JKU/R/dmwobHffOTAktW6/b4fIMqLSmE/xTSF+ew3/AJk4bfMePj17d7
sU5baEDxFsDNCZ+KqU3hmRjIsAR6kW0r4OoEfkGItibVWlC3WAipBLe6jK/FF/t83kbDDCTo6BnT
ODJYV1AvEDafYU70D3t8Q37q61IbwX8Oj0tESrHgH6p/X02mkaK63IEL8RDJPbO+6EGO0o+A6QTU
aK6tas5az2Vi7qNkRfm6w9kSxgA84S0GHiyhakaNJe3doQ23kKLFcR4/UzHYX9RfM2De65IXEgP7
VL4uaniGWr30knphnKHAyGszRWymLK3LgtYu1GsWbYU+6isg+E9AlkEMZ/gwXCdgnDB3PiawOsEU
O4IAWoT5uEAqIFI4OGXGVMxuJdWzVYYMIQM8+omIskobgzIJeEblcQbqcEIAILK8GHjgta97sw50
mTuQ9ldOO7juTT1JbnVpxlD3epI85MqIRgLlSg/gMa9xKNCO5M/uh/M7rGKMIi20cbCxeZBq2UVX
w2OnA6mEqsHAG5Zcbdio/hcMSzZOTTj3K7q3ISDdVb7HV7cTRtXTLjxQHuhAYp2I9A0dYjH1+UC7
FtojrAvY5pOa4iEka5iHW4i2G9nicx8BV1KsJnf76lOqkhsjTbv7TgR6ZE3fG+aLz3eoqW4KSeo+
aIe1+Tep1Pl1FojxJQCh7sAdryY9WuijvVVo6fbSm4pcgq/hRfGr7AXSYrbCMKmwNuKYUc416vFJ
2Tkolss4FJ4yBfIc4mGGHs0Rvnda9PCuoDMx40vtZrcOOlzRmt85UiykZQl0dj4bpPCyZgVXy7cd
rBPct2346/R/VWpxS+Vb2Iutnu0gDDhm1PwfJya5MWGHITIbOVzbe4YMY6B5rO1VPtnfIskZGR/m
G3qx8Yr9m1+PnI4y/Z0dxtJP+BFYQsUSLm4u5kMEKyldCGAeQwt68jrz3reuiOwrMil6s6YHH7wL
Rl8f0WD2glTvvnR/3eIfeRJCjfy/om4UQDBEstZIphQPqUP09snBwEbWrLxX/yJaAKOxC4roXHmW
BKsV87YjJ2RdJD61IcWHW5KzRYLVxV+TYlnD9K34Dy5wXZrfbv82ealZjVgZcZupIf4kxmdftNqd
BnDDGeVt76uJcqlEHXoVLsI0ccuSGCCied/LnrhugyXl4CXOleJOFCTsdjzFpiuZjYkuQJT0ncl8
HBVR32I6ef2+Gp9oNNI0FPBTvhpRyogrfKUjXe2P/vxswrACItPZzjCjUOy7MRSzb/jEZfXmGqlB
dLHJXT10g9LNjCw0Dz7GAh3XJ8YvHkOTltYvFL8TAxu90ytcawoLivcUOJuCHFksLrmwNPAxCbqa
HRynKfQ5Qk1EcafnOTGwnVa6KGPJuVBlU6cNt6OoxT9LJiBiFeu9hK1aR6vXOIK5/GZtN6t1Sk97
5+S6QRuwf0ElnVFOdPyVYlHyWWQtSPr75DThKcLcQ32JCWVpXxXya9isbYnGzCkre0bpE0sZV1rx
Bx6Sh8chCC53aPCh6ssik1bjwzy+QOmD2hVGWyS3n+q5ArLHpdAQx8MzIRmogpVW7BavaML3xskT
lmUvnnt7zNWmJrLtLTt7BskDUNJM4KMIzN9G/UU02kgOzIgNsPUoatp9Ook+sKnLLCYedIQr1H4o
nsn70LcL/FtGCNpVZuVey8g2owtbDiGNlMMm3lXXugOFyllOflV6Fa76/C0Vl87y1rD1Joff2lFS
llov0609jn3ewGHfeSIK+m3aDHMAuaZu8fh8Bc07KNLH6vfLE77p51+u/4ussGaqM+jK3BrsaH+Y
YKMV7rEByUYlHi21bfdH58HFRT8tWw/C6kgk+OKGT3q+3EHGtHySBxgEDsTQxdJQjcplfcIgyEmm
SBENvyOvq+bEpPYGFJi4ieslWHsR3vZ4ZlJFLPqoq8wkzb8ls8HPWll65n16/Pyy4KJTCVmzn/eI
eNQPH94U9WaSfz7tf1vG8y7tSe9xzhy8f2b3Xx69oAKrcXhuBnCerBM6o6kwv/hBsX7oEsNlgtjg
p6Gkq7LoK99jmSmL+oNAIxLBUPINMhiQOjFzmEsDDQtjkth+KmZWGmYgmwaZVhS1mnJh4BGSsoJF
8I+X5K1iK0y+Eop49vH37QjSM7oZJejYVYugO79BEYhfOCCHou8+YhJSnwMjyRl9xpNmD+XF63o+
2DB+qysmanoLF1KdhzqQcOAIRexfzOdku+75BDdcvovykKBcHkxvRO5LL3L5/tFbal3WfwZyZkkl
oDRewoQDFrSsOpk+Fhmy22PrebMnnoWvWIWSo7b4+e6Ix0/Q9mIFqcMGK33ZOn2p0yIqExmuKYTF
6q3gnPfvx+VJa05FDRuA1YFQSfXBKb6r7sHKHwoA558nbjXZtoJ1SxnbBqjil83C6UzMpFztvYwO
YkYUlJXze1wvI2sQutz4R2PQHxwt3BnV5kT37QlGtIII332uo/J8d4ifQdGY0SfKJYtLXy1m+BXr
zhscchm8cYbadb3fjPmszFWU9eIMpdiLy7nOgGXb8q/pmdC/D1lAASGM3FbrM6RMNnx0bIeZ9DBl
EZC7dx8Y9vuesp+RBRaozi06taZ2ffe5tRqrNungthpYj2o2xy/m5+ez1tPe8aXWHqIn81kXl04F
LsATFzHyuxr6bFPbP6xZnQrYUkFGdnly8ETHs7yIM9tRqFOb/F1eoPxeBbhUiNjJF10EqZ8lRsFs
8k9JcTJnzXaRvUEWatMc3FgTpApMczPHRqewqac6uyLcW0A1TssBvI9nl4x+6sKI1hlIoVoBU2z+
bojLRUKHKV4elcK31h/4AiGMWQ/20pumN3VunpWZ1Nr22lL2Ci0m/M6oJPW9pXYcjTpqVbgv8jQH
awwX3B7T3blvi+C16My/iKejZPmiHasqAIqaeusgKeKZ3CDZk4dgflE29FzbHqdlyN2WXKhxfRmd
8Al4kDvM2/L18BuIARv3UNrwlo7t0RvAzlzviU/NhFD4viKntzbrrD/q3esMPbxCH0OtU7+OXjpP
VPNm/xxmIOymnlfjBImrvjw4ZztXz6movh3RGpwDELpCkaSeCwqUpqDECxz3oEZX6n8ZuMT3ZVYV
rme4FwXz/FHRmxLZm7vdtlCJEr6/cw975Z1xItAg0BScRNMc3Uy/32cLP2o7zYBnvtCjD9Lp5A2+
KLQwD1LryveukotF3fEjj+7iJISyfkfc3qjiFx8R7cxtV2sl/cak2z3X2dfZ4Bq8/Mqe0tK0nSv6
neAXdvSIDi8ZIcIBhd07oJkdhYvziY5jMakaCPoJXmJznE1BoNhoAHa8oDSFx7glCzXWnKJgM3Nz
5jDoFrVv16SBFTjBnk/5i1pz5WS44oMPS30xIyrSJq7teoR08xP8gMXSbzt9FMWs3NMyJo2mXtyJ
E4xhVI9je+pht6vuvPSnDO71vcXGel8HMokrwWHVJO+JVKyEYrX2m1d9HkhHLzOc0M/D7o9Hh5nW
DoevM08XUGAwbGp9sEYy56QQIOKGUZzmdCUWgLrQHNn5l0RWDidycO2x3U3PirY3GV8PEf+SOXif
x1f6wIEVdBhGC/DZo+jzJ0jrF66L1L3kgS2ZWspcDfBQl9k1zbFQdfeCRw60EK3/SBYT8QmyNT4X
dQHMG3IXPVXyjKdq9Sl9QvTfEs/VobFLv912nGuzCzrLNoitXOz2JGKEZRqhXfstVhlNNlDn920h
UWkwmssTc0O+ja8vNl0dS4kt6s+q2O6s5B+7eT9+s+JnDFJK/TckFMwy2r4VxvlteUa4YqhdOyqH
AaWp0XJ9NYho5uNz37H6o6OrgG+bptMr2J08tmMJebMiIdGYuB5uqcbcqBaLzVLMvWdrJQqFfTNU
CuO87+d2Ijsqdg2zPzq+jaDXfgkMRwAE8Ser1rXmjplc1jJuV6pbAMBlz7GLtQM3pFrOpLYsDfrS
c7nLmc7xGCSifqWfpxXpnoilKQy8axvX6CP6FPekHzKbs+cde/a9AQmZtMSf86UWAGyKOreFuGjJ
75HpbQTEFw3yMdFOxtQuceBKKBwMssK+UnC8FEa+2mebfaGsWZMtBsfn5c8P0DkOdlKefLrnjQQm
AaEN5NiRAuEI77Ar49Qxq9Y3XV4E5+pfKzo2oDQ3/xsnGuF8h8Mmh1bV9hT//+rmS54tgI0ZOGtD
fU7eWe5IlRBtqOSFzPUpHudh2NpdCo5XxqrKvZlgH+o0otG+H+PUD0ycsD8R/ziIre+fnlmq4Rzj
1WmaYUKfi4Ad75bogKVUoOCBa09WW5xjbnSG1qpvdIph+KR+whwM/xUpNyaDaokd0moXvKvlYjko
3wHPnwK1jvRv2S2olzctUVlN4tBb//xq85Ow4/b92TThnyTL2xJ2nZV4qqiXT8E407GkkbwwNcVU
ZQ42jKGMt6dMrQp+Sn+ZJgi8Ig5WxKESmdFDx33fuVwVEOkfu4Kp0WYSFutXOuxMV49ZbfwQy7pU
O1E+UF51LujW2Qtrz1HDUKNqbC9pBF88RNY4a4YqD/y+/go1ZWZS3xt7K9yhp3iDGFvdJVgjeGKo
dU49NXi98JWhJLsmqO9zBxemMDjQK27MhjY1qR1IWA2QLq//xQ8S2Nx2n+iqeZ2kU7QUfYJ24a+Q
WoQk3vseklkkDnc7FHD5X+fPxEDoP0xrgi1hDmFaaJmzNW370rMbFDFdr6IbCVV15+IWMrNJBG6A
y1ZCgMyTSe+j2yMOF5+8zVFCsD0C9abA5ZiNPRb5o7s3QiAwxJlqxS9AOqMyCpeeAlogxpuA6C7L
FDcTlkycj/aq2qA5fbr3pixyM7sMk2SWS3hI/SOoRkSoxyT1D/Pnr8eilKjTWrSTbBSz0gYvMIH0
u5FUqEyUa3It9TWdl2GzqcZIoTggepruByVumz0He6eZNEU3yRX0hm8pMHGmdcSrA6P9YtJfsh2N
Yo1VWVa4yET4wDZKbp6dzrO358PidXCAiI3z578QEwL7ptH9AQnqQFEEARZEZa8J44eBBIhVyh1C
zqJy8829b8Ws8UkyGu/iLFEPs/8dRCVcriQ3z0sp40GZ1fs8C/hjiwjncsYIMiOY93lgmlHxmnjq
2rgdjrxXSR5qc/82DggqwPpWcnKjUVgktwFqTOUMhGIoQUsHYp6acF5Ko4snp6C7+HmSqjtbfzlK
+OBc+SMfguWqmjSXA7aTtO8QWs2kfkkdEq60dkKD7+0RUCN2an4TPHUHCpDERX/hQNWL+B4CV+w6
Fyhh4iXVD41nFLJxCTTM2sgxbuwR5zbG4sScHAyE7KEMiPvzQ8lhNJCUTWzMdUPgBrwL5GIfr13h
gvq3RlR5sGo5r83d+AjVQWB6rbGL8HmIIl/+tGXSLXb+9EQcOUazNOw9aY1gMJOTdvaYK5IFm6VX
8rcHqlzMwbrB5RT5A9zUN7wuBL4bQIazaNQGsF7//W37QR7TG1kxES40saY6yQd50+6hMv+uTTKH
rUFYgP2oXlG7dyR7jM6ilBED6VrtVG/cd3+7KpirxCvVkGX1DrEloRzd9TpgGIfd9rj9Yicu4+cx
zCaYU4Um3P5zvqF3DiJGusITFDxs5GQh8WLGUy9iyOq3Ewg/mC4EQy32wdu60+PWmiDFCsQHtxV/
DHEdaQ+PMqKR0pS6gFZ5FYPSoWVOxVs4MjCpw8+4RYoxoG5ySLeiPzVthHcUF7GeSHE+tYSPX2gr
uapFP8iy62vUQeQ1Ue9KzoGTePwYFEd2NGs6Olz4MBTyJoVn5ebkNNeGLdRDNHYK/jKP1PQm0wyQ
StPnd+9FMPh+Xh9Ehfe7x8DfZIKeQwaV4rslNW+m1+gkpk7hEsIGL7c87lTsifwozxXN/woji9fy
JAFRVICPf4GQBS6U97oZcyOr4gZCVetC1GD+64UN0I1l6fvsGjvJ4x+OVgsesRMAdL9BFVaVX1cr
M236HCLxoJxmf8Ji2AhTYHBX6eIVxWV63G/R25gE0pPI8O8J8xlN6ixj8B52CilvWqxAS7RlxYTG
6TbSL8XnvYPncS5I9QA/DJyPQnHoYsUsxBSJKuU2Vi1y3xDS1Lnruey2c5c+8BCrXHJOAdSrRDVj
EyQPz0cPcrA5kOH4zz4luSea5/+64hJCAE/LtXVMTndwrU4NdjNk/yZHJ09ToC/4LDUFyxlQ5mhZ
p8w6GUqLQONjrKE8+88X61eQMnLIzGAlQ4F/KxDC78hfobzwE2Ov4CYCPvzxa6NC+MceVz7KkxoH
Ei9zfsLU+mjtITfpw5YrQhURK9GyJS8F/aS6sAbDQnv4X5bIhCicxjmkzeM2OAo5vT8rSjw3iC/N
BkMHTAD0ypEQbDyn7Etj9NyYv7W0oBlOGbQ79WtSpwWQju7DKwQ8LrFRY7wFyXHr0c378QFn1FP7
O82LzbxPrKNd8BNzr8qBo2lTo8+OtdLVDq/NNNhrllS8fWIQ5DpaZKEvFsaHkanYSFw5SCd0B9x5
41Yc1Ts4FFIv87aHxKOBlAqipIqspRdfwmoF6fcSJIWxfPatIn16l5VsF5a11ctrd34GNBU6pPeh
7KmWZK4hMkHKVmZXYIMrIw6xQSOjDLk9TunhIxbSMmrXeFhfAy5TRRmge1b6cJcejFtBrmydE0bg
wZKGT3Ed/qs77do3E1QMlHRNbfZJEsoCxlDlRp0STwoeXJj0bFeaZGBAjxnzlaEoCps4Z41ePkBH
GnPMwxN17Cxa9i7MwblQCKpBXuz1JvvxFskZ4WOdA3Lufk5up5Xw/ZaeDc5SjvQaaEx9gQ+RiF4r
VHvjwNZssnogAXLfGBzaSxAByJEXN0/ScuBj+oPAAp3gC9aY2VgfHnNGxrFDCNjRcjs4jisrU2o6
mHV4giSb6/xA5KjmXqWDsyG350s+JpQ/GwwuXHGECVH9mfm6BAr+VUfe37xgpdcRoIQISnIKmPrn
NaUEgJ+hHtX3Acp1bMdMbX5u3I1FDNMubWbsEc3DcAf+S6V2rPjwEvbZ+Zw+Y7cBesqvE3LLOs4n
ZXyx3wg+PK0qCT90Zjk2ApS7WIKB9dEhmzdzDknKXfCvW8rXBDsHPuga1g8MFCQeB9rPBkQOfKcj
F9PEyubLYrmEO/QRnKh9nlZtoiMJPZ034fWLS5G7VhIcPlNv3I6dC/550etIH/ot30fzx1dyG5fJ
h9Kbd6F7ejhqxlx8I+oKyy3qgRwXvUEgDuJSy1e+cLTmKD2RR4ByJl2v9boELyOiWNGqIUxV/cEU
QDOwsLO8EPiv3xO7sSVCrShaIDtAdVXN0ZXfL68NCfsSx/sMHNGyxz3P5c2d8Jb6foemZyj6jWix
rA9hETVwzJ/F0CXhv30u2PX3LMU8g4ZyDvNxK6VD9EmD3dMDzxrLK7sgLaDhiiB5eCaN7LJPLQl/
Ac1AljZUeXuOybR7P2EMvrEmWwCFFxNiSSijloV6fh0amctabhSNHOfcPjObd/OqCsbZEkW79b0c
QB4FsBfAmadLZOiHoE3/KHpzUgRwrcCfS968jmCmMN8uq7JX/uX07Q4IrvaFepOaPRt+qwMv+yN3
QLWmTKd1bjh5ZOoBya+FrlTAFOrsCmAozsMcmWk3bSqE1BW0+4C+8s4T9GV7my+dBh/NyBdgLx2F
Bvkh4M03/PKMSWp5TFq36LZepokKlEGHKUtLfneTUg6ApcQkRNcvQyrmA2rXAni6tJiovKYG3JqV
XEFZ4YXUGRnW39ntsWrvzMBFMIDCMIiYTDG0qlFscLpLzPDZFvq7fR66b53bZRrB/2MlOeOTGpIk
Jg20fOJ4oUZqZJeYphE7HfvQEuZPktCgnSmN2NDSbrXe2M0COuevtEnL5FNJOGS3t+9upR6bhoPc
Sr0AY2pR2ezNgkOAO3SB1ZThMF+sPG7mL5g8CGwgltyLCQZACom2/wyXS2X8629JbISUz/PuuMPl
RsFqdEgo+kfqfzK3JNr2AymPRQUWerorr1QGOfBKQIuqCznYqCPUuNopHm6vMtOhwzAPURueQD2s
EoVNTnxc6yO5s6L0EriqqZODWJQK7zVn6eSDwarnl/Txm5H41TlKUSB/OKi2jAOYesUr6j6N+sF2
p5okon9IE0GSMM1BcgQClT7cehw07/H0p2I80mAzaAyxSI08hgNcLSUsO2KMWknhUk3fxxuRDSs3
RlH0eCXJzrjhLEny4p+JEPmF/by/VnxGGT1J3oMGrx1mvTHfYvJLbkPVvLPWvAjmozBQ05grOQOv
LQVnuk+na4ZDjimSUTps95xkyr8Z8MhD/C6S5ReJwghcgZW9TxZ+Pn1LEN59Jh5rD+r/efGmVUDn
etAJk211WupHjtQZyAEVx0qFPPqpYYclkIt+Hh5WRU0xm31217hdhtR1pypQD6gXAI8bQzPFK1Xr
2y7/qA200hHNDGuPel9mSNyYuFEYEIeWoUlcpjKqwQWmVUr4vEWsX4ICj5UnwhWIw0gSB5OKdf0c
tEK/M+6PaZAbiurErF8QFZJOLFn8YBKvYsaFb3cASR/ql9g4TULNp6iCIYnYZwhn70Ll561fv3Xa
SdwZ2j0J1jt/uLx1bdaHizhkve9Fj73YOMi5iug3QXcUGUmqLVE1LAqTaZAE+L5m7grnkVbU/bAw
C+XUhgnDAhQNwYxc2TSbHtQ0GWvrDEUaG9ykV+cDkiWNmJbrEZKXo3bKVgKAheO/6Op7IHo7fFdp
kV0fnobbl95P/fdCou4ETOmYFU/stcdhdWw0kVLI5Dv/yIMvm8mth7vTBwe151Jp/IR+RzllCePg
2asxVu8XzFnsuTw7agWQlc9dPM0a3xhQCFqZxXSukGcEwdiI6YyabmR07xxO3A4EyJhYOQowMsTZ
/FeOcG1fYsB9Mae2iMEhxSkfgS2Rrhe0Cq1pNqfmBmj6y6Ih/EW+qy1vM46CtQXOvoT8u9ofrSnD
t6YFu37USy6eBs5SB7NRgnNVGRo+F2cyfe74eI1QH8EfY+tt1SMlVuzoJ6kF4R8Ep/kqfbXMcfbb
jptBwYKpgnXLfgLvbfDxQbySQ+PuGHFsj4/rhjy7GzcTaaWY5yTjERzOd7xvV6qQx6pC6izw4iAU
5onLEt8wLkC4vzPaeEaxGJSgd+whkfszPovgwceEchxHDz9cRGH/CIIfZEdxhKVaa/Mrslf5GOFw
wXaFWGCqsVlIslTTjY5OmiVr7VzZrk4YlxBfjtieTgOPUjAFoSz+rghrbENAwOBGQxfEucV6ethI
9gCsZtEmrlhbiY4Lb7JdsLA52Wqqx11T9sAvJW6lcx5axVT1TTx+8DoGFo/dRzk4dAAJba3Qm3fn
JqBUo8gM/t9cRHJScfwiAqQR4Ws1s57VGNTby41Uey3E2qAMZl9MhkfV4Y1POGXDRaYoO5SQBwvC
FelMC2UY6v1QQosIUMxS/KAycEhnDQcmM8mS+HNwBHbnUBvj0FMIUP0W0hpLs2i/BQI0zHDkcwLU
oKluBkTUab8KEWUnKrnyxzduYPybUIAjx6ZusDsPJMVjNh0PBLc63Z+PdI/tTHDF4UQYURXnTUYG
+zldLPj7+t2URq1184GNThtt6k00NPmEylFUd4vFfQsPT3Q70SsLdroFCkFBuHTF4vuS6liNfRIe
l/FeW1aIr7eftbC8SgBtoT3DEB1093Rs5A6TS7xo/1Yr3s7dfoCQ1cHmq4n9MxC6vZaWNG3lCuyk
1hGfQ0fQlLDnI+eDY2bR3Vd/pQowRjdmSqSmLdjQ7epg4YBJa7XVwaFTK6fguOaC21Vwbqs1GvAk
8sVSsWEKBya2kaPrJm1LxBhBopsDWNQKVl2xvC6NYYN54Mv613IQMYto5Cp5XJYJTwNkOVwgubBK
dZ43Mid1lv3froBpzP75JYHjPrIVCtbK0an3JgnL2fEUqcREgrenu05iZg6BuxvayEPu/Ado83BG
cZw3mzF6d6ff496f8vttEGzpP62wubUcVkyUQK71dNXOQ2DMEYP+1jlz8uSsxVqMcQFbaUFv1xoZ
/qRh+PS9CIGTcCtYTplqzkw/P5v+5H+4TfynI/mk2ovFHiix7LaOtl9n2FH3vIL1ZRf8Hv19U89c
7RXU/aOruP2f918vTW45n7CC1XPltcV0kPkHnAPqpwaCV+l7wVHOBmkF5snv5YGoAmhwBY+kEMQq
9JjJ6+WPNSsW4KTxLWfq3mkxqZHTMQt8FrfH/ufzRNJ0G804BD8jSIpz1WSvLnDkyswX0ZD7jmXk
QSpfX23IamnFbSfYwGXIHFV5vmH07kUl6R3SuoPGQij672GJ0nCN4f+ekkReNefbCzW74QDy1kuL
+yLW8p+jkYyHoLysjkvcxLjzG+jwXe/Wf1yyP6aNgBG9ncEGg8QgRMCMQNSKejg9bnTd1xnkvEuR
u8aY/sUycXaQYYQOwCS2T8g1YhLNHtHisjbOrkSQ7MTsMG3kM8lua0zk85HDzlva8k0PDJ3/Nv57
xl4TonBX8wHldapvi9EzI67DAxPA5TAPiiT/IXl1m5ij10/K4Kgh3KXZs7AVzWErIZC5LNsMsjqX
1aaH+X8yKA13vTl9L/3L1ptG0hFoZpUwyu9zIoVyXPn1+ItgpdVfwhPh/cFSkU0FZeXMvHxKqKqs
OolyOHPoZ4C3ri6Wl1RvYQhWae8cRDmlvmi7vaV513+YHiL5pkVRQVR81UT6QywFy+koTB2kVMU3
lCYbVMZ3xXe9K1i/O/UD68beY2DWJRWYuD5cCJvz6V9mUwM2+C29y9rDKErqYnn7QOJypKT5D4xP
zAViFh2YP1yXJyfXe7p2vn6XSsK86Vag13rT13mQ2+MFxDT7nvy64dqGFYo26pCRXb18Y0Golb3V
eoSbBK2pxabmg+nR7KuUmrlgwGvHVclX1khyuKO+zybKVH87jmYnLq9Zc6434PHQYQaz+qzGPBxX
YvSjbnHv/TkS4k5troMymY6j9p11zrfpf+PYurCdkXuaHFSNAY6vNTaJME/uk/NCUxLyozXRgAin
4nUs1mdg6kaFAzrWSrEUPOsmScLt6ENmzzb2zBraP4jtmze1vtw6QAAzYzMN0h3YkRyZiwj80Osu
6Hs/K39Stsk1WdLXrxlhsofirtSIIkvCq8nonjAdNRWA5Ni3iO4zWpfW55X+qD2vxJHVgaopuBWf
kqOr/gRoxMzAp1bOQaZyqjmVS2iQ8YI6HWmtnEpzJN8YgHQoBphTEBvhImBx4EFdfrWNfQi8L9Un
94DBL51ovEB/JxirFEFqU5Hwb0ZSgNsdFw+ZzgqNwpsM886Ir4xUfIPDYWfZ6Mo2YpLB+SIoFWIq
7kLNPmfOZ9cUEVnkJkE9HSpY8fQs1KmqTNnFlbFvzvR0vuVukVjptCFIrBEyg6pi8OYxK9+RKJiw
gWttjisbk3A5iZ+mgUr7YC6LmVdNAraHdQR3qyvUyqGloG76GPMJxnvvjYI2S3gw583DJ4DzekVC
x7EbYZDhToR7twf9u3ipBYzcOXPEjzkc9HpmZThYG2WiZX02tMoLR6iHfGIfDUlc8mfzdd9LzzHD
ltxHAEIvcY5vcE/1bbCJrrWnz4yQQzxblLnpdIVbFvQ1bc8lwBNauxPZ3LvUIgyMk5MgxNuslOFp
LZH3bRpvwSG+Rwtg0CmtZLitQFmhdCs2Q9TDcS88lMSVh/Mttc5qNAqp6s9YYeqdTyq+FPgLcf46
zxtHf2hEfILsWb54cOZ4aFCudOBre9rlgafk7QuXGtQgybXv8j+KR8FWxE1INjZkGT5aDmITvBn5
5c6tNGF/z/USa2YS1Es2iYaq1GYMb4oYdAc7UwrizkhrdJV+VKdscJciR+bGT/YPbOyb+RYel+R8
wdC5LUE9z7ASDy3tZ+wwtJ55CO6mUEUIF1jKUT6DESiBkLSr+00g8sg0vaw0N43GMGdKo46tq+si
P8InSyjyTQjv3tw6XM1zYESPszw3s7Ddgex5DhatoFZm1yFzVbndlzWYMre9453gX9q9zdivZzm7
AxsVhtE2WoCwqPb2gjMJhSRN+qTlcSSEcpzu7rVHgcmMi4pDSM6rwloU4m0XIj/ZmjiPBJy3HwPF
WJWuCE4yGbAqqofDgNvDOJfkSPctR/b8e3xnuaBd0aUpVU2Xh8WH2RdkaY7PxM2O2aR3QZGovHMk
gV6Dq42TgYrIIMg3OUqkiSARz3FefjWjaAaXUIEfSINc2c2FoACpF13oy+r8o5D5/LL9g6+YopTI
2WdImY/pcEL1Gnd1oyhOfm19WLNLaybeKupwAExesKHIDwWcCIAvHNdKN/fNk1AkbP89Z7UiEiuv
j7XYwj6nJCnVAflcMR7oWKi127YBhHgVZR8b8bDtiXq8c4zyBeFzOpMggBuC23+6WJj1XkFJ+Zh0
QzAtkDio1jWbep6ivic8f2IMWJx349DRDM92qe1bIAksEkLUteIAB5ft7NWXian/5s5c7MpYNpka
sFCCG5lJOmcxXruJn6uRuXR0qS+8ymfP1mMtoig6VSEY3atyXajkzF3p0BQL+kEPsNGXfVcklbTT
U8wfajZfaI8o3lhFz4PyqhqJHkqQ84x+4FWQe5T8ymh/FiVRQSXCwO3E/6ZPRSn3z0v8DgX7N2Ur
me6BNboWyXHMRNfmMf5PFBWqLEsMWNMqZNTsi5Z8Dm8CsbNCi2d0NUMyE5Up88uR4VNNhfER1K2D
OoLdH4EH6WBJpGs5vtQBebC7ZwdItL7PKqDM77sqjOPGKCHGFngKkejHW3m/LjopIbMpUzkaZpE/
I5PbqtmFUeHgWHVaD3pkx1ppR0yuirRf4LI0EXM01fxmqmuxevI2Jny5/t1DsfafUcbDeDJP0Tyj
jgnMGRrNYXVHgeBHwbU82Gm8bJIybx3+OQzQIcC9gQKUAfl0s6jCMYjpDh2v9oFf2RoyJo0CGMn3
RJrRwTkevdCQtKtIgN3sgDOKN5LZM9rNZ+BFghSlhVfL92txPzWhCa88YP+ToY0RbuRgFDbvpWRo
50gj+L75t6ufEZ8xIQ2OKTbxbinUcoy6jKa0nGu5FW/zu2CoqMOtmLf0qj7u402YmzE3OcsMnMS1
+IfKGvHo2QwmXxkxXosJ2pc9RY3/59kGEeCAAnNjeV05Z4Eos6SOYeSOFSOBGfZA4mrc2K64HHmd
O5VvSvtXPA8O5n/o1DHzrsv5hakjKS+aKZjO9o8qADXPK9tEAkBx9GdPqfI5y9e4pS/RCsptmbe1
qJ3p0nSjnguCnnlbcUMf78K5cH/Fr1885SeKE7FSEHVNGiSJE21soebF30wjy04mM7iwBoV45b8z
1ABRh0/AKAo0P/xaB4/E/kdZzhHLLaw1elCe/3wq7uc5hmsZ/1LK1Ow4YDFAZ8Nxu89VqhKLgCh6
2K2ibj6jdE/Pe5YDZJ/k9w2aTiUS+208GviUQek9sEMY7s72SafFsWrrSlbfp4dQ0brLHJF3Wbhx
vgU+jh774VacBSCqEMDTf2Ujuzuxou9Vx8J11tbgMU9d9qui+5jhFZgb+CJJsywsaRwWNNSKCQCS
aBa6a/l7jNFcAQqPPXHpFoSWEtJwkTJGzK55ATTWsA5i9OOtMtpjXQwirrzZNAkyHcfxwU1gtFg3
Fw35WwksQn2hN7znzgV9ygU4Bwgo306w17w4WeIJTCCPs0DvIF5RUBneJWyDDHYvsvVXL6XpmO1m
jpNyMgrJqzjp5t2BXFcwmIkG9lqcHXHrYC0+n5pN/0rAb2+SnNvUKsOe0UZTJbr75VujXNXpHnYB
nwnAzlwYI5ZqCp61XNgrQFbcMxjpdBKvHjhVDlntOOhUy9MCvDFxjvoU04+LJ2vG5m8YrFPqL2qE
cWrJ+krxWYldcPi5v4UdsRdbjmySbfiP2qiyADaNVPA5M5ucz471zlO/xpJIDZKOVXjwaE4iDnew
Ac6HCxHw4K4OMU3Uwp7WcsiAAAqEx8uh3eDydES6gcrLS4YHs8jKRYhddkv0c++v+AQmhUdoveN3
Ro5DjF01XgYijuCRZL57py0XbQHyucg+zbBRlaklUcTMfR4yODSmZJEuwi8higxcjUxFFFrwPp2U
IZURsKtkfXV2V7gXlejNuUPgU99HfbXjr9eqlDdad5jbl1oHDw1ibSSvfWOT4/VpMj7OSgjv5Da9
RdzXAXOHq50BoGDVyXBWDyp4wx5wtHPVDNG7huCU+u3y8EHoEPqxT3kWOA37f4CR33N1peZYAsnl
4G927PwT0X0af5JrbOKZ6D9RB8pq9qqooy1wamSdWK40e1I21atw82xh3LNuiNLx/JcLZZOGaCpe
K6L1xj2P1W+FW+qc6rwQYtKg1HZPzjLtKedC5JSmqQMMwhyjE0sxOjocFQtSHaKE5MBfHQa7C4Yy
+FA0mgaznn69xjm5NGtTlA/W2rFlb7jQFWAcBbXQtJKrJ4ZXzZ58Qn5nb02gEKWPBPV0ng2svZHu
FOfO3GrGYkPEnD3+8ds8AQHo2VcSantMBJIl/Q1rnqjY3sCAQ0CjzOR2a+bUJvrAsCQ6VynyTfBL
2y8nNFUloNTHxtAUS7PyqyyCbsz2eLBmPWlxOW6MYydVTZXHNl/inzlM5XcWwTSSMIUArjCLrVaf
y2ed13xzU7184dfyHNcT5bBZM9DoYQk76fjm/IwGbo77rUebk9902rg11ZTVRea/OMaCQi+OdVMS
9xq6wbRsFo7TUGrHDUD3JDxkY4DPd03k1cd+pO0pG9O8OKOMMnH7WZ+n72s6vp4jzT9dzLfsAO51
CTGkwgDaIIvT3kCZB91fwHcKVK19N2D6litZquEH4cKpb1eNdH3EXovddYdOFCdFLcy+F+pNUGgk
QRSm02h1Wv1DFVytbI6aS7Wwaf1nnP/mze5vjyp0F8GVYzjAof2kAfffi1mF4E13HBlVfF1i8C5I
6UpUsfQELzeXttlD0YojvbptuJZEq2zNfHXj8n2QFJFHJzQ4YKTfrOafLCWo9Y7dQO+tGWHGCgdC
JghlPHl3O3MeD0I0bfrQeb3sfEjSNNQzOciMwgHBjUOGoQj+4LJo4HFZdNFlbXnrCCNtLGpAB154
JM/hh9FOgkoSJf7KmrvV9HbAtQhAyXLII5pvg3D7XQVUSqCsh1XBC8GanBzjRHRNgXgK+bbtBfL0
ZYqA7cs/1jkBMiMG5BtA4UW8nQAjFN6VZxgehcXhaiv2BAi171mFUykTJ2oTCYXnKvwBJBdptQtR
dFQkiSqB5DrFVIamRiAaotjS/f5QUYNXmWBvEISOzbCFWxSSiFflZxSHy55jixUHSnjOWckZGFmY
scH8pwYAatQX+5JCd6N05bG3wYJPbezXTqDZL21GJsKN31WHOa86hUeeQXNhvmAECpGrInrNDJAY
uvPRz0MHEn1RpIJIt6C+fooL/9gSMbCgeeTpT7s5/SM6QMReOao6z/K6aTwNS7+fZe1HvQ8n/vIe
YNG0B5a9fG0mVyJAUWTq7rBhrcxPbz1FrYj1zx8Qj4TbTGYP6T99F3VjOqRqEyW1lef16K+1kWWb
i20d+oh4DZw9dAOi73pkFvpDOaaj4A827CspmSDeOVTubHNNYtuZrwxiof0RwhDpH8Hwy20cgikq
SFBI2fQd0hLrP4o0FWAOin2YWdt2cKHZFTXJvJcsxCs3isEyIvlpROjHT+FV18a7sdUmWZt/pFQF
htBQqGevTZuFOZ80ys8npBOCCz7HNW8sqi2qK5cC41DGliwHhskHGHEx6Ul+YF+DhEsH/mLwiNYL
4qBU2IPjCtSnNrUE9O1Kh1DN4glaooXX7UmV7Zx+WVG1a9GjKcdBxYo7xnGqBGuHx/kMVC1fssAU
JZrvVtlcN6TMQoUDU6Q9zGMNveCuRs5rHC7POmIYtarUjSNY8tcOWM9K9eMWt6F7XYxIkNL6cJQ7
M3iJPgq0TrfmRrzQtUH1O+0d3V1PXBVQT4WlC046aWMTwOvwW0/F4c4i1U3yNrjry3rdbyREbEAE
P2wkKEtPBwkygIpgyKD/3jU3HyL1Okr+PlNUX16kao9P67RmoMf041LoNi/nAsQL87nSXKXNrWh4
axZogkCICi9j4AAA5K9NvHIW1FAq7JKlU+sToE5BErGTU3+z13JYUZ2ud3Kja2Tr/j//52UO+SAz
vvOjqc7l07JbKLxq/C9ZvcUyV6jbFJL2bMlC2I7Ygzt4/ECKhxP/QWGVq8p8jllR4RPuDnx9mY4X
Yynr62X9TrHsSrOt1FKkPAHFUPy0KYQHG6QqvVlqszVuvE1JBjAnTrQbsHsEDgksD5Laa/Q7Nn0w
oB51Grpqc3LOxoGMLj4TlnH59xlwUAGuIDVFEHZxGebcCnNrXKdg49/6byjsVe1NWskATQRhkcYA
G14R1eY415Z78pi2yMSuEkEwvAAVnMo75k0ry3kgBckGu8jdUTZlolAoP/UIDbO0H+esyitcsPQ/
gNBWI5gUzpgK0eXaFLchGnL95rji3n7jxveWeMjUe8gG4r/7aBGu/S7lOq5sx9+pLxHsVP2rrmob
U/d4mIhIsbp5fkTwqgwHC14XAyl1i543uav+6G5ll0isGGu+ejtIZUrzTALEu9uZGfCv+ijHU4aA
HScaQ0YI5IqRB70hPx8agXhf+zYw418Fh9QhbSzurEhytX9SwEwHk5olY65N2gMFQ2+eu92YOKlX
Aurjff5OiR3VmNnokAPD0khjAX0ffSZtckS+/R0rSvyKaDBpXcsDKQ0mmnKvP8TL+APC7cF1W2fe
QFjC80zPIS8XnQsiuv/PrnY7k6CBd1N017C2m/kPWtNINAKY9Bcj7aw1e9IbthgdzVO1Iv1OJm4k
iwTgfKBxtrxFvXvm87rOJOCbbEhupdd7Hg0OQ0npO0cSAm0tgR5CwWl5FbViiIItGi/ddxLU5RMF
IK543o1Sesb4803B0j+d+0iMkctmcxC28X7tR2S9RRGy5ZYj/nUQfcc007o9cpqKTxUkvwKZWt1o
CsrOxzJ+6Pknq52kIGoDpJEY+B2vHrvHl9eXi01iNkfU/LH+TTEfDmbrpjN9ZOzFGGwrF+0RfjQ5
NbkFK2V9jOFau6tKsQrDdmaiMyqSNo2eOWWp4CiY2tS/nQeK3ivQCGlGHgKRsoSfK3llRtEamEEi
kF9OOMdTNBGjElSZICaA1wBkfa2Y/QLSDmmFpBTq0wf2vaQ4+EBQkerfFuhF8dlUPsDG52Bz7ORs
vV562d+apzzaLdTwbSkpUKkUOeabaBR7P95B5HXxrGW1vPhJSVS24oCkEMdbKWYIuPWd+Qg7ZeUr
8WV3U19MSXfwxsJtX3RUgo80ndpklZymZAOnvcnwOVncmMHT6bS66Jxjd4urd/OC26PIfBZBWyA8
jDydpAsRpZdot/BcaL0+fpO3nbuUiGOFASfx70/CMZPiaQnNmmKQSnJ10ZGB7uFA/+s1O6MHJoEU
KV1zY88M8tkiObOEa6vX13lCzwM4LaRfMIQYXjDUyy++dF57U5uHlNt6d+eD2JMn3wt+GdlY4qZm
8DNQXoIJomTQeKQEHeCNx6LmguqogDrDT35wL2lHBrDlS+4R9XvuyEUFDhHkj/GyOYt2ob0Tn6hX
K8TCg5BhpQiE04k+pI0h1M8MEUo2NFKZ2/h4ktrtBCvGQLxOc9lEQ1zpO4zGORf62iEkCul62aH5
aZETPLUPkG89tGQluv3GXt1R2Rm0wCdeBwtUGpondYY34vmiPzdpoi1TISsKMBS+/4u7wd5zpxwz
bU8jP5Xi5rPDLjZWHwZf7n3+pcMupAzel8p5sapznwRh7rcFt7Blg4dl1JpNd5Z7lDFVxl3e0NxN
sZaw3/tOCgIDXGxSG1VNOboWoBspK7KGWup6GlqpPnvIw5gx7VpI+Vv/v02pXxyWZYjQlju4jumB
uhDXVY+dF35wWRB3V93GKr44WjTsAD/swDB2oTMpzkTeYdG3woNVA0k0wol78zABvdoEIiiNdmvR
flAkpMJ8E4az+6ZPR+cddnHiGO+2KG9JO7q8xVudwhb7NYitzMIuBsCyNLN+aMffscOAeJVD7c9z
/3vTdcFqM3WQxPdOjMqXi+lwJkugbjOt+4LJiGdqXVjC65pNk9+5B1tiug/53dhP6d+h+x05reho
tgndkCLLybKBbKICTeQ6Qscb7f/6fYdFv4aH93QcYQlhw+k15A0cmn7C3OdaQuaSsqjDa3A9OoFv
1d7Tbw1norkCoP2b6i3bnpAaiN4TeTA+Y8sn+n3lTnndUqOxZJiQv1JbALQEuiWzV9ZAxriipfvp
2zwOy2/ykGqUobj6k/38Pux9v+lojZD3ywRJTseWjTeWCX0qdDEXoq+TkrAT9ezgixUyBcQ/2VCx
Ffo+4Gc4y3GE/VC2ZaiYS5I9cynBJ2RlxMzv/tUr6kuqA57NM/QVJHK4lsBBLeg45NBp4DJbfFXv
23XZGoVm+JBs8Pqh3yEJQqj9ME3OUwnsklVG03HwC7q3BGnRr7NejJ22rjz5N4OOeTck4PRqgBum
SpsQ2Mfq86ZQfJUE4SbISdOSFKZLeOieH9zfyvO+tPyD9jPjfj1pNBNyo3rAeeBRXAFtKxM6orW/
SBmv3LsZa2Kz2sYlrXV4g0foWnAJc27Krfr8b9ETP4pITdBwVlt8jC14UYQwnFlanFMTG99sCxrc
5HcQprj3ppuN1w2ej0/pnTSQ8i6fHbQ7EHmGGQPH15AWDcrSOwByDlgOZWnluce8PXNa7HSw+WOw
Tak4G9MMZBk3jFrw5s+5zf2FiQhJOvgChxl18Xj+ZqrOHid1+VEi9g8aAIuRATxyfwZv6peP9ZEe
vMCkXpX9ULykp4/1P9LkpxH3GeRuq4iD2zDcqZq1d5TzAT7SQQ1coPnhLiKOpZJ9ej03Fs0iYGXT
2O/UjLcRXkwUSqW3B0mDQHZNiGTDhEhkd2YzGEeBqlqvKN5mAydBVkWL7BtMRc9gX3+K7kYyfoEl
VWekmHCqTz++Sm5MrTEDyFM7w+rvYu7tJ+TNgpXY8rosevnGao+JZ4R8hWXRsCwA/hyGQqeWGp7b
26TVixtNxKajicoOO6SpVkFndvsZHmnNyhreD58rcQEupLEXldRi7A2N8fs6p5+M9dckqH+lAn6M
PfU2SWwaZRAngv8IdXr+WdmZufyObsiKdxegAeRYomiKug4QIefdw2mc0pK52qFo8HuPXdJUzSfH
su4H8hKSy9gJ5i+otJDmeXZ9otZim3FJrEHKjWIM6cRYseHVcfMdVdfqLUlHEO3B1uLaWmvES4pp
9HbhFxHG2pLI9E1sZB1wntVr0yYSNRsF+UgPdThilulh1waGom8z2Q8W5kNexdfDkFg8fR2977rK
pp176oxRkgs27ZEC/viJsiBzpPOyoBPAAE499FXpLM7svaOIpT0E53/scN5LlbK7NKxevSZEp4Ae
sCKScSl12+TyZk3/nkOEhwmYfUNAt9NRkb6TiZbsA32bRVaKD79XWIwiJpOJZbff4qnZvAZRX9ge
4RSrzwBjrOPpHMXEXH7GwL3hoYAXYnCc+dBPRYSg5YNabPwX6ORWAKi7D1s4hrZLdj+OdhmbFqwW
Y6f50LkJ+3Yfwgtc8QWC1ZFv6r7vS19KRxVJM2wULrQ+++4Qyt4G6UN0RvbztB7rUUB+3jrSDPET
RHbMsZx3l1Nbn7FmmwkGkubWdyrkedQUeAcLXJnU4pQRJMDYOHJEkBDQh3AK1xNzV50diN3bgyP0
/5VGeyqmDzWJYvnV/n/Zh5dUOnhpQuuwgg06qAxoM4j5/6hrEvpS04l7wHFYyk2dVpMxFSn0S8F9
2WUBgj10ulQqS9m31+5q1btxzW7NMIlrXZD6gl3dTdFTKiRLPe2dJWql9EkLbEhCfDtdPpoOdUaJ
K3Nnbt69MObTrnJYbRLy5mWrWi5OBSOu7J88W3dD8L9aTMHpQGEkKQadnRc0+sCbXf5n/bdzKsiB
NDjJTKFhP2OoIgQ1mghrMXr0c3ChIA76IMHpW2kp1TXieJ6qILYbKfAj8bGpRVWu3cyQy7Ll4KBq
o0FsbdT4eIQklfmfGyT47RVdx1s3WUMkeVjZznIdmmFdFvYd3rhGu8eLatr1DEt0HGvApMtxKDZF
vOLP6AiqUw9z9I0d8fNuMAggQpU6XKZAHhoCH4/sPHLPMxdQjdePAQvrJlbJmZ0bElAr00eZKIe/
1qUGqzU1KvGBh/vS4thnx6aoFDPCMdoZmuoGz0BGegyuZySS1ysgM5J2R7xL3g16Xqfuqg6ZglV/
jb57W0WACOUJgTIl6Z4HWwtNqOlaEyg8sF4Ai2fW0aCXTMA6a9WjxcdIyJpwIVYqeX5vR3VvpSg1
8FerU97BXGtXJwnW5pE56spQ47nsLYENur313+wEZDYwkww1nraPS+Vwh7cCV4js0uY79/5tQpPK
P22vozKQM8hwYmQeq3cQ79OjJ3j5ZblJx8B8XtViBmx/GMuJCWYIvJ4tatktTdTqt2nBLyJmELTr
RaRSGyGiB0d9cdhLjt65BkNqFCzJZ0fcxDYZ4Lvc9iI/e6q9HRuqjMmg4sHTm+iX+OoB0Qgs22k/
jaCvV4CtCU9OsTrfwGo0CrFHfB2Uhu90hp7lCZP1VVHgH794x5bxX0YDjK9le/lce2WqKciYjYt0
j7to9Gup7EQDn6pA4Ek0ltfejaMNOZ8OVpHA+2/3gRDrxrI7nJuAEAuJGtFggGKA4mBBxRNOFfk8
YJN1vAgy+tliQZVjTt/LD0LYRcuL6m6Uo323I0UuuwQ+Vk4OKJaYQCQi6dSbjdkPRyXwBJOirdYV
TJ7dxFZHduXEkkjrXry8sp/5/5ux8YqIbf6fZoqHG11U5jP3d348S4AK2/qOyiwjjlW9eVoC88fh
R2pTRzxmE/U7wMlAgnvHNFSFyuo0rL4rqnwIzwPbwl3VCUnU8Of5WofMpuZiu1DHuI+U1CSLxm+U
bmbwPxEY6XvWrwkZ/cVEtxjxDTZQxNGKUA1W3lgi388lugnFWHuHXDGTXm539I+PuSMLnvIlc3sU
IEYtI4Fu8EfU76wFYeOooR2lu73Rw9H/3eGFNmhxl6lNVNi39aLAKecS1g5w2XBx8XhcDVEBleh7
8YlPKvuQH6shMAbIdZRhY9qllVtX5CE9oEj++0eyLbITpruaUr8IeDx2mQFiYZuo++JJoxzOxxaC
eRKsuDZMS1mF49lIOtYagxk73F8+lL6TGGOuWU2uKb2+6cIOed9ocXExIonDyJmnp66hUl+X4zGU
0fIf0n/PCDuIfcJRt+L5hVX+AT9dUaZI8b/Xc2vRrZZAfsI9GLzanhfKV6bpwRJ1BOktEmsU4rbQ
wco/jCb+IAkGgz94WTrObI+DA5clhL1ESq82ifZADA3dp8/8bIJYplwU/+74uzm5CTuhcyDRIN+i
Nfd1tuLhvG9OyJb0JONFfXkXfUMFetF3ZP3UQkwJx6J74pZ11+8SQYTnYxz6MsdxBXjtCu6PKIKf
WKsPa4h1DWmKuunISLJs3FtqH5+swHhl6HzmGdmkCaQ5sjgAlj4ueUKEsGm8u5hTSPeTLE2Cimfx
U/nxOIKEskJZO3DKtWsu67wwerZ1OxWdVShZt9kvKFWJVmz8YSbQJdGc8fqcFg2MJ9I9GGYoNg6l
wFt/QoUNUQ2WyFd9ZqsAflG/mup+OztITb+RMN08jokmwezuRemwvd97Tdn/lrBLFCcI1eBc0HNs
gHWkAE+qlsNCpgHGNJz4ImI8wgjBBL3V32RqUILKcMCed9PHUmO0b9czoQCUMhwQVDlAhvph95tP
lhbOiAKaT7EeFFnEydTLh1BjN9hdKxevWQhb0BXtF1hkVWn6CEJhCWlZArpRVKYUK81qtIT6oj6y
A3u4xNy42/5o6DqSipjzp5bQqTRlkmFPD6mcZJT1wY/EFiDmP6gdSoObfNoiV8DxMmSn30dc4xUo
gyN7MOseGS8Y6f3Kofjit+jfAZAOPOSk/hJWE7uHaBc1USYCEOuWUPGDwR0ULmLa975vupCtIcSM
cyGmHlb9IFjzLizxHkcfVe4f2cIfR/EpWmwuBmLcymlIcW3ozxAR6y/hIO7yXa1GTMCp0fz+Nw3q
V5kz35ixHcjSOSqwCQUW40kXE017srXFNlB8MOezBgfYme298rYHJaYNCA1XrMp1umTVWNtE1B7L
LV+hMl7a6x72INRehKnIvFoHiA/ZUS5ZGcrnHnSu//bfesrZPgGX4t2UeLloYBj9hTLmfcFqep+h
DEoT/DrTBgIUJ5Ve1X9qnT1s6K9vCP7H4lomAeOh/gD+eTmn+HtH2Jp+bfQKY0uwii4pYe2CHhjX
rdHnQGbyBcjbNg79we4mntXJzW8JTUtBptaGh4yIvxhLzkCxrXk4DgimZZPWomeZ+/Z4plA49tLr
zVB7bObhjmAMLPshbvFy36MngsA+x3YAoY90AZlMzELlcmiRQ3qu/tKRcefOZsHoRAraUnFyGM86
RD01TYSShPSc62ves440bUS9zNSYgC7JpOi/n4kd8Bgmmevl61r8Puxorf/Gkzhfj8C33mm8Ff2u
N/kqOLfhpCyGv7drhgtMfrp6asIv8yhk1cG0isseRSHAoSC3ONshNcQWIo9VuC9hXCqlR18EMbG2
55RMsZsJjGrZthiesfdEiC+4SUK5eAzMAKmVX7EDSqBiS3RwvXqmUE1ASk7aUru4CPj1kPzE3tMl
l57/+9aA1OfUW/SVq4n2X78gweUSxyI6oje1h8nfrq+qL+lwbVuhikffdZKvFn+j0Hd2TvfADXjg
tDoxnmlt5wji7ul6VafR+Sk2TFH2zsWuviDmgXfuVR/2j1mO12YYlVDXykygvfc03y/sjF7YBKK5
FYhh4UAueeB7Hiw5/jbn6/VVC5B8Q5602jNvIOnfTm0d5XbZalrIZkj0UK2ZB7hPg1muRhbeZIw7
VOdWQ2tApdGZH1CF/f4KtAIriM2W1LzfQ0nkLu32sEhhS5LagxQTsAAvduGraa2sqz5BPWWwqhYW
a1E/mzdZEDJE9YZcoyDNZ4zBmNdYjya8Ix/Ev+AfC9B4VVSNUl7HVxe47fW4v/c6jgukpJBuOBkq
hjvX+ZnpdLcwHdhgdar2QbbXr9b6dYtDmuzX62w10eEN9jVwo7folGprM/7PZLpEtZi8mBLwB6kk
slgK8aIP3xNN8nD+deBTURV3gk6HUOtdYGzFEskiQGwOF6TfYdZi7Vxn9BtnSD3sH9AnDTO+C+Ki
aC0TOuRBe/JNTU9NoWsYxlyeJdavtVLTp4fRuBj9fRrOB5d/+0XWGYC1AJDS9cNj59mD42MmfmKT
BghW/bkGN0gNp5G2LbeDqsFV8Z3ZeiiqaDeM6qNFPWfTn8auiByYWJXSYWyGdhS2POkgUX8UZah9
pPkPsYPwEFJ3ImnCQUxwhHOJbow7Qx/vFJ9sqR63uAOQbbtP8g9BR6kkmpp+wEbnfg0gAWl+BBpM
jwKjbxzUjPkYOsWcSc9xLu+yAohc4g5o4MJBKUMUL42aGHgvpLyf+5TDa+BIYWj4Z/HNyax1u6By
BM5BPIEcg+sF8HVFZ7Q1CHUq5dGwPebQHhIP7Ixz63VJuq54xBqsFX8H1AdYaJ5CXq4lNO2vx727
EEsbiZaggknfDymOGHMX6bC/MXO1POxPcRX5cmvzKr4jXXeMgN2jLGhoXR+sMbK4HEvc8z3W4HNB
TT9aBXjPkwRmQrpKlsR2D7GGRNSN07SAmJqitPAvdE+XMNeBGbIEj+OqCpIDyAzS+cEu3Lz0RGjY
W1kCc/CLA4KaoxxQXeLb0h0FFfySBnHuWR9SI/KM2u1bl8PaeUBqVFPlE/iJ+9BH8xBgVl/3UVAZ
/5ol996qmt/CiCWgL+qR0J1geizjYFKPfKMBQTjzRiKIh7K0LmKtOTmZ+mwBCsZRsPtUJ9mGgXPf
4kcDUNs2C2bX+Hre40TDSiqgiySB9u0+lYi3R/iS8ouJXLDWfKdhY2tHIKTwx4gxDTUJuVD0liFK
0KXi5uT/RPseIIXmOHqCamzNeiRBUTSU3HQRWMmWKmcevTuFV8vpKHwUC/kWnSxjyBZSRAF5VtkX
1BzsEdzefuRB6d/XCLAHpb9LmksUl9M3hzKZatZwcLWollq3MBZjHqheqt4BbQq7IM4qsJN54t+c
b5K9GMgscs7NvgmyzruAAlzb5TY1/qXpIODl7v1fq99t2NcCX0CrcUJV7xcEy5/wFjCl1kuTuOJu
o2eo+1BJxT8uMfJ/AyoQ1MdRxPM6wQ/g3nq8sIJoUD91NyYGeRH21fyb+UX7vPxF66IJ8uX89NuE
/oLiXmsMAmCsUtfQ5wnxNyXCDU9n/uqzvkdiqDX3tOkEIbLCmy8s1OIBkKAGOm/fBTaVefI5b6uv
X3jRjG66YZeQyp2DC5amfaj81GrP4jqR6cIk0VFVjRvDZCqZyrpMeuUPzh+iReAdbdVN2AJF70xs
Cut+qtRQnTnHENPPdeKINx4Sz3fbFUwnzGfljU1jhiaznntw8W5yuwV2B9wrrTrRur1rSz1YINmX
3eXFze7aM/IN772wnjFEHUN3rey7vfUG1a7fYs+BWeN9gEMP0HxJAwN23gp7nA+dsjaNaO2/eIpC
zCMDOKzrblmB06w+aAD3QuFk7QtyMF/Cyb6TZ9yYUR5HZ0SkEoTatX9j2H/nTgoIJu19FkW4yojw
SatuAHOdwtQRLU+ztudJuiLpCWpItHyIm4CkHOMWdrkqlFsywTbaxiKF26eG144mWAT+QjM5bo39
xwGQm0xov4jrS6XFKlTdj2aiuEYYJYdOJrNwi5s+/YAHJuEoxoJzh3e7f+EAPljLYW87O7oQv+9+
ohOBMRApXm1/NzJZh4bChhipog3sfNRAjYKDv9bOXTFqkYsBgFCFH0IcFY8MLQ5P9r49QJI57EZI
WrtyTY57xTxhyF5tEoN1lowZ087yjQzLThZ724x5RJfPxv5C3NNDJapyU9DlyuG5hm6/mlo39Vmb
b46OYaHLlKGW5GG/0Si+8DkbNAeIrGbstiLqRiSZkuU9wqamyRPj75/tUxhaQOp5/rS0H0VcFZFh
HGDYj3+W3gGcVCbg3IsoYKj2w7FMsj/EznxgMT7D+KMxcP0gBqsu/VydJJwl+WWhpavZYtYg5WOC
7ITfe96gAXthVa7XKiREPqMMVYErcJnBm5TXx6dCNf858B8jyeccuitvUtdOElY7qEgwM9w7U3GN
oD/Ny30Dg0577fK4LWATbNSyQI13FvafbuMdwWndAgRtLSyYY2md62nU4BkYb8yBBk1PHuVG/tFW
qCxREF8lr2Ty/dMTroYuAN+xY2qFjkHQ7Q2bM3ev++CqB0AzPXSQtXILCitKm6ZDYCKvViqsatq4
qLGa5QTAQ0lGuL+ix3bplYgnF5uXt+XxQa8Ikwz4jPX+leIQyeBXucHbP+PwIe9BklHvm53KgYjX
7kIYHCDpqzigfS6IYJNPohcNlgVeVxhnUNOLUE0uFPKxhtV9o4uNI3T6+wivX7c3FPVrUDsmB6vP
ribghDBv2lLuuY+/GMLDhaR7m0SRjFk0Z3jS7fAwriHLeXno9wCm/hHxorUrdf2+O8512oA7HqzY
GXOTXPQi4XpptYtm+Q5AsTn43x/PSjMHYspmg4tFZpEjOtzxawOOd5rAl272dN3ciEEP2A6MG7cb
pMl/xyAOTEQb/HJ7dXcPESDWpNsaIrp4Sblx4mGadAqaBIcvWqWRbCdlFz5bDu4fat/4EIchU7AO
psWmjlITWiLKgsSWpwok9LM9li7GUapQyemnJrZd7LL3ODA8sM6VClfoQKP/IPNNgS1qeEJfNM0b
BqXnvdRhEqNkfl/0BGecXathh0PpBgKw0G9z4fI78xgdBabLm2JmhxFbMfWm0G2bh46j/JG620zP
PyFLR/pTL3R0FEnS1g9rub2wG5EyID83UUrkdj0rlMKWL6+24ZfjbxqtwjoEAlAAxapfpAd9e9uf
ameOPEgXKg695TrF0bZxbJ6LXtXng60+GmNbzWcdN3G9MLnIlXFm4sPJPPIARU4ibKKd8qcGW1vZ
DW2Dfd2UD6Y69FwgJc/AH50T3WgERMzJTaTGL5fGg4RHLnsORwHoIU1PVhOYXDJLoK7worGXPzSu
eIgs//97tMO+cC6oaSE+Qlkq64NJGZ8tHY2bWTRu+KVS+076yD1BmkZuAtcwNFVeuTT7XxW48Zr9
zF34vUKUPtM0IIU874o0Tgrc3bBZJo4Y5yipBiW494Xaa0Jwgs7/rqTbFpGY/iRx1KZqtXibayZM
GQDPsmcZv3bEOpcu9sr46wV75wbk/6hRLD4oGrlhGsI6VTIXnhnD5gyukW+G/so504rXQqRLObFB
0GPUDReNsO/4ue22m35aF+DLzKVrKsTQDmNfkyZUqvaH+pAdIan9BqrlbEL+Z4OK8ZYbepKc0KAf
61I4gjYl3ewF0lgCxn9vXTiWKv3rK/RqNVrM2zXVCUXbGOYMuLRhL/NG6oFDduxp1NTyrShEavv3
h8tGmmKmFo5fVLhELrY3S66aez4AyxaDi1UBPs69U2Kghl+P2IkEJFDMsAr0jPOxkYKXft3bnkyq
4xj1F5WqT7Vmh5CUkadlLYffS0fsFD4pXxc+iee3pacAxb3M86292grw1y27mf7qGYhWjwARj1hh
Zuj6ciZmXpq9KXgwzXjKfRtqErdtaqhe4zU/x6/NOwaQ6+f8eB3HmGGgavJ+X2LozyNX8Trj4/rK
5Ai7AO53X/iNuI+NMJDkOY0Do3kbrlQjycWG6I8elE3BrVkPMCnvZvRWy1BWpNuQzOm53QhCau07
3jT6IACJbrbhTfWNyVeBfPh44bN2KiG1eI75HgYJjzKf922n8Y+0KW07cW3zZ4V8SXWzldXMPofv
PMcbMAefweyaX8jrdkHHLpruCB8bifCz8DJnRMFFxG0CW1Ce011VuAt2cD/6HLWgxeV0RFZgO3ie
BI89M+/qZPnz3d1L2KS9OXsOolasF+2OlJ0bdcgK3/0eU58kVBTd0UVHw+x/SNl7W2wEzn1bD/4n
Hiv8jB4tVygNxlEVupzSUXghi//FpW1e844h4ag7nfW8BwOVToQ5f2gOsOHMvJxj2Q/AQQBg4TpE
R+YZv73dTpl2GUEGZ0ZMwLVEvY1ctGi5tbFKvJzGSstvKvRjiWAJGcrrzMgFMXT2koUjuCxGjqda
k2kDWgmb+Ch90HvgArJ7RCLoCY4fcuJhizj6NftYcn//nzlbtTXhtpqeRm0UsPPJMh3oA609TpJv
LeaAK+ZEcDbyBNGK9vNOutK30FYtWGRaN9GIyRi5YRIAS6hsdZWfN/yEflXdCKkSohbfcTjQaew1
om6nAqG7yHGunaY4eGxRwWvLIfwwiDMcUJVCRHO26xtpZzYtXcLXlWi6Wdgw3b4uzPnmEc8S8+En
bZvMziYJBAJXQOSJtRATy3H4LeA8LhFT7BZNw7mv6pESX9QquwyruDF6O0/fifdqptdfUdFsk3U4
BoEgFlFjLapOZVXt2tm+iIUQU+QFXbfhNe3Nz2f5vq9uIcnotTO4QKtpHJhP22SxJ4HCJ4fMpBt7
UKa7y0ucdWkAbun2/BN8xtuVcIDjfxhqrqrAyS/thPexMB+gnsQPxp0dvoN+KkPtqaUEeShKZFuq
AeUxAS8S/iA0d9AlbZIQO52Q8mLnnu3+2AQKzNw4bBdiC+PrVGDt4eHvnQA+5ftVgT13JWTMymhD
RXRGE1GnW2OqHUSqhEM+kMuCewmjeaBM8Y8OBQMXoGk7isf+1NkFxzYs7ezp4+y3WRbAhVfjhLtm
9Pzs6MEOBnuBmZV+ELcKGH1UPziYT5J66dHFvrRiu8xqKnF08+eg8TprCk/Yk2YvSN9OalJTHt6c
WCLSj3q7DHGeb06FUG53rGvtoYFUwuHeJTK8C9iL3x/MWz2MnHf/+Wqbddw1lXCThU1S2lNV9rGB
1EiNmup9niB7+0SOqdiLsR54vmm0Mfdv8XWPA72ui8VfQb7HQdJISKthY7Qe+b+n7oZOCr7/VS2k
tTnu7diN9ovH7lpxPSlx9JsVPi3j0JRnOuTW7uVYtTMQEjBk5+EM5JgQqWoABa5LuZhHF6QJgvPL
UfBpFlX6KQkhci/3bsd2k2oz+OV3vBvLhsGTbcT51TK/4+N7dwUM5c3A0AXXzNDB8kyyZwTFvwIV
Mymt00P0PXVt0dwUlTHEKYk7cTDeHfNsPo/deIbUdl6RH8kbvf5x4dlJTQuBu29ZxGoEVKqCYCfs
9XFn5ZYnIIX+t8gBtHB1Ypq9ZHQqLka6CUKS6C0gnFpBmQVHd2+aMdMjCs4XMFTk59jtxKppqK8a
8RLhCNwY1pYB6NiJrm4fZquasG8NzFO4BKb+NrxvgS89KWhEAOEtrtdoUtLlCJM8rApdQvYUjqVx
WmACI/WqdmOY5guP4ZCfkP5IhMmxgMqxUt5nkn7sEhi6y7Z2ukNDfTfCxETYpV6Tjpmfj+nX6IaS
WvUT8DuGuEN3FQF1dL9LLYkDqYTlq84KfSNOzERsEBxqAjjPrCn39Rmmp6+uCmTaaX/5FkUDwGw3
Ko30i9v0L3cj2SCo3vWLtosKPMFLy9EbCF9ImbAnNPPuZI218MoQ66SEIstExBJ6MQEMDXA9BzOX
WGYJna7wD3YIx+9hVjm93zMs8qx6ocUFNYOcMEPjE/e80A/VSUPAqHuWjiU0ACgRhhBWaUu9Satu
GkEDJ/bKaHZx6yj3f+uG+I2y22unRtn5pE8tygLOo3pC2BBeJgSTeu02WsredTJ25owQZrG89f3o
OBsbXCT2Gbp3EqW51aWcTJu/lwEnAX0M/Cex5eBsb3lMdZXVny1hIoS0CDnL9S/5ZpzWrqTB1bgg
pyP1A6hVMZcoznJosJoJTVJlgBMdUdH+Vw6LHR3jwzDp6wRXnzpVljW1uHiTxG8BzYP547idy+P4
RMu/1YrmSQ/6EppQMRlnjrKTYW/DLlnNSNKMlOqst6VFcuRJo9cfG8I+k+jufbfqawdBMkJ8MmuT
Hl5roFDdGD0wHNxZutL3ybwkkmoErPYFrcfbKwEzWsSyinGlJ2HFjXTfhMCknCma4rEwvd+6jfA4
zMuUNXsxWF2XupcV6yZj/N99Xi1GI8ghMaNfPdZPHYUcPUo0lgAe3t6iohIesNJbpkYJYRl0i3mS
7AI+jbefF/cvU9Nt/Iilto6ZEZEEvD7SIkLThCoe/A4hEfV790k7RoAzWL6XNq3o4lrZajWpWu+v
w0RLEIuGi4ZTmGCT/HgazFfXvy0JpcxDFfBfzR43NZr3ZqewrAlR2xssvvDGYLyA74QZ9gR4SLs+
goFltymLH/uNLz/bhEmVhgDZ+d/XcJgQozGI1G0yKmqD3iUReFCc+k15Q5IG18TQyqZrH6/RYnf4
21HLPVncwqnFni+oNpL8Y4kMxPtszMsjsUbHd7bTJzTDsqfY+R+yb7zGEwzYh0CGnEDfXNSqo7Dl
8r3yWqRDhm/0GQ19KTNM6aQiTxiCXM5eRiLdYfefMFLXH7/H6TcobbILIXcu5ziyjUyDyE6rgK+r
W/5m9BYMoSdon3/cFJw2iOEXanqKqDvzdSTqYLukwrvEUG8kDuJu8LLHzCvySeycCz9zN3zMUupS
Ph6L+Ve7nC4Osn4m0k6zt906YP07kvHq30FP6cq8KMvbz8m6zx8C+/I8iv5DZIm9pXh5g7iESLPG
yI9aE6S1crxtJy7juwqVWAeDUsptXv/9z5a6v2NelyGTYdkc977t4y6mYXOmgU9npyjDBvi9kLGx
Ov31Xrs7OOdmcHPkMa+wkBOvZGKULPa8ItohdlxM2rkKLr7vGnRYO7CktYeOvYd88zwxHfwJkLwz
tOG7oTTpUsuMRvVuol9FSoSkrRc0KPjvB6TA9TlkoVzpHI9zoh3v0qIChBfdG+o0PeP4bsyMcoR2
yLrZDZxNggh1IDZxxVjJWSaKqmfHBtYJwr6OoaMcHqDhH3t7XDaHdhjMEbipz5FlBgWQCZLuVdad
D5qeMLz3Y5XD3L+8PWJQwXhZrz1NZdfUXc/bz/1ttk7p8Ey6TOAOxfnoTAZ7d/8PyvVo+Wtkwl2J
CgT9crvP3c2uR+rrxyjmWuFawyWe8Mw9P+jbDCUS8DngGquqkiVVzYnsAIIKNYL+nR810YITiL+U
PiiEg5+v3IsHR2SktLA6wOXqENkEObqZVHr5eDtmT4dMwyGWNeSpRpOU5Nq+PIrsiER0esvzOoOi
gIyeebIh27REekAmTmluAg2FV167dEh7Q/vn4n+r7ukq5pC4AGwukW1cGBhpr/ZgGq4oEHE76CMl
UmOg6pT+IecTJtMzwkbwrXdYTa1n9o11y1OCOz0gDhpHHy7i6LLkWdobLmPrRj7FFTCW+9jakjwB
JCDSJAcUZ8oMMSPoyrd/Dlgw59K7TEXjpWmPKJP2ToKvOne4SMdVc+noc7Gg1ITK7YSxXNJguwji
DoKYHifBr2KvGWSbj2Vhiyg6J76k8h2gpDEC7HPBaPLMf4w06we1zuQS62o4d17/eUmhcCMNW8O2
eJO73acllq/Ia3aqCozR6kIF1P5LXx+KiYPKC5w27SwstBZMajkb3N0AWzJSfYnqcxkk4A3r9gLF
ACZSoLmoKo7nTHWI795SwWtb/Zrz8gA96CRtVCVaQyTSsob9HN9AvQ4h1RHDRnYSIBBOJBJVNTet
tgLI+zJxDwfYX33qxbUgJWcrWmGGZ4/79h/EXQSjSh6+bSW+L/DA4IrdlbW+1B4N3V4QXFCfC1UE
ZsC67qE3UtN2uCIczvY7AhqUmkD8vTd9/Jy1z4vj8bDd9VoqGSavtqG8cMZiyqfrdXyWefzTc0Vn
Dgz3REzjmMhMXWdpIA3FyS4xp3zfo7MLKNt3obJeZgjf8QjCInSjwx4w0jmlEGO+58fhuqIYIgMH
NJ4tIosxk9sBW/lvv0Kgb9riG4FYOnwe/GjKtxfyyMHgnrgA+sxISALvUd3qqtPuV7sBhNOqk5Sy
tyAefrLXBwRrLOC4hc8R7SLlSmjWWdwYYDZOKg16K9IV87aO1Vty06I9oJmqzy4BY1DCK3kbkgRw
1HXVlPWF6Go0+wicwYAlTSP976q15XNMnk4zk5Bfy1woviKwgAAq0AssxuLC172NBqd2UIJjqwUv
VHesZ6jVCPsk64DdGgqW+S2NVdyM9i0pcRglZeQwPLHXw1MDyAPr+Ji3QykjQqv1bl5mDDwSmLQ5
LCQMuaVge+s0VnBgLyNvDt+MGFyu7iiKg5piDe0cFAAUz5YlG8OR1TlTqkupe894jSuQmnkI61xv
9n9s8pV4lPF8yLUAJDnxTDzJR67DDgzsk2l+OEDWgXI6i+iL9zIqLrO8aiID+xOivdjZeEhJQFum
O9UCrC9dzV0sWO/KbdRRiOpmLv44oFrDHGgTd+b7LQMcDMhWrQZ7wW+lSzC7ygR+MFTUyezBr3dS
1bbaEPgzEsmO/NFgNeCa0neDNt7cPing6fwbUevjBmg8E+EWEPRFDQ325H8hQKXip1X06PMoXRd9
vEWnDIjkQtTQCxtUYGzRnxfWEx4+/dAxUzauOBXGmlDPSs4ftnpDmTn76rBRpu2k+3Ca8yCLw0h7
QxdWQWjpLk0TUHqfo3cevSQ6zlUhZ5f6cofWLpj5+LHBqR0KwsPtHj0w0QI2jWBBD6fxI+fDh4Ix
7Yj3uhh2zJM16ZvqJK9qh2vvkxoZy8OqqRDqgXwvcLDYrdnj6mKmN/AHFsAQHEjzM5gcf+muyOvl
aJE+FgHanrblEPZjUC6GIRl0ozAZfcN66r9Tzn5XEmuIgNNJ0vZ0VyAQR3dBxRV7KMZ9bF1oxn7g
5d6KwCspoh7yc9f8XBCGgcSyT75ZqFP5cF8C6WkwaCt85F+gh5M/r7atjitTj6obf/9Yw5seVGml
crhZooORS/yjnyIeE1LzfitbeDnjlOXuhUmfreo4atuewHh1mTwRKcRBFu7XVYo87YzIrSJaxriM
eAVpt4Ed0XS3qlYQ601G8k6/Qt53kedQHRFLQKmdn3uGJXZOVHcjS4eYGPmBxpYbgv5ZPcHdgBoj
49PO276rCEUDhEUq9OIW/qOAPjyWFTGNxV8ExXo1b2NUEVm2n70o9+qCN12sm/YaS2Whnd7RoaIq
c1pKIpfMysNfp44CkE5jRYvvjw58iRi1+/Bp2/F9OIolriUbT6UtHXBQ1gc4IaQva0Ah5hgW6tYV
lNvvrmTzJcBvMQH8djXSK5UxuffjPjbEYqGrsywIxhhO3Wlp+5F2f/3BNfhxock80UdG0R5YB29i
u0Ghvn3imHZrAnXX5VcbbedeerQonym0qSholFpFQapu/o//5VOkdD65qDAiGhoZzRAln/VH5Jq1
LX52i6fo/GGFYdDB8olbSBOLnys9m//Yjekbwg6RZY83o8y3xXvxICPyNZeXknrLfZDrHeuh/rnh
GhNkcqPXijHymlaaJCNnfMIOXEnZkFoqzQxLHRdklBHHTpDbz8+6jb3T8xeCwFpkH5zhtJ+pSFPI
RhadL8rPRImX1yG4sKBT2SzzxZNTNJAkFP6V6WpuD0plF+6saHgbGc0FbEx2ekY6Hi/JlzlAUYmg
bL3FhJ95yYVrZ0dqDcTN0x7cuNaTQm4MQs7lPLASLN+orXMSNoXcv073z8JzbKTRFIaYEnBXD2QH
u/D42ql9EHekgzx7yP+6DbqBr4594LQjg7J57EdzikkLVK0Myj7LDvYu89D65aD1ouH+tVHKhTr3
0ioJbSoJmY1wp+LhYyQSUVojGgJF3DWKiMlokYuwzMaWWSmDOCIvG+Rx9vvd51dLZnEaq/pIPvDI
jw29Ok4Ntb0t0b5SHqllYN34lOu8rYPHv/OdwiLZW3XU0CKAIS+Jra3y2Nt7gGQt6R8egF/bH4n4
F7kBRohzwJaYwyUnmp1lz3dhckTv2kFI1stV0LA09zUaL7NtnzSItDKljlfvaN/syUwhWL2XwubO
NvM/92BgfqPovpfyyUEIp/y/BNv2u5XlpJYAJNESaGCHqcR1nEGM47UJRIfGU6qU7yFXiUppdyt/
BjcQuo/yQcvsJ1HJfw56RyrJqkGNREaK86m3uSQmQsm3mLS8oKvKmj9VcNmMQbqiXkhXmqeKXc46
QZoLdBsmSFW24NF82eAZREtptuAOUpd4IKWFL/2X2/V/wLuVPbP8sSdiAu+3Dm9Tm+UdDd63y+5U
X7MUoO6sIFP8SGqLY6UOv/6qD2pkIeVpoAMEGtzaOsm08NQHrkOl+u5ZfD2qLgn06KU7+slv9O+c
D7adKShZKZQuVxK7H7gjtlco/H3ESb0Rm6Txh+BKl1TAJUHBpM90fMk413DqGunp1pKrZJ7gWSiW
wJk+UKwN2UnTnzb61msH3jvsFrCr4xJ5dYAROPUc0UVQ70I+fK33YU2s9B70wGi8awuhfBIOABZw
fROpGVT6QLbmar+xpqB6iYcF0hR8DK8nHFsAsqJSqyCosG386Y5CR2ahxKplcL1CAn7+zI2CeGYK
XEhfmbmMiwBGqK/6Vuqqw8AXUWrZ9hQ7Cqf/B9rXw+w3sSuqzi7qCySG8/1pjQQ+f3Y5b6ER2BpY
0UyNigGuW2jBe+NylwgConO3NSOFPh6bEF699fnrtRtALalQrkQtRIznDtxlcr3ixvydIR95gMFs
QMDS0cOop4yYOpkzRYvl4uD1eEGKkXiV2zkTMbb3njO2yHyRUMx682Jfp0Rrd3nCVmdYw5Cz9Ri4
ufSTqq7sIki9bNUktktmZXQhpGj07kk3oJUo1kIE49tXTIlzJPwlEX/aenYOCzBSTORQJUTrNAhh
qEan2zUc5wPrmxhRrtk1I11UI1Y23oX7VezA8aJTIwltcRG4JgKfeMpN1st75GVWh3wm7hfJI5Fl
3N4xuGLCPVqmV5d/QkBzIgbNcNmDhsMFjS22RJzxmDrxSmWXj6/v1frcr6NE+n/OZZ/Bi3vKREQx
j56RpbT9uzyfZKlipR5CUDUMDwFRT3oZdCXrJD1YN6wnaahUqifmojEeW6yPcS4xCi6+0vn5OsmH
iRCy4tDby9P7lOSUkKjoGukZxip547rtgsC936TkEkW3Lbab+P38A6p5iNmQbGSHy7HR2Jijbisk
e20goWXBa95O09CXD+mZAsbyoXuduzj+OvovKvqXuAvKy72uLZ/h8cvdSD+XYRik1HxdWPyX+lSP
e6YHfh/Tdo37kcyuhjpvDmvC12tlkQfr9vAFJs3dOYBjK6QP4M8Jcp8zwj9M2Y+8VrujvDvr3wui
gRLxhlWwf0g/RjtIvM9JwID2s8gKwU+zEnHWeaMEh4kHWaUUCktHU8dRXdUM1E1NfoPedk36F3Mb
N0wD5RRL/DkCDrAoFIjLAK9PSMcbRqlb+qDFNy+QPnQZUpKDTf+hqnvyLOuvylJsBF66oPX3ui6p
uNw0Wa59/Seen6Rbu0z2Hfe/IONCFSnorGDUxeiTG3EeT+Lg0uzEBIrV062t1zKVbE+sKyhCaopr
DgFWE2tfhMCN/8drBBBf2G3N2ia9oaZPaoTVLE4u2/O3nByNuZehHj2lMGGzraZ9VxwYmd9yCVi4
fonwmJp4W58SQmcP6D08Igjc5dwPPdMTDeLQyPSGtM9KwfD82iK7DQiBiFhpBn45hYEMEpG6kfpQ
HO9U+hk0VC+6oaONjnhzzMAkqMNhK6Z+2W3s7ZrGdDmjedGJ8Bw0nDziLO4ngox4JEmLR3hUuvj3
VCAh6eAL3+P++4uuXZXUPbz+y6T2cMIre+oXslxoJzuYrKVV+Mv/DunssZBGM2pBldvTSaW2ghF5
vZ7ELe+Py4r2PKlo0nIJMwXKmoAySUTQgSNZQ5oxUzFN0Pztks2GWQ7ROsl/p/2d51hkqztugivy
J3ey90Xjyno3zKTAD0yT/+qGCqccBfdAA4eRE3rUknd9Kf9ja+mekXfWAw4P7m80zpsfUyDgk1yG
s9eAYqwNi4CfmbUYYbszHvzJnsutw8tEwJGAfhyjOXAvSdAfumIPTYru/K14SZjtVyUBRNsC1JIv
GVwEGolgWi7Q6DFZczHn+vK2I21rR3Ri7Oilbo2GIZut/dzwN38TvQcNC1rNkmDcb1whugSdejuw
eJJCrWVlpn+Z102vDjxNmOXfPF5rNZ2sxyzkOrwlhOcAyDl0r+DCW4VkxmJID0KcCiaXRPdLOJhG
vVlOltKLRjqk8NizEROskyGlC73/JY0D5Aizj+O/711s78M4u/SgC9V2kd+n9GpD63w3w6DHQfLH
6vyX9kHJC3Xv7wedXpdbT7oS24FDGfMQq35WFrQJrqxuioZPtUIuuYXZEOQbuvt5hdt+UsjgdSTh
nVNn5G63w8pRTCtczSj+T9RZ3sRyK610Qak1Swod8m9FxSHPUCW+9qjD2VzB5xixD0PFdF58SHNc
rfkGqPhy8pqvvMVrlIMzAFVRS2NLzWVSV1NatKweOzQtFp+JTi6Kno4PFJpdLCp5Mws8Ae4bOBJq
ZAYzTmnt5nNttVCL++UA+X05cp6+hZQn7x0uD/kx2m96v9h1Yq+y7gJle2F6+aizq4KS1nVtlTQg
GEdVCoh3YqMA3aT0JRk2Mr40CG4zmRtrqebh6fmv/fU5rKFxgsvlwZso4lBLwDMZGM43CRebRybI
FCu3EjpqCiDUBZcK3OeYToow1XpSEcpd8Zx+qutwUosNZ89oUP2WIGIx6XI5b/Nv3cUXDziIJ1JA
qWLtgmvZnbO4w/Fpn+7oz2X8CUUUJv4VQEVqG8DlFjUAVqBe1WbeTqC0k0Y+yVUFvBpJ8AaqiVmx
WnBRqmARUi1wN8Dfq1wCJYec2fYyCr0MLcWegqrJoTRCTlaUtsZ5NA2XMAuarU2SmSfLix2bfJdX
v3chuxz2zb1ywA/tGqW/F+S8YxLuoS3JFbRBcxL4d4udO7jd1cB/zUN01TGo+7fZws6l4nifCDka
1C038WWByLwHdWQClpBYkJa9NULL2oNTRFju1V7fFTbtTCvhS+AeiduFhaueeoPYFIvTXrmuu/vE
C5N+JMJSdO8dOGo5287IzVIkSWCqaWO1I7Fabm3/Wt1X1HM4LJlndyT38pss+z1njB4cl/evZf4F
tqie0qIRwxOkqDCMZuIpuUI4oCMotuFlMCjexyUEBCTvAtIDjljpMbuvlf9/70xloNlvUhluKqJM
rZMOJ8c7qWN3InfJmnElA1QJQcKoKlJfNuhx1FIn8+crd0IK3HeH7Zu781QTMxgySaMNfN8Y6XrS
fkElj/WZNrRPuVzlmI/vs4kzIpDZoI2lzmZr4m5IO74GdGCERKrIAmOtyHiZNZoYTimYuGdx/xpq
FR/Iq9PrhDglACeKx31yckWqIDMnrTELuL9BsZX3QH3RtlIGBNDLb8BJEnM6W0VP5Cdv7KjG8wtd
efUaWaQ8BN8oO0sGlTSIfEDfzEdkDZCc3FOsnOij24Gx/zY7sQeXQrGF1/X4PwV5cDmMJttDFePS
xseoXRNvoLL0tmxflBdzcr5dc2JatIVrJUG4HFgmuRdwiAkAvyOu79ebkTnMgXGd4KkQvCGjckkJ
SFSN1Nh8XEMF91yR0t00S5BXOO6uvUBh6CJrNGSNWEL7Ep2rtLCgJMWHYbQWCahpnruNSgxC+hgZ
JgwvW9ook4TvNyncOKP6lhYkbg09VvraJ9+BX2JwIbGKJ57q4gCXtUEmG5Of96BKymgzeleXuHVs
XbCgP5A3rsj+bK+FpuvRHMd+fdp8p3DRBUhKm8iAa7uPnFu4D5J1u3FfzxHsrUhKj+LZj87ZhEXi
PDeLr1f0K0jasY/JJy1CIDQPGlrrue6LBGLDgH5EcuNG0s0hv9M5i9K81QsOz/BXlgYdnG3Zko46
82hmhIPm6VhcpRcl2049mejHgQm9/czT8YPF+7+ZtPOB8q7cS8RwFEg03iV4Aaiu6wjNTnnmPkoe
xKggMTjYDu8eR/64DDVLkGH2CfdFKFfZ0POoBBCHDuUT5l6J4GMX3rvmfF415igM07dzr5TM1X0C
DAVRF+uzPeVJVOEp5Kw1IGuJvZkScPTH2GNz/cry4omJcC+z2ohs/h0dyed70X9ThV8og1BlF+9Z
5edJ0pimrRtfx6JiSd8BCsuq6xThH8aPBvB2vNaEDWtRdpOwW3xnskLZJ5w26xmwNdCi1QxmIYE9
vgUYBAirwlR7o5tOgDTJyENKnSEuzlQfM6jBGNGQ7eaiJeiYH6V9SrUQfkFVLTzKIghhtXYTmozs
qPKZjY+w0xFn+FK5XDWh5QJ+VsOO1ASAAMaUKJmarZ6tp2y37rvZXtzbchRuAm5cqrwhS1+jhLcf
nMn9KCCdp20q1H+cOw4cOH2MSurhdHZWM7NHsFaqO77m/CqGQiwoNiO52BsTHCz0ZjFF+t5oGky3
AzcVyDPkQf5i7P9JSlngGRpZ3p7jZAk62i8eqseqXQmft+wmBZFRt69upd9P/3exScDe6nf+94Sl
0JOT/4+QGNPb4x6yC40FeMqU6NTDxxnA9YvUY5Ipr+3FzInuB9yVkjFqbXYhcQjwdjLX/Xxp1MYI
Y9JelgXt1o9p+Eg7KaUl4dO/uodPiJxptDO+so5lRmIkmZ9fEtx5pg2nJNUf5Ipn8vnUVKQ/Zm8t
ZkEGZIMnT1cn6CyEmv7QFhFtoejv5yJ1FrP4Sr0j16OOjFJq0iAwqM2R2ZSn1D7qhgUU349luIsA
Lo6Z1/YF0TI+NKKxGW52ldIioYgd8eyRtfppZDjcKPQMrNpCvGMS4EGXL9vX5t6ykNXCcOQa5U3F
f8gc1/0N+Nkh8vujMCPj9UPE+L6+4plFCP3FJIJQmtmNj8/yLgYbDz7SHDKuO+8ez6swX9AN7V8W
+tQE9xc6Fc3TOvqOnlcwmGXsK7hhgGfALhnZ0zwuHNz+TCd5fiGUzr+gylTz/M9AUg4YzRZaXrsD
PYkb3TW0G09rjifWEhZsPLobUI36oqOU3n2OP7SrFxBeFZZMQ4oth6pLzHLJRPkfUCpLrF3ncrkf
A0DVAdr1dSVMt4odHyOcMn45q1aHcQplRo2Kt1cdq0fogH7JkjbPP890FbXsP8LpbNfGv+xDP0rE
hcZsHcx+gPU5h+jZ6DMJTCwlmFqgxDchrBj03yoWOHNeE7QzF63qz3abWwdO/Mo6Sd7TeJt0CRw5
K7h1sinPjTTanIRkIdqiZ7Ijf8xjUq8w0SIQL4VhKwid5hZ4pbIQlqrnW05gztpohiE1WxN2v+Vq
ThTI/8iDABrAlfUsXkXuYHYToImcflZbhB/0jb54CEXQ8+VIczYpjJpiIDgICfClDJ4zGgaSm+cd
8LTWbckwazKx9eI3NKYvFHkysxxRRSjuaLkcJ1U3SBouIQSw8wanUvgWuB/q043eP/RGqa9jz+3G
RJKcW1E3XmU75bwFcLFHcmD66UyqdwqaAhyftqwGX7azcuxEqzCDXOBgXyDYerB1TUZjeMEJJ6oF
2U01JAh5nz2P5apJnX4EvpX9kmVlTN0YGWp/cIVaRbqXTIvnFCMzZLDzuvyDd8wWzdiqJk76OaC5
+LmgRi3S/t6RcbS3n5F0MoTh3LVaACTQ7FLIDsNldcSnxxh1+C/RA7QAABfvxUc2Aq6dtB5s1NR/
Z5dNdZNYAb4dn/HfsresfO0rc8Xhv8YJjtcQGr1fQ3uxLoSm/ry84EuLNO0qU9R3nFmE6OF0DiBG
yoDlOFiCrG7sLtiq1lsEjGgi9sQyU6L3VDS7h1FeAb1VyzDYeB/gWyJ+lnUZQaKq4d/tF3izmO9D
3qVTOWt4CO8lGgcNagZPLmcuDut34PFOkhN7T0Ia3XHHPKlX1MJ5qXsjagsZ4rAf+46v5Z9YTPKY
s4vnY6Hxwm0eaTFin6twwL9dtpOkuPeDZNVt1CVhl84dkWftGUEVm/y2ww03q7CEXtOKnv7p6VV1
xycq4Me720NUP80Z7ttZkIhKIFJO14vcsq/UN8FpHIDdPj6FXHS3uv4kAweAyMaBZYI4VicWos8C
pLBj2YQXLRN8v9eA1IGXdlesNV47+I8wYODRu+W/ho+0KNG0Ola7+jRv0f3bWp2P7ZIqYdysauEg
hAQJvJo0mKiDarjwmrgkvktAIvBNHcxQCqC7QnFt3R9Aw/HXKZ7r2Xyy5zsos5ty25JTwCjzaPoI
bFXJvCiwFhOPijHHrDiJ2lLOA2IOQad2ZXN+2GjT5HHjVD6t4fB0eJQDEklJ5o7oXX5SiLmenyZE
8aAecMyCUUgEh/2EuzfsU3RC1XW6xOu1GaSIQGDBU61rO17uGAaL8OpZfulIK3oOM5dqCARCKkeY
SubTT4lEUDRIqTG6uR4bVXFzu14KAfhjGOeGsnSrmaFAfX+iBFWXPmgP3BWgaMGehzbFUdxQ2m4o
WQR8EObJzC17+tunGmCQ8hbyQXHVKPgPnVhgufqL2s30COIr7eHsYMyWppeyElvNkLNf45VILsIh
cSk24Uqisq/3Vh7CSkly0teb2x8dax30K+PbiXZnA+2q5KaFtjqRWyjIjhWSRtPp43SIyuljp8dR
q8rnBua86wrh8FE6d/uQUfzN4MjU0elsPySbHPMLTy7wAmLYM+PIKdan0/HJ/hgbjw2Y7pPdGSyE
XV0bzla79r1ed+L9x6UH14PvBUoSTixxAo/0sCyAeR/49B027Nzj92YrNIMh8z+jgWYEBTKr53Nk
UkY/O7AwdOt/wDgDUZRXPLYjoKbs1PZ1e7bZ3neFTFwhYTzHJXkYUvQAg4QeKizBn1rP/q1Bqxlb
8ow/V39P7ytDZu/G48EHguTbamUwdlqaF6kQ5C07a/voKOJPS3j0X3BLy2QSWYDpXoEuQMz/cSDy
5GNXlXdRlOrGUjWeaENsYQpEJGQcmgjzETS4+98B37B8hOyTPL2erpudUuj3KMjWb51Pzak419jv
6ieo1V8ISuUUjaNM0klgMmETno4huzhv5Nx35oqTFlS/eQGWnM3Wv2WQLMPU3cYMwb/IA9WOCtAe
0vAHTewiZ/2g+CF+Uncb+Axx2z4VOI36j8cch34t2iVGkwOkgX4opjAUNIvWhDOhG4BDEKjyE3fB
uWUdtJUeFKQ6pyvEk4Wn58pXs3Pk34+Sb0OGzh5e7iVehdaR96JNyaYqBI220KL1jbcsOP9xO11d
bbdJK2lIHwatj4KFYLzZeluUV6Apz0nDqqnTQfWeieed1TjSL+oJ1/wcLp3BJyOnQ9QcPXZT2Gks
JU4MBwgQrVk77Lr7qlBq+GaSU182HUKxzX7m8vYsJTdWxE2rHHmnMq3S6xV+0bVHidRUhyqACMO3
P+EugdQwZbOiFuwUzb1VP4zBevOP7wYkrns5Nn0ZEwdXk2CWdRTgPyj6q25zGv8ug+k84bNhpCGv
mSLYm3HSuQNHUPlKdVUTy+mnGJw52RF+2TjxlTlOPDH0Emdaam8Kp09BCVTqs3X7lSD287aTftAP
xT+vC9YXMqWQHbtinA0n6qdxW7f1Aystt4rSrrEiqeTlttmbaERKeJaASXxOLQKSc80oGsq39+br
saIUXSQnyY7Nn4rRHjZJGqngr3pWJeB1tSqcZf0HUKfNMz8J7HCXRyq9TYubJe9ymvntHHqy7e8w
Y93MMSTbEl2S9AWr46mZ6bFRZ0+eGJdR49azOeBuKvnIlEFQzkgIoxgDArSG2E7i8BobwZ+h4cci
6nouY0ynRchlUvfOZ1gEs74hiFTboKgbsnQ+Z8NDfQ1X/Kg1APJO0HZjd+oovX57YCihUe5k/KfT
t4NFXUyZJD+Jy3e/WcByU4nQZEe+Dw4o6a/E4pBzNsXM4RcJ/Kt9V5XnMzPRnEvRg6yWG0YBxh2x
YLvO/zwofHpecLY7PAaQ+lPLCfRYvs/LgoUdKduVqoT4+QGnmrfVYwvfZ/enoSpHQUhX+fTtZys1
6G9Wm0azo/o0Vj5x4fN/zCc+douMKVl72PyrY8t1hXUAHBXn8mIynIO8x9pVmxGosae1QA5GjHco
pU03HOCt1nw6akGviTZWKPjf5IF0gq/Lh90GxuAHw/vqU37qHcYw5EYTNrriWiXtrBX90F/NgNq4
le1okLh1JBjamojpMg6S+iBHGwv0/2ZpNtRYlnm4fnrKEGCJWA1n4hooT5CKzzsCvdRwQ+w4mKv4
/CHQS8CczTjjz0rGPacIgI/0ODNqQDzkDcLECvXJ/fs9jFgGzli6nQVgbNobu/h5jGmnjZfBTWri
AMZ1WZS6/LY7EBPUDiZfKpdrcVA6ePq2yPt9vVBlAfgwjHyeY09nH+mQ0vGBw84whGjlE5Xp6GYp
1p9fBiVSjQy3bl1Lzz73yK7KFa8TJHbN1bOv8+B79Mn1lWCkjZcEbJUVmZTsh+UT6Z4qhO4EPmzR
jMp2O1Kv6BvS4xe+5BR/2e4SZPkWFuTADqfdSUaVp0T/9F520kxCWCWU1tDfn2mJHe/T6j6V/Mx4
QWogYchMdKYHYoG2M6Bt2ezVJBiqAtCxZ1Wc1xtPyKS4+1YcpFHwFIdpseva2XKtm/9jOzta0x0+
dzyWC5osyS653Jm23jZHzSdsDixmn9xGuov4FtkytJ+bsGxXz0kodnvF2D/xpE2HIZUe5Oyhc54p
a1otTgcAhJ24A5zzmiMD1qMzXQxENBOuLCXnn1do5Sm1+bPBH/Qh4I5cp9notlllfcm67vx9gM9d
ProAGuvwwGYenF+k/qgMrvUWt7ZN5LBCIwMpaUyoCoInyfnwvmcfO87MZktfPIxAdnkXKm6tkBxK
JO643u25LmJt7OIVRY8cPkRUFB0gCcVlQk/WiX44YirM4dm083G2ueeYEM+gZVldKwwElSexSOx/
4kTSbXaEVFjIQUfDH9Wb8YSeNWzvpYYlKKPsJKXez0sIb9OLIVl3ejx68bmBGInIrAwe4HT+ofKD
/TB4faFfQtgVf4kAOR+B/JeWEHRnwQXRt3uf3i5DVbws1nJSs95vDCGx8yNU6YcXyeIDM6y//nTM
jLC3kdV4ZvXVXDN96zvcpkJL2He994ngij8idi/bPl0/mkCgT3KKNAZku0kFykO5fwwXgiJY0HyC
en/IolHhSIW62ODNHe+ekyShybiZagCQ/9RfLMZZgkVBCFgzClGSJcMsYn3osmvsHu1ipldmDAve
ii0Ne5/P4tQDhxkSsN+8gPtHlLNKZpmlmZwZpWVK+6Y6ykzvsXHvqjASnfyNWAP07QYxtEi1vso4
N2K0hOLCdXXnp1sSKR0bEC0U29t6/ixAX7l/JzbadVng/gHn5eU6wdcpLH9qHw3C8slm8wjhUjJN
dh+7SVOpLii/CKK2DNvVP7CRng+xejZnP9L0mEdayeZ0/Dhkw0m9lm/Asu1CKuL5eKEpWkZWeSUG
6DO8zTmqH8sgEOJt/eqXKsQ14Yj51ow9Vs1HI2rvNvRHSsYyBdgD5jnK+Xh4gVlGO6vIikOleSBC
8gI42C3LhnQqWn/ZWsWXQcQ8CJiUIQt6aNx3ijW0OJXTOOLgZFz3SmDGFWqLEGXMBi7dWfKpdwD9
c3k8joiQEGNtFo5IoJ5EZ3CLjVKe2NVJB7r3GAU5nTDm2fc9k/weFLRd3BF01CIlRf0aSkLof44S
YMz/+fS5F0Ol0Tsx32bAqqpLkSH5WG2rZ3FdLoq+hC3esIZB27d2MTkcb8lVwEHtEEF/9+JKSssu
mW/fWpmHBpYtpLECX1wXNOR92FTiVlUM8rU8APZCxhUbg1jr2DfyrV4H49ssBrO8AF6bLM8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57232)
`protect data_block
Vkz4irQ6ZjiiX8Ay5wjW+TDMGTGnMZd919Tt2FRHNSjuSZ+uYzlvLAQl5xwsuMluLgeUQY1dE+yb
dOk4YXCP50ZC53GhphZZSxF/p8IgLv2u0nOd4yrYOGJ0wZZzJEcQRWbbiOcqgZOCTnpVV0vQxIhu
XfIKOLr1pzVZaj3LFqxPC/jBA9HQWOLBj1maGtbv0QXjnkY1XRJCFq9xpHzdYSLIJcogmuFjBF43
RfAR+0rK/HzKoEkj/7O2xH1jUfuydhVKDUp3gC9gBpsEQgxUUyMn+rRn4ZsJAaP5udPeiFx1cQjE
x3VLaQCaWCfCMOJrCOY7BEIyFcMaC8+ZbbczKd7/44Xrn4XwKcu1+yd7kIe3xdC/2qXyRCNo+5DJ
N6GgO5gI0tiIjjT0BtOrWS30V+aAOn9czSTedUL5dHh+8rkA+a3XSb/gWE067WeJm3hRQMpqU72m
iIE4E+YPXQUXy1Tl7V2gZzdIRVsT61X0lri5c6JWMwWOxSpiQf5NBL4CcokUSi/6V/K6lbSYvZNU
zZKxTrL1dqQly6GxeUqV7M06foj9NKtv236hBl6ACKaI6+n29RtsjXvOP/dq6fyPSWqOdA4UGZpD
H+CLy2HYurbRYoMqQAPOeTpebfQ+UZ9d0fWWqkzevzXRmj0/JWZNxvbtgkjYR24HOmmx8psjYVtc
cco0JlgJrlDhm7dKPvwL2qmGURNjpljY3oBYZwX+VkvimQuQBuRIcyKT+8VBTPaGSf4mjjm38mFt
6PK/JiqgIAN+dPE2CdWayXiqv7goKuYQFxiGZnAGDDcncETj37afaMGtQYkqnbSRc6AuDbK+YDcP
2558f6N0lmixhxBOcZvsE6dVmfNh0FNqbrlgcIUErW8bIcu0MCZu7dPWx4YkJZH8vPmlkjhGjp83
R5dSPVy4rjL8HbLewKlDFfotdVpSBYok4twszK8dQn5IcBqqpjfsEvOmWCxRdHGkXYrOp8gIDnmS
hTqdKftYoNXcfQd5JI0YYBh6EUfVRr4UIv2BfcU739v3OX/IA/ZosEr4ZFycq9lay945ALP22LD4
3z9HTkedBQ9SGv3evV41E+VVW/irICbaC8rZCfJ+Bkot162nsW3L+IJ+UYfS/k9OhbFzqbovV9sp
PYnzXkgTY1QczYaORRAI4xreogLjyUw1FI1Mw2cusD8yOfZCYEY4PtgbL1rHnIcRBcKJCxsBaeDI
xMdKHln27zThNDILinPzk6ZdGVu6pzwrKS+CvpQyD2g3DbrE/k/CKYpFmSp9kJpWgRv9v3N4Txf1
9YN79QoNlEaS68KT4hgicih3hz+5lwANVhj9mhldpZTBy/xfMOpfPWbCAtx3551SoV46SXsS2oe/
j6XMrLNik3V4i6Lrd3CbX8w+xTmMYGW1+oc/+n6jYiTLVscw2c/skIL7rWVdeeTjNX/IYaXwh/uF
W+q5PBQFFF9UCFQUK3JfcnkDSoBOCh5P3ulyHRG5/mZgCmSIrFQART8+whBxJlep2aWY4mUDdiQ3
E1IoLC/H5v6+CZECK5XlZahw6PzWnKiKkPMXvjy4YmmeBVXm3am5m8Rm937zwq9X6L723nmRKzcX
RYiTmh9FnQFeDrf6Vf0/R/td/G33r8uhYIyuvoU0tSuVur/W6ccQP+yWcwB8nUwXyhE0UxyDGCvE
Q0nC/A4OfFDLE7IlQjyYJsp41sRzdLb4T/cP8HMo0DQufCEw5TtBGw4heMO/xxl80a0C562tx/CT
wtqg+HDpr61FPZRUquD7XnzXvp9x9jfTkZE7e4A2X2zOUNTCdRl+li/BEoKKlFB+GIFHbQY161ug
d3NKtf6QCVtpQ7TO/C9zRinG0Q2WQjDUecwaEou7hQivnt4U2MM3bpWdfbmH88BNu2KI17bdh/RS
+A0bFbx3QvkVLaGH7ElPUjT3wWQC3pyXB+vpnjpbqYVs1WlCTY8rPDjn3t1ec7GPxWnygtvHeVS6
ADR18As+aMECsM78lgwCwZ32vtufXNQLBZJG95esAV7u3CxC46VyDQBw6JrP80BAtMtADAPiHE2R
J0oK8iTtq2VbtLCrNJiddrGBOt53czcMH7bDzCi0NOUjG+YzWNdVPE+SjoXf59HRRSrkUpKstfVi
kMeu/SBZYgefCALRC3JVUGf/o/6QrkEd6s60m7UBbjlhjZK1eeSQ+XHZcTvSz4PtsM8SIVaCgZBJ
FTLjOXoo/2YxqW6qBDdVAgqlDO3m0rXRm2SDaVr8GJHrfqj0sW68x6tAvnE5Fank802ZET/Iai+g
cSgBfTr2pvS2RnqzQ0F9hPMh+eqi2Vr9Fc1VUYGD8X8ahMk5YedpQV2eSazq/uer3XRYYMXrKAqb
vTjN1ubxcki6lQXjZnw0uKxcGPmOWXLH8uDc9edb9AUjE3WX2zG3VEQIFaSSzRBpF0Js/Drfze/4
lxVkWCDRs1FhV9yly1FNDovrjDO04wKvmMPdF+9o1ErZS9E40aFFnnl5+fKH6XKTroXWlVqwkF3V
L0cpxLjJk/5JqHat+JmHcEWFEEyH8Q1zhk8JdeV9X+mdD8ZZUBy8sZeLIuzNTytoOv06EPPZifw+
5rFnF7i6S4aT+3jRp2gBnnhKlGMUs80gKRF9Ra0xxNJY9yBjXUy7p5m160WHjVZlyckE5KtsO4ZM
Qt3XWNZFZmQ3FYac0Xf45ppj9fcWqaj1osXGCTkvPBKxiZgFAXAgoqMT/UbVm285AfaiFWdr1oGs
ZKEtnxWJmt3nH4IALBXul8T+5Mv6Vzq+f7nMHCWwg6VW5t/1aYd8MhxKr8WwGe0M5BMp3hNvyS2r
qquyVyalvqt+eIxOXqqTQK5lWyxqWaX+U+llMVUVe8I7MTSt4e1addMKJeIoSUYUiIuXtJ7PQUwG
8+Zd0AM7ZKC2V3Bxu6sahWxxXS0TroRjI66TBiAude43FowUfw3q6UfEZ9dboJRLZXSlikdtsjQq
YNFUNMVj5n0mQfBNPgyD4Q8+1OxxgD5ZPSsZ1wGmgSYPY0L1ZITf8bn9xT6JIOeDqeygaG/viseE
i+UaXEVJaultA5alQt4c6qf9ZnO/LXDjc6ndoTBIOH7AHbrbZ0MBTMxpnAt1/Sv8TZ9hUmiEOMCi
D7OtDXfawuOrqpJ09pEfwLlC57KVkMNfqbNpyniVNW3FIAyJDRViYbSjjdl6waUMFL7wO8uoOLMS
dmkiNJURPJu1j9l+FrDPiM8adovGTTZkVlYNL4Req7PMS0g/2As7J8BnLTCW8535mSDFwJY9bguh
yHqD1gP6GPZ68INaid9l/FY7iYaA4BgQgiYw3CSvIUy216fBKIUNRMXk3ifLiKlDsMlM00c6S8Sk
MHVOJUBhHeeZel8X5SlDXvXtJJqBDjCmOJ72egdOoMHCb8mRUTb4TcxJOGCZOv8e03CIEBWLDWRj
qnw0xJUEkoGbndF9XOnIty6XCqLTDaxJyYs9/wo15n4gPZOxEZEA+PghEDxL1wfR1LQXTv4suRES
jYSCTmg0fJ5d1gh95alt2gFH1QmdzL/Zer5p+0F9WQ+6iQlTpwMbVjIg7uiQhmxBGfzDDmjSCbTx
6ANTZcgKr+OOaoFp7/U/o49bDFa4WApUwEbg+dme0/jfFztAi/XULDuc/PzHaCh9fsoGlnnPqJNY
EfjdpyYdpLq7WbLwm0z543Mmjw2noG3hNuhNdE+PHR1AU+dZKreeXLTMrtY/kziCnSOcZxmFmk19
WCEReKOh7TZx7M7GEWqP9MCBOtPfDmtjeY08cyDyPh91kGGEHgNyr0u+FtR38xSgGxnkIQ5WJYou
PUE11QQ7Iz6jMhzcQ4sKYPmVJIBEuquOPRkZ4+fn/Dyw4eQ56jFQU1rrcPUUEcMX4DeklAgiRTyf
//Cr7G7/eGSWiogswDLL7lzgq/uEFTa3WHUHB+FFCyADu9DTaNdam26vkuo/a+NC8eKfnr4zJQNV
gdwNx0bDZc2Alv7PhndmA0SKYkW7NO3a+3AVN01YXmb1/JxpmI7haPtLAFC+5gQGE95dg+IOtoNu
/AgG9EkF5e1BXWB+KMpfMNtgHtZSd6gdMd6grwKo/u0RfaJ5yoOFjp2IN+arm8H/EH8tu29nYXEk
TzdDpBkTm49ekVJez+9TgfFdXUq5SL+SBZe2e0GMs299RJoZbO1FfsyrKaaPvdZi7K4+l+VvqB4y
kyMVoa2zX1A3wWR1xrH86kkal7SltnXuvvPF+te3rIjnjwQ4Ee8wcGvEriYEXXWqUU4aISoZqVmV
xAnNYwtqCOujlxDyJ3Eixi5B58WGChlyW/TlbavY/1gCHG80Qzs5ieHVDtZN9myhdlFxc0ENPzDd
Q0Mmc2kpQCy99iuSRVjB84SuFrpy8NmJ+X8LYn76fv8Mhpyi/kQYhXXv3TNz7XRl/Bv3Q6H0KTLJ
8QAzfYO2m8mis7yePcTNjMbLuD2daHS4xIFnz75UjvxCj356IDtlQX4+R0NkrklHY9nw4iT9hYei
elC41nURwlfKWCmQoTS2N/NNW9tiHBlIxNfBN838A9CRiWNxWXVQtCdjUc0Z8Cdttkza7B1A4qHQ
lbzDLs6EoshaTtkdJ6ksFn/Pc3yKaYDP+gSvp6hX1dvfmdosQ3wRJXOmzAV42DEj+vcFortq30se
+ZXQ+iMoK3dS8+AI2wjuYCP7vfY7lanb9sEgKKL2KVb4VN3v7SoG4GgwMes21wQAJvYe+KiCPonk
91o4ZJlmKsGdTZY/LLAVJ3xriMhHx9jY024alau7clNeTT5h+Wcx9mbEaZAbChVPPzJLI+G6fqJQ
kqDloGuQLVMAEh5WSxzwf2Feiig9t/guBUPiN5gkq4DN5UNR0AFHKmnZit/BP3PiDy6p/w/TXi/Q
1kyqz1RNn34zjCRzOAipl5DF/C9InTFhpQgCJ6YzpKfdMGeTQWbAKgtfUA+oPDms4ViePEaztdfp
o9G58d8hyFF6CqqvxzDpx6+pUZS5s7rG1lKDfcRp8o/4htyQQmDiB0JQQWQGxJfMCyM9p91yC3eR
7L+y2lmSgTNOy0mS7kGCdnnkADjzBoIq/ezWFKDZGyllc5zkelaMwbqTVraJI0F+9j0CIVlPZ46B
NRPIiDj61J1JHSSKy7G4R3wAhEBVekYdCMVFSpeurtH/WfhftEQmxTrcWzXPIsfCxBoliYekogPQ
O87uQM4Y6IZU5A9s5nzLScKTcvy99bNRl7wSi55/uqHInbUwSK0Jn4V6uZwHxK3JQQWB38IHDUZ7
NnhZPPrViOT5kVUqHsq5iMZkdw+2y4hucA91TZ2+u6xNXu2tPEkSQy6/Fwzi+iL6lRWVCDY+Ia94
jkHtURK9aezupoUMo6P7Fi1B80oEp04usDBax9Pj9YDdFVsea46X0Rx/35LSmhmU/0leuNCg4MNc
CKi8VVsUtffjPqLQbyRePprremwfMQajbRXk45WSn5Q6cmMjgr9HieAsuPuKQGj4cXlzXUuyLQjB
oIboEANuDLs2mMi1h6VpjzaOU0+6gJ5FH7meRSvsak21OoMyk33+dDgIF6e3R7e0AmI2JraaWSsx
pAgFsKPFPy9DHtZtKQnPY2oj6hXnTBCAiFnWWBD0SzbcrCtygf/OzI4OBdWKBDigh4W+quBlxje4
66RxS4zN66k4EM1VPyWMjBOu0J4yBrNOQ2T6AUhGGfkJA6GDKd5EAjH3M6YvJ7oihiirzeSZHUBz
lKpMisDbSnWDuiW8izGMAF91DMSUOWV/4ySqRMYk177C3FAOk5Hp8qgbsifcjNvJU0krN4nil4Ii
zsJEP/ttnLNYXejfYJW1GWLEuKZBReoLRkDpersuPXsAmeDyzDS0DXeSQp/Ke277hfXlwxUVWejM
Lhuea+0joBelFzbiPD/Y8p6prUTvVfuUxPkSQDT4ncISWcAz6hYPJfUT6L4hKiR2tq5bZZWLrIwN
GKP8Cvu3Z1/AIU175/kmQCVk9A9AMYh5a3KOhf4TlfGz41p/BmVKvHniDpC2rz3Q+wI7QDUyyaGJ
EFi1mxeE8qhPVxqgKahO1+VRBp4dCBBKn6YQ7iW5isgvNJ3dCGDeKCgkzHhZ6vjwR/42N5vv4xx3
RyCFL53tpZ89zYwF+6gyx8q7sDKiA7ynqXYp53Gc7CO899/Cyw1p0GUANRSSuRqfwLWYyvRRmfMT
kLo6qu0fFTe7CGX19Wsq0VQXB95Bv1m1BzN4gy7+38/wHENVAZwZ/Ki3voNJ7G3DJRgdTZKFYZTa
0FcKfXRNb2bC92uBENrfUJwBQD24j8bc4t2kCv9l6BlaEsJmV3IX9rQQiSnM5mqztH02sDrA3Wdr
33QmI2x4OFTSJfgwJ4dseV/efgBQjfeWplSd+LELk7mPNtGbyLxtRcivFt41/rn91mJFaLLqU+/C
SBTvniQU5lEHbGowV0zUzyE6h1kLfmIS41DaMTi3mkvBlIAebKT35UEXc8q5ix7RF7TCmDIND7zD
iD8zDihJGWjA+sscJmCxGZWoqTkSC0qKWY+VQS43p+XXYikNA0GS/eUo0l55au06+EfF0Qysf5+R
DUSzVt4BVLT6op/mfrxXUg+Oj8JFqoZCy9m6bsbmxwR+xPgl5x6ttMA3xa+3ag+z8/Ifym3TTH8u
sRwHwCEVep1IVNJbOreiXOgD1odv46WkioH8M3Ni+/6zdY0i+/mdTkbq/6FBRySdrQ30ZtzOhnhj
xnxqJ+bol05LwTgLRfR8xOTmgGB10lxYdqCpeKS5GwFuhlQnRfT4K++qaUZmRZObpkAdTtbZoayK
la0NpmZCame9dOjoG5dVkHccxGvRzAnbXHmEo4uCsywA2QHCNnYY6tHwKh+IyVJokpcOLFR2pwwS
AkCJV1II7Lx56BQMR4FUw23FvMNo3FeIXDang4qKILkB0TLsw/Wq3LEQHApjJQ9CXYA5psRxgeD9
yBCN+cnBIMO/3F21swD9b+n+OIFbAriSDvAF7j2RPv6/O757/Cl+yLOo45BdpwUj30HrJTJnewNo
AlVclWPI/7sVjT0RohR00eDw1caqHgYhSoVR6PkucrfbZZ2KuQktrLGIU+ujREVb+F8xpCEISxZs
hcaeCrGDLg+QjdNTf7vsiPpGa0NDZ7KZMImgDywbUwQ80Ouo9D7wpBr1PYXf4bC1ac9IG1fxP7lm
haspvfpbBQLWfEAAYOxz6dsqNsf5s8ZrAyzSHcvdXNulEVCaP8ZKTosAhvkt/+MPuG2+UTZqDaDh
nEXeTtJ7KEDmkFU94HC3H1csbCh8cIBGJKcnTEIKNSBhf5b/Uy5NE8pqwL7Ef9W2Kap0RMRiROKb
0PFL1g7QrM/mh/4GjlStaZC/xs4/qTB8SQGc0ofjOMjEXyAhYu2n9+OBBEABlxtisR30ypPuE1gC
qSaGO+l0IkiSa5yNidj1z/Wu8y/MZ3ns92qeqIimSpI+2ztPCh5DSC+aTwfSSp5t0vmNIVUoXW20
9wKyG69uAQzi8q4/qAHKD22F3rtvTbgOmJvDtnHKeKbZHhU+hqI6Kkate9hAWw7EWOXqFFkJRmUK
Mk7dAHJMQSwh8cI8WzpJs6Q0GJlDYIuvXWyZVA5j63ICd5v4+6YNKlQ2L3v1rQtWu3cLJT06Ke+N
G739ZwOk7vizs6Zfwbdsu5ZJxyAkTANRFV6PkSdwcHnzXRTQwjMh+oJamu436SN1Z+6hr9Izg/xI
r/SoSd3YKFH9JKQ0wcHBtvqLAnAgEndBZAqJGDrr4SxQGvxuvp+rQeQKxx5Rqbn2nYBLYh2ww4JN
zLYy7pHzoGSAckMA+U+xWNGPmy2ysg3IY23wOFscc+6v24avZCmMpg5kv9NyHd0YXfqpDv4VKkvG
FqG1pWWSLBiDCsapFt+2aFRInZTyDNUoQpZuF1F7SmvzqidIl2haZtHzAdrR98+zchLQI8pX99+3
rjU1JzAyfzFcuxOdkd4/yv3GxgR6IoDoMm+P8sLtGRy5j+jAMcJSvuI0tTiD3WSwqLf9cwjXQAwK
Pjpp4pyDUc/mINR3RkQkeqGs5x8+Tfw4waTvUThgH3Vvo880kq61QFSc3zF1oXK18uly2yi7xdAN
si+9BwtC1NFFD9MUd1DjscG+SGfhPQ/PJUOBVfm1l1sGVaYcU7edt2/mPeuXdifjKuOl2MOXIKUH
G1zBRZoEXSG6gVIUOKBMfv4U7M9x5zqiQZnHUwnZrVGSb00pYQak6JRU+3cuxu9mOwXlnMgVwa4t
U6HT6UwjRYoU6gLByXEA138oQlzFaE7SVIaobD84eUreXFrC1ItejXK71QLVlcT61GfXEuQUl0Qf
y0890QN3DqoFJ0TY7e6OALl7SKKYeycbgA5R1bUEVQgnxMYh+GuMVlevhuIre+K8E3SydfSeJ1Di
lXeTiFaTG6xe5NT9aYeQlHF57nabXNFuBcY6nnTNQJx4xzS85XeLA2s7CbUZPLZ2Lv7iI0coFH5e
axq/Y/EndvCZ9ZgNnBsFuDtwU7nXrGuHkVQ41OPP6vIJ9v5Z0EiNIx10l1K+6GVtOOqCkRhYMjKU
ssofYc93SWkg2IxT6zg3xPO3SmNkn3PQuPkHHuoD+ErEeCbW26xHhnGW+3doy5aViWf5Pal3/VTG
nqOcjF33hbroGhMMWcVLH+m18XjhsMrWSspnKzgtVeNrnvVst7o5U3er+ucBp9Yi1q3v/EEdaH+3
qNtddkqdw4n56bUWcp2EJyWqxVcU1hUHSyfiS2mwR193SVxEafA4meg0R4K4Rru+I5dhUof2vVPM
REPB1zqHVMXfaQbX3jxOxGi8ApzJRVnnwqvGItjVYAElAjwLnR71CeNG9+1et48a7+qdACcmXKdk
8T9XtoX980djiGxU9C0qLNf3lU37ukPAuQ4gqjKUXcYx1L25d3FxNPrHKC0iZh1E99MY7ijEYHI8
OYyySuBuK3lttHJ6z5nUSCDG7X99JwEWY/6aRyzr/mEADbJVt+rWtv6SUPDODL2+yRp2bFNl0Re3
62fzhxDhT32wMYT1VFL3X4H4+2liHol1eO5rtBNyWTUik0OgLB29dI7lnWgjmkuNPTj2ySdpmMNk
uKr+gTy1QTy5Vmw/HsPxF9b+A/rlmnkDrZUI7KMavKfnfyYX43n2vAtHHLquL3BkAxe+JCGl8H2X
SYtMv9B4p29eZ5xLjThYJKtY9nZ4UoebHHmb1LGrDYVulkmJAPkwPAlNR7kt9+spRYydCV0hDSCP
zCtEes78I2nTrx09kBi0s3glk8EsD0cBIa5govY5dyRPnvcXrgI0NAVqfUGOY6/eVAOrKhvM7yg7
Z9QiFIzNUbdfduSTrJZa+0xUCjueOe+eSBXpyZcXgbDa5oJuStzjTrNABZJwI2N0wkw0iNndmN0z
+aoViWfMF5gn2GNR6xmSH6ipjwhDz8tBwpWDtEVAUmYRz34+LHuVgx2k7Blc+y3Z0acs8NZxr/Xq
TFFgCqHS206FaDjAuXuzcGDrdblhVuze7Hcz4JeVEFuuSWQFt3MS4metCiGlzfig+R7Lh/alV0gy
fqHSayAs+VP3ZqdLcG8O6EJ42mpVg9u5XF19NMf8moeB3XnUQD6+LWY1vxC2wnVL6G5zDGVSqHas
DE7HFex8VDMsXv1/F8fkIZUc71BjYpSi5cfnIJ7cYw69wKdvnWZZYtAvVnqkjlK+/uAWmmfqVO7D
UWLpk6VBhwSXP4Nl5sg4z2Ia+Wj/6LjfLMa99q6Z9z28dZsq5QiSRCCTxyvLkMVojiMkxVslrhH4
KynPlCltMykZF6jmodLn1T1qsrX8Xg5JYary5Q9EYDphqKZADr9URwH9j5fbxtqA6eDXm3/a+EmH
HkpfLaEt6/IYzw1Hm9nSUzxxOFF+j/temK8rWY9JCos26aXS4nI1tFtDE+f+JmyNX9l3Zc3A/OmY
Fc3ydRD0bYHEQhnSOGIfKEkOl36lV/+PWN1lIQ1oZv61Pb2jR7JV27uK/Q4+Ql2Kr+Thtq+aBY4j
4Jdp6EIB/43d5sQLWAeZjpDnHZtzOnUIwFksIypjhmn8aOT6Mb4WhIPSXZ3n/sYIFz/OMpQcEQsR
/g3VZ98TkChgMz95pAvo2dFe1DKEYVgcsF1oC0nP2fquy2uItCOj1rvCF5B+5vsccVKzKJlLRPFb
NO+VKkmJ9hEgFHsi/cT7SOb95ZRUy1crJZNGVnw4TYho1d5wAVTkpIWEZgvOdFFgQcYTibwWNkcR
J/oNJGgcV/bkOJFK2Sn/T1xlLWBkYQTFc2qrR1iG6dF9hWwyrMR53rjU6VcLhwNEXuAxnTlFCeFC
Er5bZAVroL7Tq5/NMmtgKxnLjr24T3rouWrzRSMc1pU+jXqTBKgZOlO5ZjLyEIGJbOxGZvS/SwVt
icgOV4115Vlur77+RA4ptAn0q2FUpKMhR1T1CK8fArRWeaFxSzj9J5SicdttedoMPfRZs4chASoF
lybVgHnzwqSMHqdD0kvUghnlKXUbPF5WY5fWNcaSkWCoTiK4fWtxzuSArew82r1ObycR49KGly1Y
R4L54ARLF66aI1XDUD4tOv78cFKx/JaUwEHnoCxN/Ud0u+dJGDKkv6gk8DyRqdkqkDyXu312Ffdw
agyuEU8MoWnkE/Cr89r2nwT6yKhHuyvQKdHgk53hox1d2affh1g8xHFXJO7QgBDwScdmp4l7ZC47
QeUoYdlzUNVUrFVGiCbsCPQljbl72wWBopG33M8mg4vo4ZPbkSTAO0yQulPHcNU+wRLYG9+S92xm
9JyMnFyg9tHm7F2eZJHHoWDwVZ9NesSQAFPTtnwlt6nd6rKV7N7/9i9fzZH1ZvXVjCagHvW3E7sG
1QO6TXQUEU+YTrKwso4bDMj4MhVeEU66sIRTSc/xs65+F4zUW3LOwGGsQHy2Kt7eZ+ZBov9i+uY/
0NgzHRx068HR7Je+cJwjhIdEokcHJUWnp5WXIqDbXfQfrJ4RzlRNLi3E326RQ6Rxq3tfrP0cZ1yQ
+b123rjBID/UsE5OSH7o2e6I3+JO3SyhR1S/Jsc0rTV6KERkHn9d4eVPIqs3eVLbrggu4U2emZZe
CjfJYvih9XACdsI8u+JtBE+t4VuzX49fv8lpBigLrlkBdHJ0haGjjl5M4xhvSVhXzDXcxYVH7FE2
gpUV57TFSDBXWdNrLgvJrgQ48Tga4OAHpLVzkgpMji5i1mghFNHpd89AH2qjjOgbGd4y9juPUmks
7Vi/ohyWr6xWvhQaip7poDA33Y9Wm2RA1K0MGhmZfcXnS7rorAFyjLau9CKtqTYBZnCZYapUe1dH
gT8fQ2ZZjS4pF8RyI1H/XAToEwIZW+TITB6JvnEsBO0yN780zBSM2IloXAYHCbaGjEtYxaWy1Ljv
VSuQo4XC8SRjewK5p1u6dVNK+I8IZjCK55rt3UNmfE1Pm9IQDbgk2jnijImTyeguGevDKdghkxcY
EeD/SPpIJvNa0nzSBr0Z20V9QC7fxbA1Eeh1hhj6v6gRMD8iZxgKVd65VjPZ086W0dSUGlYnaIrs
k1gulSoFra5RqC2XbUxYgSqULaW/rimNSWZnIcqBEKk9YnmtVKac1SfXZ3z+gQ7vIFL1nfGbOLf9
FSNpAKTzctbbBlh3OT96U+918XzBm9i5qTIhg6qbfjH//p+sOQEKAMtEk8ofxBnPIvN9rEHEl2ik
wCOrG3P0CaVywdv5SbXKa1/0bxOVHi+taPrPFp5X6cbkv+FWYJ6/kc1Js0l9zJIq9rJvClRUotrZ
O/mMGr6lKpMsz9IeJz6csxidfJ/V9gCIAUfvQ4R2y7RpXahlDlfwmRcyW0J5tnRwgyd9CcUPTLZ1
bw1L7/jWpeuvkbQVhgdJ+G4ZGDH/R+Aamh9tOZ1vV58OY6RPfwR57pRw/hUe5nUMyf1K0orMHPNH
AJQ8xW4Qs4WA3bruPB35P4yDzA0Ghs6QMgJvmUx9lWTupE0w3wEGDRpPBbBO/I06p5YFI8Bd3ZQt
T3DRykS3zwHQjR1ns9tvteNljOGmJvpxBTcbxqkh2ZM84z9yPTGzJ1XfePYmgEKREnWhaFIsDNw5
kGgYIbdmalllKgaH2/BcIFzXlZhU0rfi9NBZTMPqBjv8SXzyRJb3Y7h4hWJVZn8gSNSEuWZ2BixW
rsh1hDDZ0Pit/PlQS3PF8Si/FzRhI88ni1rjfLb64qME3mG8qilUW+wPf2q80amWlCQ+SQ185sDA
gg4CEO0ZfFzGdubCR59fz+xlOg7WgSuNZBE0MBBF4977SOcJM+mx5IslcLLHfdmZFhYpFEbbUBSP
p4oov0Y9IHdRu5UT9CnZql0F00Cd8uOl0VXf9zvnsuIBvh4zBzEbDLAwoDNfTP0QWbiEW9JER41d
H03r6bfTibrkAw4WhTY+tZWZft+mxHUEpRyZqFhZZ1O6q42obh0Hd6uxwmJO2j2oYxAK8eICUFLQ
gMTNVLid5Gy6X57yUfCQ/NwDsSgHWFFaUgDg8hdkIfHRlfzs1Ctp98X16y2bbGCcTfO1r4wiRbjJ
aLHv+ydqFzrfoXGoUapD/P73vya8qihBYoTSC1ivbaNHM0j2pAhJAumEk9JiEgqgItIXxJaCqtEX
KGSD1e9HvOJAGR34L0kB4WqbV0gX5VOw05yjhT9lNi/+ka681uCjFU6ZN8e4+FZuumv0jdANw0DL
AZjvn0yQ6KTWIHkruwvjlWEEkjd3gMGg7ajQ+/3NLlrSx8OOfo0g6v2gbpSNjTyU0ByEp49zsS6M
igN4qJ/ZRZpBrOzMGB8BnYGMY++XZspSSbjAnJ9Qx7BdjermmMgQHY6rphkOAnT/7d9n1dRZqdQ3
9PlQxhe7BagY6puecni6oFwKCAFF9PCb9/tehtw0JNQIj1Dm75vw2U0wNXZe9mXIqqww6oEHjIX8
lCMzz1yCk5lE4UKLNa8rb+wyh58h3U9X2CTacgrFbvQvqX/gtcbjFsPcKqdHj0iu9tWGcol3/hSB
/QdKXqPGr3lJkHDP3GZQQvQpnr9cxiVr8mlsPkLBA1RckXFoG9TLE6PuyGli+yED/0ivt83fxGgC
dBKW6nxKt5W0M0+zl64DF+FKp7Ge9qP/Bb6dY+rsKorBZMUV+knNo6KEQQzRU3zfkPpoigsYzzNm
Zb5vGxj1KmH2WF2Jy8tZn1wyxt+2NsqSfvbSq8i5MuQ4sbBa2xqbCm1hhutJ1iizqyH6Ms7+yd+b
gNMed/47pph0/dgWCWvJJvp/00djUH0WYGIY4lKveMXcCPUhPD+3N45TGclNgcq6FmN34UywQpML
3TKf2YxzNYnu8bQyBoH6AuIYlcAwYx54LNfJQR1gxYPNb4PjSGkP2iQehst5suIBBFjlaWyl3Ie8
kcuh6yxh/QtXuVdq5/A0s7o839fNhtmpPdvMev/PKdbDpcEfGEfew4kXbGBTBFkCHQ5DV8QJ/qjI
6D5eJno1qcvyJZUrKsbtjh8GRHA1J1DScJ7MeK45tyKg5uJqVlPOO4LmHwuxGfl+ReMvUoZ3Fmq+
7qpGdqDT8K1OYO1gBpJW2ehaFuHROrWni+vMoqR6IXfbLUkU3Qbgt9/L0xmnG5U7WgSJ2QM7LYpU
aRV+JONNbMY4NEN2Yp4+rSBB/BXG1h4iZV3BVqnvn7vef/THw8IdNLx+Dm5wzWbBWxiepIgZi4VZ
e9N+AFh0IYndi9yFjpq20pHwOG1/8GiG0XFDiN49K68UBu1XvpSvf1FN1FTr/q1pq6eAXKaxwveo
mZbQj8wtanb+eWWsQ2Y4+Qhp8CuRv6l/wjroHIR4ZI2f8hfyZueTCIeNo7mbqTZ0s2KD3pF7pvWT
d6WzncwXBYTsy9OenDsqEALWyBZmS1qhKnAyNXo9oicsd24dYcCF5fKAk4Td2F3ig2v1bVCE/WUO
8FuKuL9HEjGvv3/Ua+JUD/+F06lC8ZmH2249Yo3JEXLoLqH07pZMwPdWQpuuyJw/Q0ZqwVh0abrc
rPuzEmhMUiAPZ3Wo4GPw3HOeDJpctsGoezBwTmXpjhfmDKl7kXAqTIFjnOwX+GFKE/3legAjOO+N
/kwc+jNhe/WGmSf+laamkLeJPZra6u++R+RRoic4HHi0nLBDjpR0gqH78tVfi/pXmo9fsXErJ1at
SQD524c16pDnjASPjFt/eps4FxaJM24JH53tMDz8Fi9Bpa/uKg/zz27HNyx28gIzZ0gBUV++xEFA
UfeAvSSNc/CUjc1mxWy1KtJ6FlZeuI8Uw1fGv4uNpBh1gj7wbSocQyXCF5t3ue3v2dKao314IaWE
wXobpT6685Ex6yL2UYDC0KIYdwYwAj6Nfle1IC/xjQDtEQw/zrrKLHyn+sriZ7KyDZJ6lo9AKvqR
kFcM1fN5r/nPtKlLgQuioBVpilBnTGWHeLLWLyHslLXNk1x2lUpb8+Ll0mLZ88PaOLSolyj9qdgv
HLoHj0fr5qhmK4lDQeZJuIRNYuivn72xhsjnRnhlzuXCW6LIIa9B9Ymk7EyR2Bqn1rJOEvTZJ4fj
rN2uFDPcH6K4IgN3oWnxCeM4Jam9AfWzTEfwyKy4PULu9H/YBBiGPA1HaA/M2LYCoASeCnby34Aj
VU80Mxd33VP3pG1Axv2kHUzaTh4FWnPY+PWVcxRWnfSLZiFr3jhpMCvJ1/CTlH89wgMzzqYxGZZz
OCXHlT6tueBSKhCfXTObPwk6Es30o2vUPWwbzTrRDHMFuad3FXQLO9eD2ktcF+xM9Jo+mDoCJAZw
7unI+DpaM0LdImbFbcxSsXRdGvcV5n1SWgG9WoaIbYO7W77pky4BawvjmgSgwbU09UyW9I/A5rRX
wIDmOkK0I/AK+TaE9R6eJidm7U1dP8pGLdk/SyOLWg/2EtRoMyKgbasUTEW/Db6imgoxKOvZvvv1
5Jm7i3npmKZmDqiWtD6AAe9FvLs+E6zB0bPORBk5js0M0fLhMPXpeEky6XZCAZLGozy2WSkpHvLt
OvkRbeRszddWHg+MqqCin9dq6KhneRpp2hsJsJ0VKCrK0NkAGMbspm//GySIPL/zUNNnvWVWFBZv
wX9iiCNVLq6mEuUi+inGAOAaKsf243vqj9K/tp421QHB3GSP1t+XcqUumBKuCWfLO601zZVOYhd6
jEHl5n2YpfGNAPuJHHoYjPrAK4ZIUWebYN+ET1qog6VCf/Ld9aKwDUqqZZfn6ABAKFq0EgM/rFCf
uROydkkUYcDMD4xphteVwgQIzDCCfiWivmG4In81NK+1fM1tRvl/0h5cwJDrtAfSdQq3nl/SxaoH
LOAFeWOwXT2bG0a+kmum7qrUkihOd9OR0BA8rET+PbsyXJ2lyU9CNe1XHsKTqMT1u+8vLPa5+Cgi
G3XG1w04O5XLglUF+eV9dLhfV5b0J56F2xf0MwHjfsQ3G2/PhB+Xs5lIdG//Mm0OU28pDLfm7UJb
A7r7DjjGefHFNYtaia+owhw3YAGdXYf3keQt1QScfJQL90W5R0Z+LzG4QHon5xKHp2+IoTOvsyUs
LOU5WG5Wtqf1oqkeiJ25RXaaQ5AGHux/70FxrzzVbnb2jxXpsW8i94R3FNL6yYiC9wvN5JRhMhP/
QyRrro6dPHHPVdYXhPdMmJPGDPcbUvxd/1aMBK+zc6LBRaNjn2PxQjyoAKOPn5CW54n+rg8nLX10
E4cI/8nVOmTqJaWafKj/LgJZW2MzvtYTE6173GlIMkr2n1WIx132kClacW9dAhcjG+x+2M3Y0MKw
8Vg95PfCo2SI/4XCi3sAWLOYM+imuiW2Q8wYUWUkxrEM+OP9pA+JGVdOQQPcPjRaPy1Zx74XVJjY
qACRqkNm3h+eiQZIodpKf99agclp77uIvJKrsisBTzj91jwPitf4lId8w8nktgQsjaA/QpU4eMM1
xB/aIROHHLkBDNgPvOp90yEBcVnMk4FJ9WK/iRvMOrIVtyPsr65lH54pC3rosEZ0/DHlDTKXiW2j
lCOSFumkvNgtHLTCrVKqKGOf9DsZZZGZsa/9h9sA80JjPv5A6TITvedHSOBdO63QVMHZ4JBYa0Bf
FnzF1gYrG9yDmZhbJrm8Ha4cOQVRAuHzcq5J9/rxW1PgAoIDpJh44eo/CtB/IAwdaoCo3m0QuKdU
gjXNZIqPBz1bLT4JXM66augJv93QZvLZcQ1+SpyQO9huSfMUuoEYopqjO/HsXfgoHWBvDNViVfZs
+QWedg1VsOnwVI0X9ALm6hk7qR3M1OJdsquspZ+Nw7Xj9TVo+yLirgwrMJ8L1LB0W60PNTBE5Fw6
gfKYVJUeZyHOK93V3089lv+sca2m68cn7whNw3jKLhJ/r0FcS7No1rhnp+NMZ9YJzldJc+UWDZ3R
3kUDZfaE7aDxYm3Z/YbdBXxJF7+sw/6DrnTWsCryKL5zhT+QoEKhfTv8nn9xivFdrqQ4LEMbxsP9
I1eApKmOjmh44StIRgmbDAkIQdqG5zaDG1Lh/0k1PuaYzJADyNLafSDLeK9q30pUu2fwjqyfjw3Z
oSFwx1Nu1ADzPaiDtW3D+5niG/jrTkxtdhxFNodLxi5CZ5qmMiBK4/wsKO90HmerBdv82lXax0og
6bo5LthwzRwg47IsoccLalgWdmvocKOyKCRv0uFg/Aab4w4QH2aTO6K5ferXdCDAB4WSDwoogI85
WJhVfoy2H8aDlTRfu7yJ2vYSI7JCsn5FkdIje31UKf9nWsUnYfPB1yt0RRgGih6jdzd5rwKrmU7A
KteYdcMP235oEwsGfRH+iWLu8GgiTZzfswLrW0CHBdRHrWvpcrObm2CYdkzABJWi+OBZsUvEr4Cf
AvPOVUTINAng19Z57r5tsAjm5e5x1ov6bvINMQZVzg7J5DnJOKEG5ozB9k9qazMBwP5frJczLu9s
QPFHvk8WIy3dvnbPMEunwtWearaUXCj3akvpdrc0L45xl3V6ss3tH5asddPwx2oEoNHhmoP7cdDE
GTZD66VrF5XRXXHS30PCtHbRIYOlr5LHKmwsljlLhpt2cvbpCaqap0+gf2HDvNKqthO+nbY/NBFo
nUvekVeCL0VkHAMWnSVPDB9l5M8AcSulu5Bm4CXgyhhfcSEmmKjf0a7+Dk6V/Pol+gFmIg3xZPSX
rGdSjhaVX6kFqZv75bPO8QQMim9UdzKAD6JlQN0wj309Mna9RljIW251u1h7eOQc8aLTWhQC0Z+z
kiJZ/IU8mKIiF4OO29JlZ4EdXI5u01JqUk6rC1xFTn6V07LEeSegVaX1nZ+93S5YTTKgbn14Obj3
qwzX2Q940xvJWmenT7IGRHGai9KIAOhpu+0x+AApYp5OyuePvGsGj8H+nMKl/1Ld6C9MSCrJWx01
OtbY1d4FFBCzK2QOciQfJQurjDxzpUj1v7je+zabsZjGP252/1GfPLxDPEBgG9h4cUdYpl0CAg53
FNHagEdZgt8xWHgXcM7wtQb7XbywcpeMuNBFFTq8s9g5T2pcM4XGtACxQILpcDcjrRv+RQ01PXD2
mzeL3/GXEyiPKDPERDIfdZI7jf8X14OXPflv7HTYyyy+S6HjhE2Rq8kOlIdepV6N/OKO6vHNbFLj
MUuYAWwrM3WCqbyLGI/5qOj7kT5zSDY9FQQxbjJ1HIRzF+5hD47MQ9B5LFEkERUPAAVsw7qtmbNp
AXa/dT7WLgEkIIOjAjvENqfiT2dENrGky5Kg3UDXT1r2SwxPaG3FZhTujCNV1RXPCaahY2P57oCn
LG8gFQEsPhW6ovw/+vt5jTNA8w10QMJyoo51tqNHyUAjiP90A+agCCbnSH7ZQH3E9kOy29N27y19
5qSYr6xuqVfmzkytGpXvTkuMD2wPzMR9LT6SKLQfzE8+obSVmBPI4V5c1jb8mgelWzFLKxnZazhw
0HuINomrFv07D7SIuw+Bdo9GIj74jE8gTpQzC0EUgznw4BDb903VqTV0K7zehVBP5JJmXs6K+hbk
j5aDiYeT6sGLZC/+KP54yn1lxW22hu9ett0gedmGldPI3OVMu/Wc3I/HZyaS5tzoe4Bz4TynS5Zs
NsCnDaSEJMcfHhugvsIJ91l/LVNHUCtAimZdov6DTbVhZxlL0WPN39wzTmeuq4i1PltJYTk5qWVr
Km6oxMuFzY/LLBdwG0eJPu8fjFY9kn11maiJJVcpcrKxMqy/+pl8cKcuF8PPEK+9gfocMC/Z8vgU
s0hKoPAImziQb6NeGUeKO1kWd9hCs5zBgrJ5prgz9OIQqP054whGPOoT48fgPuVSG6F1r53gNxeF
VRkte96R21/E2pOxNffE6SvHUc4gLM/GkT2ZkUr1usfwzJ4LXUp3yMSS19GDLRMej0A/lsjgn+BV
7+ikBgo0xU6OgK6eFWH7M7XhwGNkm/pXMf5+tkSpgbXhNoqjH2k+uyspuGfUJjX34czIxUwQaBTw
4PuusFUH7I6SIY1p27+l1RKX6MY1kLMIItZ3Py8aKIq+hD84zbKlXxmD4IqDTvlL8rukRwZJwKd5
1yoiDLiHOAGk4PMmoyMIMundO4YwvS+gBLRLX4FXM30S7tS0vixy98c2NZPg/SbFcIXdUPJAXf2O
5N7CqkKVZakvNHdDDu5qaxA6eR8Cm4TMRzN65wJ+JE+cnY1ie6bLvmPpiTvyLpWQIOyNgdRVGAPa
64h9lcdslKNGPweh+ds/xbSZTuOPxNdaifWEML3KVzUgEAwFsKYlpyt1kK02xT75c8UodRrYRpjL
9s7S59K9Ipwg2+CV1o9pZKn57zzXeSKdKB0ZFhKB/X6BOVHiTZdzmrx0x5xUH8K4ZqEbaY71Ys2o
9O+SzDYD89aPD5HmMKJZumeKniq1QQhIhLkLGcb1oB0LuWibayYcZFKcYq1DKHo7dVyindNxndV+
eTm7MIrDVQ1IdqJl6Axtb4j+lHjOuuYJSaRHLLVOAXHYKR/vslTAOdOaSAYje+rZsUB6465iFbFI
GoaxBs80b5R/0iX3AncpdyxrlG1Cm15m6tW8vqEZmaJB0otgcnYFwzxrfNaiYaBbJaOkzIau/frY
/Y3RXOz+HN2BGoIgoYYJV/rhKUReszGDgG0KDZvnzs2fMA5MzYhg2yC0kTFOQK63ALL4AGDCCi5s
hNLWgkauGL5jZWentmcwciFdS9sAws4oHYdD1jrrs4oRfJltZ0pKooI8POyqhfSocCkDJ5dfXdgE
lvKH9cK6yr6G38APAErzuY2AQUcZ23ybYW97Nw6DREJeQwMB+4uwsSPI6VBDbXF1DWN/rLvC7HOs
2Z853ps/1kll0mxOVInoT5RFCsihy/9X+5ePQ9UoEYVaan8aAw8AjZ18GaDYLejCBGmGHGMoEHsm
iovEvXrkGLHYL0DcKf8WxE5TPoUoaES7G/ny6I4qzMFyRkdhkLKDMLQoDg1/KugT9dOsm9UCTiEV
tTYEPFx4xEzx/LS1NN40fv+EcyIwjtT8w4Lx0F8r2r81ZCkw1yMPkPviFuy1sdEgyfxd9wIhlXAi
ER2VczitAUK11hHwk4xoMP7NeUIKyuOos4KI4PZg9giLLlDeRdZUivAB4XsGhkZeqdjnIdFfxgsg
OYJKrM3ZRE93Zzx3Rd9LT0+EKhVvKZyZK97yEkuc5UULUbTccK6UDc0Fsu49ypI5+n/GesgtpowK
ugnMVlhOzp3ThHIQsrzqK4x1KJ5BryO0rzidGGnp7/OKBNYmHzTH8P7INt99fzsyipsM+5LKaEoI
6MXeMQ4q7VjiRoXq95eAzGe9n9vbuUrcCJyMnvAy7ICEiyeO5jEK6eTNUSZ9e6R6ipM1bUIb86im
fP8Da52RYBqBy1KbFiFjI9fgACrK6dYJ0hRQuyl7jPCMhIfX7UAO3hiNFfQBLqzihDxUzPYclBBD
yJFvO2WotW2R+ZtdSzpuxOMrihYCkit+Gn2mdxhck8C7NLTulearskWG7hnuLqGAcIL3FsP2uvNI
Pqnd4pWEXZDeMXMP5UBcDj+gEj6cNfoZ3KqOE+/5b4ZLuZzNY4FMBwgy1gfMUSdJxO1io5MEpIm/
bFfvsUtfbQLzsYHUMTxBlJZTwLgSsWxHMm9P5FdaL0kcTS12B1H6zFfV+2p9ukqoRdQFOw2iH/gb
3QUucc3Liq32IfRUdAf23GHkwM6rxRjSmxvsCYK2dYuIsCqHA86SdY61W8fpvUltJEP1HQItK/ne
DNH3OODVqCI6WFXgIQ0MhXGKZBxW3NgyBWUFpOff88Hz23tMKNiC1jf7gG/USwmL0Q0xvpgKd92G
sCjyupqLHb+uxdfs4bMA0kBaZSonmQx4WXgvsosCgN0cseaoAtFRYn70A0F7rSImS9uN3xjUcoFN
4gvyr744QO7TOqzeUPpIF37+YPvENPLWOUGg6AlevaPwO5bC5iSgmuIivwj+2e/7R6oB6VIGEzSF
jI9jE+l5u7dnu1KxLg5VcLPBZMQD8C4g6cncbuDOxBUtMADoLIM+52i2WoAQACPO9JuAGwAqAYYA
i8SBtRyuJR0tHsA64X93hvTtIWY0W75sZp+SJnE2PWEQNLMOov6B3SGAl3VA/usnP0NcZjovQP6e
Bh4qbTwO3Y8ZeS+nBXIAdzI6ZO6N5kWlJE8Z0Fn9KvNp6k2GgTp8MMwPVZsl6KQ+48LeWm5q7Bmg
kRn31DYFgirGFnG5kUxQ6CgcXn2peZQ04fBNMiLStSNiBPSD+iQ4bZt5n97imHDtbcUGse1c2Bfl
M3AapPkoMEcyi2MsoDiF7phem1Hi5jh0bW4avujeeyNfWR6MnMoAw1M9HYURbom+V1wXr45cdYLy
1ZoU81plnvCVc2zw+sdWdmXnNTRLuPVkeMVVQdx+I1mpdu3njZ1BEt6kL2MMkfX6V4ANTXaZxXol
ILfBlVqYAxZbvH5r6JOcaBYri5j3a+qn98dLjQlEfF+IUhCz5Y/RGnt5VXFRZmyKcUgwBC7feH54
eearB7yuKZYiHYc0uU86DJaD9ONmn+2QRcYO/8MChL/e/BSe2kPDZEKBvAYMgecKrKTCbvYddTLv
EpGJimrLrr64hsHb4RvJpIYJ1Ejzu7G4Sea9nEyhtfooqn0EJRnNOErk0eA1ErXldY44VjlSkKGk
D319dWagJdI4AOQ4p96+X6/YkPXQhJ6yKPWNWyuXe5HyEepSGTIKOhg35emrMTL9Ew0lhQxbFo/N
+Vt1BFVAQdENYILL3eikYEfQ2BMNt07WlaY3StzUN54PfdyK7cnbdQPk5i/C/Idthp2S6wLaICde
AMBLtxFgosC2f+cFExLvnPwp68L6zRSN+TldsWT0gS/iFxRIk/MwxTMCjPi92fPsVGHHymoaNo9R
qSCQPNZ8YbVyWQYYoVsHKI0+N/bO1kTmBnTe5mUi6IlM/NH1cgjfNUgWom4YBg3SxzwlZv5TbkK1
5jRMWo/xLQE+296+IFZqGKDXtyMDFPpKqkJwbeoqWP8tbl7Oo+VyHxIWH3Kclrs88zc570Pq2Ynn
jPNRFQTsrvPJyBTkGqCP/c0ZgoiguzqIbWboePTOfu4yUR2zGSvk5iqjWlv6RyU/NDejBxQ4dDm8
b7IkijqunzieDI7D0vYhahHb8Qk7poOdI5i99OJzHF0GTep5brnimnrlLN8V3ivYfB/nSJavpWaz
hXAR0GIGTn+Y+0ZqOFP4L5Bsy/JpTC9nJ0E7s7civCTScHmupZQjFvBZsrvt1k4x3L2HHFisv55J
Fz7Nmev/EHkwWaAJ5reu/V47p5fT09J3I5GEmvvALpNE9sGdQkJ7B8hhPi6SHXw09oUHNADfT8FV
tl27AhDpLiKGJcyrNDMKQG/6576NhKTUgM4VP7P9plY1UTQR8MzXGuaDM0TnIbk928igbkwyU51A
/1VbqkintQd4+UzrdA9Nyl/ld2CRZBHVlsBR4z3UTX7FnKCe1CjwEfodx0AxO/WfiQx2PkBc5zZl
b9Iu+24dRRZ7jQwKOsTlLuh0YOSkfGqUQO209zRI8fJCjgBa0WnzQGEUrXnAYEaRuXKWdZVcvMGr
5/jHxQ4mChYNBXzBmp1aUkXxmBrjyW3tGKWvfSBY7GVVNRFvVSHT/AJNV3xf3OVLTziqtniaodww
1iud3JMyICEs0m0jlgtSz14Aup80WJYWbuBmEiNwep1wqyobYCC+sS4GBf1fvIXEoh//yl2okHca
FHd0zvOptaC95TKTni9dWZvwa8US7HZORgrG4QR6JmyXfSB4sbrIT07Ju5Die5y3LXycvAd1AenH
OaC3dKbPnKDJ78JMs0vVEm3/bET6VITtRl2nU5xs0Nk/VkANxBuqrwAYQJdYHN+zx5i1Z1ttbWbl
8GbTwCM/HdRdLKZPnyySFhW1IgVlYPI3nWvcLvFAbRcHWcCkK2VWLq2u1HWlGzNzh3XLoGGVuAV+
vzX+aBg4xHB3mkfo3N9X6Ty/SSfv6TOdQy4f71ldS2GCyKoY53w6MU2+J3X4+uJKt2xT4VXJ/JdL
DaqUEty48QlVV/QGBggv2QjpZwwb5GgsJ0rEH6dRzuZXrGpS1hP533iude4NtPc0DFZ9BpREOWYl
Twlyz0pwU/TSAGCoLjwNFWr5K//f5dMMoJgCPaWMkJytEbiIlwhMBcLJH4VR6+Lh4ATx83ytxAj0
wRJETrxHeQyMv17ZX6Bqcjw1fwNCRrxbFELjrX/aUeUJaxhxQvRvAQdXugz4CAp5LuypQ/A5XHDl
dfAq0PEx6AOLz1lRjHaPtnJXPQnf2XaKLxtAtH9pnyGnPLFZFf9r0IG4lGGMoJP429iQK23H+sVf
fBwPSNkiit5fRqy3X4t7c1glxakK0IgRWv+SsL4xd/U4uEkVHq8NtdDPd876VaVX1eWk7YxW7v36
EhysAbZ6xs02jgEF27UfdAyhjBW5Xsd9IWqacswstSSn+aFgEXIQIktiaeaO/ACXwRAE1vJMTM/J
8CK39cgw/OTG4NrHQ72JPGg62gDCpe+zLHKIs/r9gH74OHf45rVGu5eulke0VFdDz0f3+LITjZTs
TTywx5TGWPH0Q6BxVgjYMk0x72e2R2XrX9fmzst68vVceJW1JB1zuGpuI7F6val4b7gCzbiztHuW
EgdWCXUKQ14zqLVm/tFUtTWnoueAaCmhCkTZ1Kh7OC4/CChA5FjMtt3a54kMfkixZiEsKio8z0SB
/5mbs5xekKMQ6dSv2YTDQDifYgNalvLknobsrBbu/bFTN0bzlrWfIjTAQ+VUKiUdljEsRs+OdsKB
1axBsA5FYFv7rlMcNtzgrq9G8kw1v5Ia8stFW52RzquHijq8PdVYjzLDXuOxsXsoRT8c76VGEy8q
SMX47gRFKbMK+eyJ91y1Vpir89SmtDxn/RsMh3I9DwoyZ29ytHvIj9VeJp/WCkn7DnB2wls8Ocmm
LOR4VrtmZJpElhRq3SW7UIVFcbVOPLTE9EJPcPA+519Dzb0LqukvT8H54TrAPXd8+pzV817FaXWD
BmQmwSxMHYYSyDcTdyuwAOz2cwyTzLsxlFaS8QWeIwxCZ3Uvcqc3QdQvIY71xHDIdlCdJ37MD0eh
B1fmj1utVwViEsBPusIVj8nFptvnohbYkq96xQRgcdYj3bCZUAkvcbFxTbwUXOSYz9Gyah1J+ei/
GlHefrC1Hvn732q6goN+aYDta2OvIx0Nj1kVme1xBcikmJ8Juv2rcXOHRC9ElwFMARbL0eCDHcNf
avkdnY6chfDHOjVX00rQ6r1az9USDMAC9QAeDWxqTOuPNF+iT+PUkN57GQ95jYL/D4ZJwbLCMioD
H2KsYJZSvp0Z4BnCuxIR2bTrar+3pLMkvg+RaVvRp2o8ALJcTa1CW2eFKDq71Jds661tvvHe+uza
uc4aJ2hMsF/REAsOJvpceMIOAm709aZqp6TqmxCpVAUNz7ku9n6qJZ9ekGjkK3oA9xwMKw2WVP5M
IVwKcVI+rz0kNeIRjh4Q5aRiQF3HAYZIAnNOuZX1lasIoXBc7zgRb8QNep4Ox6OGxrkAg55tkAz3
he57rWBnjFyotktWk9yvYLWhgbFohyom7zB49nxwFy7qj8Rgkazno4ighwt77DODqj6ZF5uwo0gJ
RkbvKTsYwVoc3KhkM3F3i6WdER4rBs8qKgBVgjjONg5Ur17axBaMqiP75jxxQx5c5e7ejiglyzyo
nQ33RlnUaKarWtS8NwNbw1r34v1Pws5yvlbegJwKUzFuGjkKr3zjFqJA8AM0Lj0grJCHeCzh0UFa
PpZqCbc5/BVTBmxScviSB05r7knPwacBIWMJszyoyDdqJndHJElvXoA3CletDQlFDqdBjQW452iC
DCQLNXw7pCcx/KGVeWq219kyxW7IpT4Uco6Tyd0zAe3pswS/3vnhJWjwRsO6VTvEVqBUj2KlNb82
hTzdGFEiVGJQ8E8JJWcMs45zYejBLdQI+2JZErDh97vsux/cYmJTjIY7wKjCajLaWvMGYOvRKyCs
jVaflqC2NcNff8WJeqYgeNCNfngFDb43KPKQGpyF0gHt+rizxoKFCDnPvcsSfBCEH7JbUmZNYwpr
GiDz8hj4rvxJAf/FquBjNT8l8JrlIHQFTaeLe19Em9iX+DVg5CAMGOrBr/bz72j21oLas08pL+Ga
263yUFRh5e0Xrq603dx5ydLpWdto1x6Wfk/jPT822fxk1RPHP3PoBQDppPLqXT/izTAmamCnnOde
DNwU8fQOffgRDGaWlO+bH5WcMmxkD0sFVN0iyDtXnUuUvMI76qqF2NWm6jo6nbHpQFyS2LbmI7+U
o6YqRCcdor1Y88RAxmTRbz/yT/JQ0Jy8cXtC+6Y8qdyvqvAYGKOKcIUVU280oDv0dHUlxakbTwZr
qg0ctiJn5JWPnsLwZ0sZwn3SSyUJ8KxGqTnS8s2aRpdcvpMQB4z1Zj4VzcurIUG7On0V6UhEmchj
bgdZDUEQRyszd12bkgKzq6ctKj14k1zyIhrwBTY/E7lbxhCkkIpQx6+Z4kDhaFhUWa+u95bwEfq3
lUOEt4DcYA2wGxs9HnEQLSYiWMfYJ9CgXRv0D8h56j1aGqX4b8GKjo5x6/416qY46Oo/1hbNNFKQ
ASw3z5m91Igj1wtp8YXvwkka0/rlo526YUSQZqiDAp1+jxkJ1OBEu2ZjnWZjJQOj8v58AoSkjpZu
ERE3JDYdv1Aqcu5PfMGGeBbFoNz/gbRm0iKq3rlnFtM/m29nSzONJeIJJglMWIQPIKkT/ry2fq5X
qShPtTeSh4pCw7PV/KYrz+qenzT+/nXxjtOAeB/KCH/KDldZepQfJB8EqRI6/85ZaSLwi1q8i8fz
iePKI6V4m6tn1vobAV1BxZWbGTTGCg4Ao3Y8n+q8S9+78XbNJLUwEITFNWx4PtoyaweW3JjC5ndL
Ks7fzDJ/uP2nXDXUG3gDGe5kvdpPQW2IQu9UlLGUBwoDYmroy/axkja76MzaAB6NeDMtBZlqOplE
deFNEvU+2Cx1I8fauq6sgUMpNYXSLuoJSex6LLUvdY00VXxkmu+Q67KJUkmPrPAP/kjkjl0/gdAV
KIsCsuqxUJmmLuD2BUJ9HZSzojp0GrD87D7g1Y/jphVAim+Wdn0Ac/fRS+J5ThwJm5HbdEcLe+7O
rL2U/Oy3+mOPTIFzGKQrPe1PPIPgJ2VhQFA/lGcKo7hvqZvJE9lMSY2alzixgndsVvJoyCsCxu/n
tV5IPxXsrfxuqgm0ss26SeP2ZvabUHbKGcdzAb8btYq9oaLGCFOwz3BzFQgEGydEAr7mPNNhZhBY
VCUZF1ak5pzn4tM/jjrMft4A7pvrFWkTb6q1AK/D/fOGyw97NxdlOlslmdGS5ar8wY7ajUz2Li69
GkjJSTk0rL15TZp5hjXqK44SAE/8JIZKtlO8npGJIqzJnetg1TSRwN/e5iXj+YUhkcDhkg6Dss6P
O2cerxBTWjQFvdj5aTdorupg3cwO5aTIxN5hPpPW9eDWbQrKL6L5j3G55ZRuVsE2yqtC3z55dD3y
spuh66ySfxyPe36k8zfBptKEiqFQb1dgq8L7mxJE+g8+rxljGW7iOktvL06C7X1YoZNb8QVPmgNG
xfVdoQdhdYi+hTv/iYpkh98aCkPfH9zyDAyv992wgy+ryffmkccyNFnf9B9446euBp9vGDPWrU/5
0iavXsXc0Cw9Wys9nnRF3FhFpju8sTtLeXgTRyzX9TAxWNmrHjsuV2BWtI7Y7r8jlLydjscM0Jn3
UNWA5qF/D7hLhGdPEihtbPHXn6csgAye3kT62fGr2Gtg/yQZKh+UJPbarYCjn5YX0I6VpfGxouj4
7NxY4axSEyIoL/6lY4zmz4z4udqmKJzTt9q24JK+RJ+RKMnH6yaUZyeZJZlOxQftDZZjMKCGxZ3I
i3MOIbKJYuxWmkNtw9SIzBq4NsahKAVlBa0OBcjuwZwQw12UDP+UN6UDb2LSzA9JUpWgXvEuGJv6
kB7HAnyv843T4aSwUkGpconLtFIErHDGDehyCIqbBPa8hR0yXP+dmAD1LWyft9sLPDu9hWyE6rtj
/YvcVk1mVfUQWydpsnHw3o17UKJWxl4BJBfJq6G5g8L/lp1ueETsnzwyeMjb87yvKrR0GjakjMjR
V/Ryf9oPTSfKvCD7U6ZRlKmYTdSYEEr+HxbzY0CMo3GvT/QYUQlpf1X6e9O5GUjYO+BCDfFuXjK3
WxOymZ2XT1bdMJ88nuaPp8fB59YjA/nZ6TEcu7RHYuCKiHH0T8ZqENqycxtoSrP1N2EBTjwwc6xt
mKzGYkjxmmZq1iu9wKGKj1JOzQghC56UJhHuhwQvVzbX04FRk1OS2ou0rYzl0HIWyrhrzoT3WL07
hl2rogGn7dLMofNtJ8AAnrBF3iBYjUT68jVjS7TxlUSJEX7tvgglanJUbFBbGzu5BXjHWMEdkx7d
s0CUCe8cVoUB7V6g6pa7YX5dqA+xYDtlOL6oWOm21xIcSxZJiLezX2VANjvjkD30NGFgRv20GT4g
Hr/hOsIY0yD2rdujC1NGTqwAukoy4r/trxj0jr9xHq4zgIGDbZE4HfmjrHKhnusi/baG3A28GjNw
siOXhcZCgMufX7paOYb1nccU/Du8jGi4H7pQ6vQnWwbLfX3JRF6PSgljhihhWOKKe9Ti1WRrlPhz
SqWxgNTgjihDu+irc3ZdV1cAVGy2oJGUclqQM1rGHSGTspZK2Vx6yEgcml1FzBTCSnF1zSse+lGu
4vxBhA8+IYm4oZ7Cj4QPCKCBHQbmFkLc38tF/RCLWLCa17tU5HWBlvSbmvzfsh2x9uTEByOeqrer
IXrwMgwRJ9BTrdlqaPfoTh/bZb/J7MU1Zub0OifMiVjtEqF13QlP10RsCRJR9cvwjpn4/kSKArMF
jlk9UacCppjfMfOH79gjH06hjBTgbl2e54aqEimDqKDsS6rGSM/OLgfQISPEZ0cbETihnbX8evBz
Nnef0YnLX6oBagmd2bFEUwEmx0zDSLM1NYwOlgGV52VynPKfmQ2xcPqhwlHF6qCt0xKekvwsIR5k
hjJrcKX7Xig0RJtNLLP9hqKPEZjtUt/JDVULa8pAboMLDz1ydAjGgH54suHCgU34a3Pb8TWfEiz7
U9QdgWONdbLqR9C+Y6lhY/KIFAi/nPml8/xWVTJM7GAfLuJUL/bxAHN4ySd91z09EJIly+M3dbt+
Y02QUz29gxfnvX+afvDVqrDqlROOB9fB0+fLVAEcMn0iAfAjqlaOowJdFPkM4R11xm2y5d0ghrS3
N18ZmWGI9JZECxx1mbmsZBeHThU22iAtRU98x24kUwUdmTcVcdF6cNHHgTtLazOJUoZ0xkhmm7Ex
naA8czJd/1dtxPEfGPR7mSnR8b3yO7ZzozzZUG5UaWpOuk+Cj+oTADqnGliPYIIHxII1QJY+cmSa
XX7PkNOa8DIYa0f8E3IDHI6oOOUz86XOgXNW1ZFovE1fXqKVT4Ro4nXfsOtuX7NnCv2b9fUbTANQ
hhlzS0rPU08IU2ql1dFtHmEocjoG5RVhsg5apOCWjfc+u1Q4faSRmujremCOzOywncj7m3OeYNwe
/YWmZepIOn5e1sQmoY8ANjr73wz9VJsmPZ2hPR1wVe6k/KcXqhiuUzclPmwnrdgCvzHFqqLnmluy
A2rdBrfX0iEv79n0vMO1D4Qm/huEbtJ2ogrJ8nlMI5zE8UwBxY+EBOu82I/CywGcjaEwhZeiOB+B
lxhGu/yAGpWxrBi6cNqpvEOiV8T6sznPI+wPT+OGCxyrAyNDBLbNXkpnX5EvSF9kwksK3bAWngWG
eA83ktjEwKrxeOcOr2UFLzhuLenzAiuUfssXxLlvo693kkMN4SxUekaoKhVbKeWi1fMViUb7bpzE
+BTzFxyW8E0PXNe5wvYztGGMYFWEqBAcUCT14+vllOAuXAuRgP2lLeceASE2B8AwNB2sQHfb4dLj
7fmiCvxLZibGkhJxxNDaJE/Kstzy5fPJD27kNNmLwhgV/LOuEHiJk0gCqc85VJUIzkAoTcmeNhaH
1LFl8EiRjflXbQwpWinD+iVZ710G0U0KH8Eg8XZJoUoXtiIUVy8mYptEwLAfDDim2WYpsMz9CCIb
/q/rHeOU84a+TUI21pu2pAPaE9TjDWH2PEu50tY1aRxLHLt+1Iol1ylZyX7kIuJTJFvjqjPrP9CE
9meqXmePFjb/Vi+a298wGK8yjKUTEv3MURL0Es+koinyaqsm+xKirG2XWNVNb/xI3AQq7IFPOvEv
A4mzkznuojBDvhezsLFatJ8pdx4s+j5cA4kutGot+uebyk8aI4+VNCuQKOrCGGRh5HBmaEFCn5yH
Gp2qrziyOqeEsJTNVDMSQTXlWB/or070nBILwDBdxFbHjJIfoQ04KL1rUGd01jwJUVREtLYamwG1
Wz1leo9nUASC6XzgQQcgeLjeE3K0T21JQr/cgsWDn6tsOxp/yh/TF+8xeK836KOurpTvyGGMuGKP
ilbPrFZOy23PfyABOWX059sgDSaMhogKUwknBcGJJm1Dd1Et1LKtWCJcOK+DEParu5MutyCS4VK6
xC/MZEQBR9Gp7gPO71IJ3ds/Nxa8Wf6MYS2FNNDEp+hsq/AT19DiWsR9pm/pYCBSutqm9bNiQbdi
NkI95GW4BZHuvvek2yEzgD+rNAtYD2s1NVto5swLomTF0jC55SJpVAYGZRCxtXsvbdERD+BTA+9w
BbaRHcACPZH4+qRTrcrVuUUqfKmz03DctQIDqLvBlf0wz4fzx9EsImeWBBGgwZwp8T8rlM55T7YU
VOJG54b1xn7HPomM6q3Tsvwkf7W4LwyEUXYMbGO6M+5Lnh86Ms38iNlHIx2XtXFj4pFTc0MbIc6Y
MnLB6ZHHTQ02hdlZC7c+SZjI3qeZZrsxl+l3BHAhp1e3ZZHy3lDGcfdOTHYwMZ1f4rXHxYfsWZ+G
vIzySJ5sUePU1ojGYMmtGgkqlUqf/90qPrBoRsbE2skgvbdGqh96Ojfq5r38DjkqwIzkC6//QLx8
5G4bj87sLiTsL/vvrxhIca7NNnCJJBrnb8TtOy0vCaJ3tHjy1LpiSB/rvAz5qADfLZDWFMPoFZ1V
qMmR6nxOC9i4Dx8GHU9bl2iNHfas/xcImHbtDcHDklgUnlxq3fvo9YWbBy1debys6zN2ICYO4kOW
+0gS+czKlP6bG+Yxhdk+IOZy/8Z9q6QAHnKGZwbvR4f1Q7ax1hv54LMko4TZuImTXICrix/1NamC
tXrVKxOgKzXeylbfkiDeB+R8YkP49KN5qCk5+v/M58/hfBLIKIMIo010SLKAcWgrgZcU1ZcRRnmX
4aPndtQh6YwyzXdU3GYYVLcjzli/JCrE65of63eEUjMvu6eHfQGZ51ODHbK34SOi+HIfa3YnjnVG
xBuglcc3ie9l8r2l7sgHQg457Xtpw/Bcgq2XbBdUPHR0zABnWVzgG3zYrlHlEjMXsRcbkiU1tbSq
cO626S/5xNpNqI/RTyNou30ZNBy3nIGlGBQGF7/v0N5rRtRaQ5gOajO3sh9eflaU/NrugYs91esk
dzTMrfvok6LhZn2ScLNjf28nHRX1mm8SmQteq1YhFjFUpaKBs/MECpKbp7Li3fESMMGHf3o5j9wA
CmIVbpYz4L6oiDDmfhRzI9/6awHwc2Jxy6B0NCwe33RXWngzCRmem4WFMSUgQYwg/e5JmqOTrcgi
01cEw7MwOIbPrDwFfwrZCZXXc+HvGXAbao8jiQ2o0vvQmjsBNQdKqkl6esi0J32NPj8ruda4pPIi
4oa2YqTl6inaOV0R+kVOnfOLw/rNUcxmxcGLegrr0pAJApynYaKFmI8Lq3GdbY/Qt0JO0kD9jru0
qWvCva+DP8q9TiHAnvuhQfDhuRFfsaQ9L2F1v4E0Xy+wSULImqnX0CLffaH0KQbn+0oVx8NxHw7W
GgcxckgxJ3GWoGETFI3+WkpBMiBSCpA8ckhlSx1/eN4SWiuRLH9Sjbytj3T+YiOdd4AAKOxrPfUY
eJpsaFnqKAVZME7ZgD3nvwz2UEbxaLFRb2UIca9fT3YlDhMTQmJoEkvhOwK4fR6QiMTdRIeqrBLe
TkIJ8xoiwvSoGc54BPSgPDKQAurn272GHFPkuX0/+mZALGThnPNQUPQBDeuRCXoWacE7doNskpKJ
wcMjXJNWhqW+WyBj5iSNg40jmJeK42GJzTr2Q2aw6oxEpbDL5kfcXJhZ+cCUXdht0Nj/LBhrp2PW
nt9KSFG1AdhUO0QHStnXQBmfy1qgfXAPmOqeJJ+IerqPLhNTtGs7BF8dMfpXcaPrLjD3pdlKI4z2
9UTU+lIMEr7IZ6OkCxNwrVmSdE0dm9EOGWxdS7+MrwkHkgIKiUtCmoP7AqXeMDusamPseM+WLxv6
8R2jHDPRoNwOpxkFt/3NeNapFizwtV2FXYAahMybQbE/bXUkjBPL3oqjKL3O5erEfoVCf2c/Bk9p
8QYBItYQBzt3AyX2NoYJhHzIbuPZ/ix6arxsK0E0QWiVB0ncBIp1D4+Q+AuZRIMlYjt1+9STe5HD
fYcVg5UFU5B9DHYVCTttS/JG4h/wxsGbq01VvSgGfWMKlA8PuDRJN6woR+zcwPDyqGtGEkeqfDrt
6VeUsgKMYZlkIIbijzb/PXrhU0buExq6O2+i6h/aMS1EF5QjiFeXI9GYhP6Q5O24kfZZp0iqyIH0
F1LlsTD3Kg7wvmb5oCV27KAhVSeY43yPe4wIACTKTt6bZuy3hEOj3Lq49MRc5SmlW+69gAFyNkEF
3JXiOnbR3rSnS9VlhKozRV+RyMPfsphZLu5z18Adn2/wLHZNcIXTtKFro/je7fFPc3jQfVofVZsp
CtNsDq9lhN473657BEuM2BFXk7s45Mph/xOk5yVLNGvECw6SZbxWSHbxSEHNGwBz0l/1HGxDkEZY
5X6Kye9RxOhTP39i0wBBc4RxEr6/Qh9e8N96FCrdJ7gYqvm1bDV6QD337Pg3lMFsZcRmBoB1EJfw
2F06YVp2o0YYTf7NO89v4eZed9xDXe6ejU2rkR5+dFMPUMJizC4NlK+8fPtVFV6I/nPOvHXHEdur
YT8fXy639KC+50m0AAt6zW4AkbQ2Q9erRVH8nGrkKViBGroLSkQFWSz8xqOe1JOVlCD0gHngnvDz
19uBBAqRANsj5D96O3uMl/v3pHru7fsV1pIAK4W5CLv/0SJDNNuJQcxzNtW1yQPLP11TirZgPLTs
iUrmzM4Z3+yLUlkMINLpgreHfK6b80jdpPmzKHowex88bcI8PEcnp2eek6gg5RVBTzOhzm1+ENNm
URhzXnzuz2YUXxdS7T+E8BQEG9zSeJlg3BfgSCxvawgCUyjHO6r9VQ+67EkCBYIkUZljyMwemo31
bPHSqVnb/Tbbctmq2dvf3X1KHqQ+Po+t/OKqXOzggj8Cs3Vcd6js1/h1/xN1R9XiHUe7YpY3/IOl
LKMvArbYEQyuiTY1orH60KBIVggpcLrbZmFVRrNX/AEWXN5+TsQvj9mRwRZU7WPF92py3YnwBSIj
vMhFxDl5+24nlMrX1EHrZIe5LONqef7nKKxpwxb/MEo3ReASPDArv6MgqGOfUA1C8Ssnw714Dw8/
UyzLB7tdgnT4O65oZV1kQ72gd7IttTQxQvQtsAfKYff/daoy2cG5Vn8Jg1pdRNMIJc2CSoqil1V2
BayHHM+YxC/Dfh8yqFVMubeuYyfSmwxEoL7j2A0L1Xf8FgTkIG2Xmy1++rL9hdelLCbPLoQ1OEXm
fgoXo7qJo3EOmfmW1UgJfds9hkEBkdFjpiByLv3d8KfKqz6U4/hsI1g3gAT7m20U/QaBtuWbB9X/
DUKw6uEwkgz5yD53aFTivIeoMi6PK2tPgAUToYRoI8aRhWSvBlEj4fRqTfV32mUVCtA2s0CPjCGe
Sg0GyrFVBlQ0c66TbpvnD6DOZi5T9bT1zx78uj/jIr6qZQ0HxwOTZnHwU4DDjOGk1qJAI1jALDfJ
n+vpMHQjDDXidRhOBDIh8X6y82F2YYK/UZXKOcDGJPLNzylqASMYkXUns/ngH0c1kl4TwrvnbHTz
x/2sXwLN/Xx/S7Ksy89INHZ6giw2FSmY10rPKMw0s5F2Fd/pK89PXypx2RzIt1tSyZ0LCLCNSq3A
bQuB81FU79GmhuWmCK0fgHJQD8zy7kb9hZsF90DVziEeGz/fqH7HV3bGwcCB9KA5BEpckSnlTUVq
5CXozRiEPWWVhfEVNtVDfVJ92gd4yj+pflibXYnbVtaCIS9klgIU5YuqXGpFFbfhWXxNdrJDs09n
s8J32oa+y+Xs0qh+zpZ/JyzFkLKQcRB12MELaoVVzz1/e/eh8JDyE0p0Mm4jkNC0aA2dVs+KLU2V
EC2qKEEbNllAGkNO0wc+od0UZHBlCCE26oxYKHG6OV67kx+TO47Xguf5sUtxeatx04hWXE6PK23a
zy9bkt+03LEPDbIpk68sGCEfxzv705iCK25E3jgmeVc8Jv8qLr0pTLhtUkBLVAPYsS26n07HVfC8
8egynXR9iVWp6HLVr6vzHqe9nEsjlqp7Kn03YwSEsZBzoHug5/N88WwsLzbQPoyc7BKH5gozCOBr
gtS0SkKOewutrzQNNOPtwmnSVwImDbCAm+yTl5bzO/RwhYnK2ONSjUHOdZGQI8Y9O29Ee5mEj1F7
iM7MzjAjXgN0cALtFW27LCUtua6bhpMG4ACdX8TDsvOmB+R0Wy9wF5dH/ecyNUIxU58eixdIM3G9
Cso7p9Mrd/oFx9BghT4KWMWV/pSAAtXmD3l3XmVocVP59q6gvEQJj3CiO4XwNGIHYblyNFcN76CN
hJrVjx+yYa7Gm8jQRCsiLsAEAE3SAArKft4MRXayi5zkXK888RjGt7wfhbl19O7UNZeMllblokLo
jbqEU53DesjgcDJCnvdhWHe8osGMokVe98jNujrhvYOQtcTEn+SqswcBX8Ar0kXbrbSA/kzDei3w
d/dIGOI3j9qJHkE0bAQwYxfa5+QmhjV003xQCg3lV/eAkXnV8dnGV7NPeoGIsNyfl81vqM0tLmF0
jH3v+keili7g0giRUPwF1I3B/1JXTPezeltzNTny+nig5ia8DGWla0UDJm/YxqjoNwWkM0rIzxBk
G5cnYNOBBv1aj6dzjEnthe7yuvJaXklfoGrqOooHGKcg2Slw0ICcrecEtIOKxXu27ugxOrsGvjtd
sDQMGGlSj6IhmsPF0G4TPbruYbn4pqajG8ytWJHOwDWzluV5MLO5TAlOHoMQMLWvtxj68JpvygyX
YsTV6X9+lGmEQrSy6v8vgl/x48u3XSN5/rONEyoh/WJcfa4h58dqiSX5GYegz4NrgdQemx5hCmu6
WfAd0PdEzw1hsSvStN4bqhnW8y0m7MjhRejnhR4N5KYttrnPfv8UKlD9YyU1LwiU2Gu0bUL5BzeD
ix4DOln6RG/ILbttD8rImV6Kope38ZLbeK4CVw7vbCGThwSTSmHJlaxDNW2G8vTuOVk9cyLk17OS
HEXBRoWrkJb+pbfgIF0fmzrDsjpnN/VlxvmH95vnYt3L7o6KzuszjHUDqALRgHFXgKOEipg2v7zo
CGlqTWUin89xr+OPLoFlTC17ta7UYDKqOsg+cVS1zPREnFfOIORXWVVa5WUcnWQypA0AqdD1LA3L
qWOMhgB5G+EiP1cqIym0DljzFeRNRPFsN5WiHTNIzO1Ojf0HnJnepBYco3DwkSO2lmI/AyoEywrY
U2YDrokw/pvJ1Xw13xJp3rTSz40vAEe0B328licTk7FAxcwLqdefyNNM9hkQOhvnXGub9rZf6uqW
lX93FXR2mOdso4T+DtITsQIomAj87mAhJ4ljYmm+yq9GAR/sPQ6NIsSxf1TnnoOVYYu90nPRnNG7
tcUJIXTJ8Ra+adAAvWFJ2Qc1cBQyTLuxHrrfKanoal5YD/MIIU1FXtePRX9lLOO4RziiYQU+Pf3c
FagHVdZIB0Q/0HhI+uxLBrFfLtZ9B5OiG639QTvqrrxLaguazDDG5aBWeq5d1k4Mrm72gS9hfmEg
vak1gr7ZvuUiWTJjIM1Afm2j7/Eiu10Y+1L9NUGr4Y2vB7k3I7OCFA2Qw/RxNtq8jfRg7bMATTn8
KULVUNt6Vj+5F27qy71eiM69ntsmQ+MgknXjD8qkq+Anx+0iK6wpDzGG50UJXzfJRwFYGdzJW1tD
ggu+aRYwGyQy/ZzAJZNPBR/UszWZaCCziY4uBV8WO+O/13qGozimRnaTeOjjyi9NmArUeWgRbeMe
XqUmPw0WVj1YZKRhvl83PEAnfJanTnT+wzL19cUnGHjI4GMCmlNbQekF/Emmmqx1/ib82Qt6yWSk
Nn8pIqOIEf7IzQ9Lr7CZpUS0ozM6PTMnV9xsISM4pXMDrdBbq/xsoEjrtyNcDo4Bu964lRUKPMOw
AKvZ1UK+RskCOoAE9ONC8Y7MaIFLpcOlKFRCKViJLPnr7H1dG316MMYqBAp4FgugPGS5mxZIntXo
sx+okLZpajXXYvwOSoK147kPO5ZtBDBcGJii04KALavUbE/g2103P1sv9V5Q6zsBjZon9QEFUk1a
SdqHJcou4LRBCpWUOBJcWXFePYiWnxT71NvillW8PnjMH76+e64tQYUimfL3+J42Y1LzqIYK/l6U
JirWzG8q+YEXEmra0iO+ojYLnIwmTD2t9XU4mlj1y4iJaTQjXUVgcU35n509NyG7P/D866YKEeRz
23/JSOq5y/rziT/Q83oBjR2RjOlToeI+pcQc4Gu2E2fqwAgrvBMyqN1Lu8ThoPvDKVK8AjQ5uBdu
E9Y2MUfzqbltk7cjF5PQYOS4aRPRz/Kl8JCd64VJ7f4X1E+mfOXSEQUWSdo5tbThma8A2eVdl2O3
Z0/QbnohwixNA8zwTnvO8B//HWzJ1Nm+56VZeAM8/Pe1tBl4d9ZU+spH0yR9wrwZSXrJGIVv6pPJ
hxPhliGzRFehQFqmIsk8n/m6Y6S/9zRgocxsxBFv/nIjNPmFcR2ACaUmLsPjq7X3QC2f14T9LDUB
0vLIUIx6DBmpVpnnq0VyjsB+7QaDzttydJkUECn2a4OuvZN/M7e3RVnwHAuCzwoTf02vNcdA4fxf
JEP9ryHPLnNV2fTZZpiw8y293XuCx2vJyNMGsMdFPNOCQPiOIfIXhnrmxjtY7XaNNPP1xdf8zrfH
IKMGVZRCW6W5TogpZHQqrF+t8b+9ZkJrp4IuuJZZiRrca6PQvuOYagFzevhq8v8sxjBjT6Ozmsxs
SL24aG+JSaZOgy644F1zANKIO6II/Ny3jZK0QGi+X2vh5oQ09zV2b3F/TqFf7NeAvhQNkzUpiohT
D3OphDPg34+nmhM5Jq4tL7L5LkHfz3fa6FG3aGJeI1SYm4mrOETeLTU0zv1qQPK2Qq5jV5NhWpB7
YWrKZXGYDWqZsrUKDKiohe0/5kyUoVjZcYzC0QXvm/MkiPaU3JxLCAF1wdxRPaMXx5AvW6HmWO60
0Ftt0JGVsIXyY2tPiuucmHtmXxSg3uQcg7sYmAUXaXUwp9arvzq5jmdN6sR+aoObEMnX+1WtYgT2
eXXmi9SDdrUml7ODZbfBaWKmr/FQ1NBILrDWpc5u2mvFjVZ/OvycCyftQ35tNaxO80xmaTpIlMkM
rpKzc7NVBZj6XpbEyr0lKiGmN7cNRO+XVMSVzVcZNZ1yrMf62HMfRAUCMQxEA9QCGCN4eJ2mcvGT
EOBUZIY7l8H2I3ww02obDNiuJNF3ug1QtZnh78ilGOOWEJfiPKxx1xSU5XQ3y+J5SEsKadHfpnK5
v7xfwVpYxF4LEwXStsNTzu0SfTnqWwK1WyeoHMnhksRwpNHXTKg/VqW2kicctqBPYlicMZI5VG/h
bZggx5bmTD+Ye56xzBe9MnOA+vFjBeF7gWlZcBPTv3ZfmGcyScweLiEGD6tikPGL5Gv9OpV0DItu
YE1OgKgo5WpFC8ruyIUXTUebX9bT3eOKBy3yvAxjTTAJ9/0T8wCx7B2OlFTLujzZuIAS/sl4BE0I
aHZ2WkLtvcioqZfO7/OuD4MOlSGOet1EPIk9DWyt/BOe3GEFBt2j/XbZfBSJiFa6PJ4kS0y0XAsG
pdApjvR4WnABFqEcNlVVwzWHHCd3iY/3UT9vPYzvxvZQu0IohwoOUp60I60rn/v71M9o2FmPUT/E
j5E9p8bZI8W4GQTbyQuLNS+/zJIUElhseO1cxDjJKBLWeayTDQAMN801uh9rGoggOvaPHdeWCFst
x3zkbpgmdjCUBANUmpg13AyeJe/ND63wTy+VlSvHP1lEfbKYddEEy6GtBNyCerAhRuju9MlvCkP7
w9Y/nG8bf44gf2gbix1Tx47M2UCDvoArsCOw8WEXZpeRfcTZu+LYdP9AxF1ak7xAfFZXVeBRYlDu
IyfoKo6EduiFMup7YEfnz5pUSe9uEP2cirbpSUklyh53+Jf4u+iiEnf4yVzCdZ9kjDpzEN5hrC2T
/2VbjHDIAMFLKY275vSgNgy08TpOGs/iyyRh0PIqmnOzp1XIImEXeR/aGhnlku61e3naAv3y7PWf
2g8RMXRqxgiOCqCgDst6EGhGyvadzj9PH6H1y0rdIgndloBGUFkDWnTy/4dB7/w7jNeG3NDyd+4M
GzNW3KxIGNgnKYpQVDQuRH+apujk6T9itHWtaUKuiKMzbMb0wY6RopRiOuTCZHK+WlrHK5MEnTJR
3H4hPukU0INwJfZNMAwY+s5tcH974XK0lboIfrMElzg28z4YO2jQs6hpneRVFWo8MNEBieji4P1h
Zb9ky/fFmJs1lR2yaMZiPY2ugExtVg+MIq/LCUzgWi0nv4RJkTGM6So3hxD94ZsdbuOzzBnbGo18
36+xB3Bcl5ZEP0JzYHmLje/Qei5jkp41toMJVrUGRY0VZcc40TZ/Y71fLG7oSGZXydUvoNWjp6iQ
nA/H+zz0HR74zLLhs8UhBm6DQMZxKef7UaLH+PlSLvoEIp9JHNc4R2Avq3IpAPGkNyBftd6IL3Jn
xaBJKYIMtuxmSjoqS/NfUVUgmkZZZLd8jfVdtmW7LyJCcGZbzjMDDJDZOI6PCsHEPRuS5r/bpqOZ
bad77j1S4G69sq3Arz+4Db3mVqGi1zhpfSzF4rhHYXAykLLw1OQ3wfExHwqlbela5wBu9bOCkJ08
DsiFW/Zhciq7RWsg3F9O9Dq8EeSNH2Wdh9tUfVQ4Ld+n+TsdsopF34VwqZ9qtCBVE+YD7rqDYXgM
tGuXio/maWrQRoQ1qbIyOZP8L+msS0YPzY8+8EyHnkQxuEupYY2KsRON3clnjp5R4FQL1iaU9Vwk
0liq4t68UtzwtHExGfWMYTDmLvVh+fPv22xJ7wUWqxikUxwr6m97Gpo/d15nRZXSQDFcIMFU9I+8
qAqy6eR9dERqwTqBAy8N9CY28kFb4URkYzMrWIXvJ/f9W/TOzG3dk5lRoZYS50M3Eq1JFk/qR2Nw
wGKC7Xy//CdqASN4JkWVomY9y8wyDgs82sxkiZDg1v1M3xhmqsGF7X9a1f1A6Ud9wf7Xf/jOzTuR
PY3yk3w6NSp82uUdWKGt7kbKZyzBOQ+KAEfikW6n1WAh8WxGnNr6TdVoc3lpJA5Yd+LcdAbqXCT8
arQBWMbHzOMZpzeeyWuAv6W6FLOczjKgLhYFgQCSmxPh2RHB7cf23chC0E3grt5tIZ80IMZ3d58F
HYWQOv30pCEySNyDKtDeb2fopU0RL9tAO3KXCA5KXsW2oEGYSSaF1qRw0pU2I+s6pDTEdy0q8tnx
Y168sbNIluNflwGkc9WBKaShl/gU0sb+EgS7AIlfe71zyvdFaD9a5YuZ0g4apRItjBoXAgMCtT1r
A0hp2rdkWvkuvIP+wp/tu9EjIELjE87u50hLp4z0yEfT5bYNqIX+7uggSpWWGwbSV0iJ15JlHbqY
cOp/eA5ait1lJ6yxNwKk+gp56livyyaGVfsRRoQeFIoIZmo9GvEh1/0ImoaR0/y5F9SZ2bq9Pn3u
/f4npBVH6UvG0OuOPwh9TT6gvn7KsAQcHrVQcbLpz5OWRd0fzyPwRxHdC9QW4KhUIz2uEbEGg0JA
ZbJB3gMth3vDNImouwNyE0ndQqpCE7yQaxh3xau7+GBEpOlChL8cB9LNHRe7qmZwsfhKTZN3wHK3
Jz5ZJXkvQJVwU/HcnjsHGdIHet5fqNmGJPxg7ulJbjDvAr8c03u+O2JlnZaAlOQ0iWPtGh3Q7EZ2
ILmbqgdZuSCrvKcn82TXDkDy5l93Qr4Gmo/KSRaYWdsDymWCr0SxBRLLK6xbjGe5LyILJDFzKOz6
y7RAb8EFWezC+HPi21CYaZB5sqzQ3UpT3dINV575epKPVwxOejM0rGXzXIas5kIaGdiOBGzA+Vsb
8LFTSJslvjwaeg9JxyQZdmDzU2JCWBswqRV4dElchmF7woaiakCJK5rP01o+6ygdlGx0ME32VOVI
V+G/2cjypWZPcfyXVZAEKL73683EUgz5Qj8q82MnNuBkXGINcukpSpRFGXEMUB+qG2x9b6PtKb/j
0ftf9AeAZRV08UdlvJDJHbao03Z1d33irdqcjnaFyx+axwRzbmF/+dnMt9Qwkz+d9RAURnd3edDJ
t5/q+ZTvR/LNOx2FcjyUL2WHRhB46I8p3FGstaO/9cvIDp+2B9CSn+QMBqRr4q8NqMfJGa6yV2hZ
2jXel3093tldSNbkqMOO++eYVbaZorphV8hPeha5IyRIbaVeOPVDvOxsIF16qmH01R+9LwqhrPwW
k8oJuu1Wqv8MjdcMJ3jpaxDZdoHflFkgdKo35vlRmdCpL+x0qd/uYkWtzYfwagx7/bBBy6pHUlmJ
UQaRXxdOtqCUbZcJXgPJRkPvHGrMU9wMrGvSqkPa02X/2C4p9Qj2Z7gL6hfMfuMlqqdvX+f+FI+w
VS8eh3i8qmxAREbD9HAOFkV6nWcytqY5HVdqcb7uAFPAviT9nBbI5bT8TlOM57W/B60G4PcUzjdP
fKbK8DMolbi+MSespIEbqSvC74lEiihhSVGbayhnWJ0DFwrXK53+jGelAznHgThgckQpLIfFLteD
aJ6UsNsLdfSF0NF9CjsLxnvkDuz2GV2ZE0eu5fh7bGJb0NwVwrbHqyxHn5ylaJ9qN3smiAG8Usfd
ZVvnICLYByd/zYwfr7SqaROXu+2PoQzbnIPKpj5QgS7wEedOJIaUD5EdL3R6649MoAp3NjXVCbLE
dhX/4cLhAy8kHvZVV4oSWhegnB93606qCe8cxOilaOG1TIkV/y8R4Ir5YbBrhrIYtoxMyJ7XlSdr
A/Wc2z6YIGirD9vvI53aqxAiT/Em5Z/XaOm89NU9ShFsYDLXKCgvAGS9GXOM6JF/rLg/iN50xu8h
SqtR2AI9Owgd9bxtCoB3FrDfWw5V6t/t2Qeq9akTr7J1mPoVNM3AnQz4EzA8PVirbSuNvC6Lp3Vs
yd8Kf4zs6UrMNf1S8YNqq5UhPvOQnhffdFhY1fH6e7Mua2+8fjcBUfb7w6wZyzfJh5zXiitn8j13
fPT0Q1Xm8AhF+3jsFVlDiQy4daG+xqg1c23u3eDkNnQjyfDxbSk9gVqy5lNW+yCpD55l7fN8hrea
wvs7qIZig0E1z60nSnNWhO5V0Hnl5d+klpz3ipHFTit3ziQpJbgq/n6/CG//IhrpdRyCJd8YA5L8
n3D6NkKmPwo7ssnVFBko9ci9M4deVporB/M8ioMOTft1+BCJ7lmbYqh+5LCVlaI+GDD9ViQqCUEx
xhed6H6Ytc4tv5pRAk/2Xw3vGRJxkOPCwdlVOQG2udsPjOoCONufi6QaNNpdKVxizNl9FlxfQrhj
qJU6PXoCRjJmQljXt9AKpAnYZO5idDUztXp65KQKsT9LPHbZ/kuhRB9IcnWk38TAi1io1EVAFd4A
glaPA7FNKqoGzEzhifP5xRR4Q84W0fhu/O29Hukc7mVGr0I53LZ/YswMupicU877FeCJNL8C8B4V
2Bml9iunPfU4Jh9ctDmPEVmuP/lEEnk7ZkzYxUmg3SvHoK0FH1AYtj/8LYH9x04s9xla8paLEbGd
DrzIHJfROwom+OqiLkPNX5D+Mv3yvye0vhrJbKLNd9g+PH5OMotLT3jjXerbFlujqLb5SmHSCa7i
3Zly6qY/rDLFTEH4DjvcP5mLG1hxWMTMNGiYQPsj0zkI3B4XKC8feClQOi/8wDSAYpNZ9GAdfQyn
ClIFbCanx1IcNy67+WNlbl6Ehe6mCNLIlFAqAsJcA6gPIXhxfgECpfrAqhmiIoP0x98vaS1eRu8T
n5EOEdScikbFs5Mc4nnRBkPujCC9e7y/zsTM1SZZxANGw7NXTTvTmyRoayAFiCR4ckna26trlNha
v2giFMbjSdbyApWb09ycwvhxCSrzcc/808z4yW8Sx4Er3poARD51F16WY4f7GdQZ9a1/byKdyWI8
UZW0SLVPyXRaHI17/b3Ncdi4z4a5mhEqS2YtXr0s9m2k8sFs+ZOBk0pfTZQiNb7Dxj3W7qMHOltR
Fk4vNz3bGwPfXrE2KKdRz5npzpXIgHx/eKG3cwA2/nvJgD4w/VjBHgW55vKtP20hDUmi4BkanSew
jh8CbNzBI3tfAnJTbPRRDM8SlqJp1NVIc8ob3RtxxBKwjb3rnSDN7gMgc36NGveXnUQEjvJ3wBif
GUI4RVkyEzKdlfpB+O8KiVnkkjp0C6FnIZbSNSZLMwAd4SF6jOODi2Sw0FmKOV+XR9rsYftJ5P1R
Fq1q5UjKBD9BPt4RZXg8HkILGYFaxmW2VRMD0rimQOYPv0qd3L0TPjP1UcWj7bxF99ksCzeIdwEY
hnxng7XANLNwf/daOnNjHMoBivteCeJ+vAenFL47kE7J1zds7rw9iHx1/vV/3Ro5Q3xjzjtgMZgm
MmVzq1kkSNcN0Met93s0cPXf0ip42yvpALizV29UJFjolNHz488UWB42/FaGF5Bd1IjjIwKovISA
iprkrlosRoV05dqaNKgevEZ+L8aG2EVezM65zG1uebzY5QkQppAUL4EMKyvg+DStTX9LPytTCnWj
mY4hNuzToyiKSawuv1O7YFOxh3X8jJnwR78X4szKuSTa1TYJPjSNZQz23ufOT6ee42B85FqfOHp1
AnIdbNhfmMebinBHTbXzYRctJoKNtcPzXFfvcngCKN6KJwd6a6fqQyVN8FyT9/u+vXza3j+H3f7m
VNYfNG65ETdgdf9MLpY9/lXVqCx+P9VErPzNGoJARRsyIDJvDMsW4HIo3cYV119AJOhEfRKo9GQd
3o5n+DREUABdPWDsT5xLrysq5J/XTMp+UuXtdHIxMFOOz9GTaSAtrV4ivXFi2BGGnXcaZ+6J2A0L
ucOSBKpLeZ3Uyj12PYB1glLAEIYvPvIJbBANNN6QlyPOmHdjfFGCRRt/e0qSV7TNUx0Bt9w6addz
2Qaml6pUzRwWOTgh7Ecw5iZvhx27Jkvto2RmGGd5F7NeqHN4n2EKXAhsVD1wk1Xvr/62gEM+e9GN
8dydpPjpJGngb+v44SpD8/OVBni1OcE0SC/5uhNfIcYrTqkThYgfsSKnhEjyMAPCDcIyLKQQyl+q
qcey93IkK3k6uP7PEP3pKdmaM+X4LeSbc5mz8gDR/IIQ7vugaUKy7xRR7ldEaXD43vFHSZPb36xs
iKjqLgT9oUNdhbagMDaCJ3jPgmtLABlHgEy0IwLd2fkhpYflJ1BaCyCRR//LITMSg3xbrdd/g4Q8
mylsO69RzKZxhWx4EFZiFaRksC8/7Jgh2khxB6Ntl1M/EUKa45tm3TkZzJk8phulKsw5sPOWzcUe
AOorL2LcSMccs3n3hu+0yuY8k48pBKhgXDRGW6AmfBwiAdFxyBehLh2apaOH5xztbTnY9HmNEwgi
1sxNWfOYUNRw7lh1OUbaAEQK2jYedmed9VeKfahZSDUu/BkMjAAv0s5KVfkQxcmndMBWZkq6oKFz
WZ5ryjLjkj8DT9p4j/o0R2ZCwnBL/dvhgWcEXKXiOFUD/Bo33+MIjuG6rrAJvNDid5Kl9ClgjByC
NXUbWw+uCCSQo68chkfNOD2/UdGpdmrA14jeLmhRkWDdBkY/QMzPqjOVlW5jOqDOtut9aMNlRlLy
Y31A0k7qhpNlrp/D1IHQQ/0ly9YN8zjVc7b24wu6fdbLBWCTA2zhS9+ogN0/WXjcJpnpWWLTzFeI
XCHxedxlswAT02sIcSXHV2yptVl/ZnEqDAkCY68CmDulh+KUOOCIyj9KaV2ZpTJwEvRhglQFHw7+
FVxrfWzGDwEPZ7SlDcREQrGlmb+6Cl7yz4R+vSC61RUvFVOCgAlP3s6TN7ZmaCA6HHLvgB655n0x
e4g0YS2J1FpVLfy4eDlIs2HRhjBXk3+qZfu85BdA/AmCeEGe4qGQHxxsRZbwC1AbBSaK1vhBP4ny
HeDrnpqBh3n4cFP1DB3uG8euwcRkX+9aBYecNib5YekFbvQAkZe0Zaf8RbFA2UFZhy7FuzVsItMk
E+bMjtbkSFw5YGvpaJ9qRpVEI8I/8f0FY7V0PFRLiIZgw2NlbTfIB54XJBxb0deL1jAatYmq5MXk
xK3f1ug3lQtxiLcpE2RxRYIw9K+kyOcb9MavvooYQAUPlNYACWExg8YLFwVcBWn7EwnopNDVKipw
7zw3cX3xwJ9Nq4H4OEfD7N5j2bWVhoQf8UmuXxgcUIJ78vDOVaYpmPUpn2EjXvvITq/TMkAy2A6P
SfQutsvUdI0xZIEGudpG5Ce7L4ku3Nax2+BATPnFtp8Uxh4aQI9LRaRLTV8IQaCMhiSv/SIR37Yh
79X2igOpn5aHy7HykFhGYYdL+cvx7ZBbq9Ze55muWSdN0Y4bJsiPWahlPy56OyAfRSZSarubvU/A
90yFUYEt0aFa279O5zTowrkc3xtst/tTygUI68hrooO+1eQz5+TobmNZEDLTPt1ljiAsIqHwXTEC
BnZYtPdmqg6Jk1rk8sAKqATCUnzStu6BQtxACK7SggzNaSP0btGgygxosG8LCQ/9YxaYa79EiXmj
BFsJcAHOx78fvFF9xdwijzgxYmYtL6LIasHoetSMZQCS0fdBx65YRXyvtVoJvBcgVBUUZeJOzDwA
8Ow6pigRYW6HN7+Zk7/XnKKGLjt+MH+LNoD35oilmAgca6GrOTnQDQl1BY8BhfARowJrJON5qSSS
QXXvFcwtfyFYB7iss7EqtewGyFR8J9CFv8k1Pz9ZOhtAw8feB7a+iSIAD+jL8ChU+pSZ5IUaPHtA
VpR8qZlnOoTiYlluhTH0yEEbahIsIq5kLJmztCSTGI2BZqEKQwZyVCaVAy7hXqmmwVvFxCDIZTCt
kiRxH+kOpmW/mxqv5bo2HzbH+scSOjCn7EfPH7MM0sFITt21lSokIuhP150VPRYXOVMgA1ENf0Ui
PVTAsjY/Szx23+pqCZjETianoPILk6sBVOXfZlErjGqOo3DSEC0zviMbrlrZNZ8GB19LrMhDHoZH
CjVoCM4hMJK6abfHHboaK5MmjP2nsG/3c4fU9uOpKfnVc/07tN/2hUkjeVYqSwJTULghPW+ob+B3
UO24u1H1XDsjOWaZrCXDGhW0Yz+cdrubo8F5UNjnz4IwQatBpD3CL9vrRwrvXqYdj9g553bUIu4N
wBY/mzApZKNI60t9Lzs+/0REFZnmgiGkhnNUa+GQKiilNCRWCFMppPbxIIx5I5iLMDowhymj7t79
dwpZB2LZl7NhEBEjfCiRQARqFb+iCR645+bOiZIPcfBfG4BdYYPV+jATidj62EXzWhVoUFLwhFqf
mffdMp76wMedNJqErJCn9dOXbHo/8AzMoc0I9kf3e+k3YpO2naH2RmpAhV/tElCnDB/bNyobaGzJ
eWwJEFat0v1s88eU6sGmO2PPOdZo9nx4KbzHXOtp0slEl7etK5DDpitAkr9/HT54J5oLxJ2L6C6D
lSEUB8YXFSrvqi/w3xYrV9x06TlHW5SXTKohPpqt0+Gy06//E2/3hhqJwGqOeS/hemIwjP1BMgUK
F9AvukEKVdp94pmUwrsnhTCVDpoecLTiiboKWZLqKyvBj70z42Jx8b/7Plw9v6RAhxpzislHs/K7
xx8jd4kEOSsvkog79LuHsDRgdBZ0KNzarX1+kBp72XydH39WsdF7HX/Q9s6M+zAnW7RgBETYfatD
4E4iIKZNNZA/QZHvldR0/Zch/3C7q9ZsabwnhSc+0Q+2F+FhJtOv7U0Qo7ZbZ3cS9sVJOam+QaHB
UZtwfKfo+qMZ0tlewbRAbsFA9Fz10PUdYf0XDoefERuN6UAQb7O8od0RtCjwLLK/JKOQOnZeDKnc
+mVwzBn9WhCRu/cF7AvMO7BwfltY05uuG9ZFQ22uik2fQAJKRxLaQDfZRWERpPkhnyzgWnD5M7XH
QIwcZTaz2pTASR5J+o59bEM6cXaImRPcYp+hMZtiwBzDzDZkAoViHm4vWlcC+ySjQiw9q7O8zTHE
kPEHxzbLWc/9jIyh3nUxHjcc61hP3iZc/W6S9ta5LrTTwNQ/flkRstUtzc40wcL7Yh44RJ3IIyWA
MFXa8qfsZ1g8FwXcvvWbCqnWhOH2v/ubeRMhKPWvPq4DpQ1s3OJk3fQ4F8j4eVdiyu9+K4ba3pyZ
/1vW8I7xJXkfSKGdJ2tsfrMUryUg/feXdqu3Bxh3K9qDAoyh6iSznLvEvxrvqU0ZuiuwDOPFH6D3
CWMwgb1M4cFqYl26gJhYv6rxmwJEoP8z9V8sqz+81On24AVxtYGay0h4jSzs/XDXHvmZteVk6Tak
7PYyG6ZC36Hx/MWesQ/MXpLifqhJqq6Vbqy8bTJohJLGm0zOIBpupbenv8Op8LJEy10ea/dIIxrT
v46NszGWgd0OmiFRM2YomPcQk7Ek7km9GIVeWy7xMeSVet0WqqV0JvHfSp/cQr0dQsP6GLUmfI5B
wUE1603x36w0FS986kTDWy8PLpvc8g9K8czrfHsaG647eUqTbi4hNQFuzRdGSXEadWLb27dMlPou
G1yPWJCXfDHBnoKCOHh7hE9nixgb+dtm1FBbgUrquEtzeNyFNjKBoJAVCAB/pajXXNi1jHTDK5wq
rI8BhT1QdZBP7YvuOzZeQVFfGKsWToKG5xy9sHsFuf9BU9GLF1aVZnSypHiJIYRiuHnFa9IB06LE
/uP7ag6h42+H+pBMAIowiZ2fFyDd8G1HPfh+icTjG0ICtOXMJ+f8T/pKcSVMiBBWMFmifPrloGaN
/AL1L8attqZUD0Q9wmGF6X94Hy5memr0lGQ0Wsw3DRjQgel5aOHQlQwC0D0akOdT/kUMtCO70jbM
25R7rCqaCtBa0XwyuI9UFiUT+gfkHuLZs1Jz9iGVepZcBBaYd8vJ3S8rwbI4ukHx2yW90KmgewCZ
KoTuFCmwVVphH3rS4yr+47P4VYvn+5kVJ3DpZ3UHxdTVx8PMgyBsxcM39Y6Cic7vDt1t8oTBEqRW
lf8ngXAxUFeS/KeIFhYMy55drlrW9HX++s71swHbkCr0Anau9SPFDUTwyYCqTK2sUE4Pq2NbSxAB
18a7VP/XRmRzh1+6A8+0Ce7K4bxyvVmP2niun12BXPQEJXxdRCGAHi3hHn0sCqA0lUpYXk3kmHXk
BQrV0tOAENr8xLGGm3P4Oxh1QybsQPLhkYheTyVrjOvxajFhmXoV9/QqzNQTc+oC21tfJX/cFTi3
WWJNCfUc8mqgueh1JA8RYkq069xPOusN3RH1xm4kLy3pJV28vjHNGd7u/4CGiDmGY+JWwg73EYZc
YNirfs+2RF6GMChJyMej7HyyQ2nWaM25/MjYXX7mUARclUmzfcxB8moXSOR75xv1LBW1LfNEZEi2
t8TEOJNfC8ZO+cuvisapEESb6rJ2w89fX1xhRqe5vZh+pgZ2tdQDNcVfbcZvsVXfHIo9xvZWYg/N
quokuQtTD7eaINPg8397ozr/gYyt505GrXg73gJt+IaqVLqnLSDd3fBmr7D1kdmzQE+t5oSYL+0K
80pRYnPmFRVf6sy5nRWOLde4vctZlMYGYHtIIAa1s63YVtmT9dEgO3qflxmIJ6nrgXZXDdd+BWSU
MaZEXd+PYoQZajqDD1IeX/iyRrgYNi6nEUZVN4w4/p07ilY/KfwTkB+OlQj5WfLdOWB4UO7InQV+
N4SCAqezjv+hpv8Wx3X/lUt/C9gXn9Ry8oxFdCBXN3NWgWDVYRcZhNKmXf97LI1RMsYtyOMEsFtI
YP6Ww9oS1rWhTPanR4u8P4gwkt2O5xniJ8F/HttGLTVOu9h82mTjfljcLYL0DcfhomgeSJGjwxas
xOUW0op4JXbMK0pTnmGe9MxbEIKCEsFQ0hpvV/gsdl7A6vm3K650ehxw5Xu6lUaJ7RYDVyf3JFx1
02/nwRjTdM6AyXicU962I6iI3mm9Fa0EsNQB2/ZzoD1hKoroYyhnRTvZOcr62ve/d+c/Dj8Yi9gm
2wsrGb+YA2P3IawO0V0Bjlioo6qLGWD4Rw3YzEnOQHzEAUqRewSQ38miXtHji60rJzlGLjW906QQ
uXa9V8lZQBCOnlZwYc58SzEXM/huy/OpEs3UoGQfATUq+o484OIAEtvNn7WiIAwYfhcT6qfBJEQ5
RrN9TGcAmEexwofljZrlonC3YWtOb4nrTX+En+RPRrhTlBX/fDu+pAXaWDNFMulvbmU8Us157sVq
zPSxjC7nYAEHO1/5p99m1iLh/IgMowjzX9eTtiSijjL9BKNrmTqYQIcWinprUA9y2F3XD+QUFNoO
/KekSh6+FiyriTrULQFBdbujt8Uu4zZyuXAU139DQ9mywG++lsMNQprjpI1PflfBlBJxZeQ+k5bP
gfnwuohWCjCmGp/3rOvtwZ7XbUMoje8CMxGLVM+mNgfzuEg4A54+tDCKgfhkWSUmyhwggXM0qskn
9RmSGm38gxCG6cK54FeckR8Y1ibH+FT1Rk9+vvK1z/XTjHHyV5kDgwQBmuYiAyP0FnNL5xEYXJS8
9WGjpEKs/DdG3RSXNA6E/C4CmE9Y/J4iiALxB4LAT8X6K8ZIVijfkPuT6wEd6qx/ODAN0MX/VgES
RVz44cQ0UzmDlWfXO2WeE2MjN4YQlLJD3BDYc/iWTUHjlbAeb963RcW0QyLclFlQ6yOa/4dLqqC+
SCnStoUs2adskNdr4CFlVjF6z5NGMqTur8k+2NsIm+I5xy9qdNnKY0u1l7+qLB4YQvvEnuxJkuFB
2ftYV5IXXnVYVOMnkBq5RSk+f+i/jObF52dymIcp/yibVJMgwm6gYLDExKLpbzSEPgHotrV3WVuN
+rQc1XVCCVNOFqItiPvYP1dC5P6237rUmBuLgmDxnMUPAOmP+dwmtl0VO/dVpU9TlFsljXs32YWf
o9JFaC/gn5mohiSZOk4+ssuG3TPFslYEkyChgvPtByNtJzf9VQF1gaD//IJzpiQIPXEiiwNWp2y9
RJrg5OM4uORktYl81qRcHQC8KnH/lEP5TnJeOvXrov410RjPlyMnCrFx1Y9oFQiMPhLK3bTZEJ5t
iYP2dqKlfrYNnsyLbKxFeSc+ZADNBOdNOwSyW7Gj9rxiW2eruPbZrlnCGAjy/exFwXaIFNouM7yq
LRBI5k9YZyFWT8zs3RAf5XbWAJqBA42sVQE4k5+uLZLvaNYZtWnmIsuWZdf23YntCUFV2UFPVFt5
FXJnyZruvoKjScEuGRj57P6c7uc35yH8XW92KHYQAlOicKKxswGV0l5M0n3odfdc6tAzFFpfXcJg
EKYhWMwCwvBy9gpgcbLgLfGgFWSv8suFos9z+hVABSSpgBPXsCthZlmiqGa3R9ndTE3hpZXfp0B0
5qeUS1ZBxVN6XTgi5Y2HPA6CVSTAlMDJweKKOiPMbyASDiNzAUlvzK1u5X6B47SF5ruvlYGCMnmH
Y8N1miehgz6XfYiQGX9INRVpC7cH+wzkLP0YC/AxpxDv34I3BWOMP86VPXhtq6/haO4LAwj3yqWw
RJqAzkAVuFo9fY5/f0hD+jN7ecbZ25OBuaDGnlShnwFRa3A8SyH9lt+MUzlr13+54pDJhKGbBnkH
YIZYotu7HbRpFcgpurIQN7dIMELXPSkI9BFL4jR+5fZq6s3aNVl3dYHb/REoAeey7Y7JFRgPxqiA
q3fizK+7FTBkWty7BZgzB9AYhQjh2MK0Z65CS/yNYDPiT7B0Lair0M/v1Pjad/IfyIZjbctacHix
rUPJH4vwWQdKW1wBSHf78jbkIms3PgisXo7ADMGYM2raMsQHACe/ZbS4UR/FB44m+VjhAZK2regZ
YlJ16BSnELzQ2RM1qBcSodrdyncCbYTZ7ldSk/n3qmFvNvk3Ynzuf7uydFgSWQ+RCLVSFWLqliq9
c5k8Dm23hpHorVb31eBwndhZPhPx8dfldR9rhNSbt8NedgA0DIH/5vvH7dnSane+Q9JcRx6FqcW3
VHfm+/A86Y+snxO5vWzuUXztXsGfu6A1iAvhsTsyIMIGn7DmWLyqLSMsfqN3KPYoIfvQgAFhHHMn
ZMdH+wB/gqiZ5vULBF+zJNWkbXP7lTEj6pw0fUQQECGSAC8AkjzuZDiRHdgsfYzhVSx52iwxJw2K
2JDvfV0nVQJ+4xBbRyL2KStf7BvnXypQ4sfb8sTK9G8Js7K6f3McJCd4ai0RqARzL9kJucFi4wqI
r9IAVaEdb53n3hFbeaMWZEUQLzQx3HqK1PmymWAr+36hEQl6icg/o24yKiSBgUovRZU3JNUmY9iL
lDQ3+3UV3TirNqR0D9xaWQUfO4RKXOrvyQ8/BcVGq7SYX8mOHLtfX2UHMhcVpN8LJNrm2thdsDs5
phZ8DL+8QYxIeHbgvfEgxzPRY8uPtNPk0S325tYbzV94XnHkg/GzyMgbcxbLU7wFXxP0AqE7k9Nz
cBTLwHmGiw+WV5wu3LDoHqpo7+trKB2oc3S3dXIBOeMEKNUC0pehp9kSnQR1CKUCj2nRywLyT9BL
8TQ8NyfRO9qEfaOphtIUSqyAdBnnn5HUAxxzBf9/LcD1AnPk7Fvfc9t3GTiSiTGefX2REBZpUAtS
O9hFcEURJ9zuEgSp72B5/QTHIOph1gkDqEUi8DO75XsoglSBBexoPPPcDDru3DOepGFa2had+AZz
h6MkmMJYCTYH+6MtZRuO/njx+OoqHIScARVlPiGAx0HFt8khFrmQF+IbAkps8JhVMpqDsO7NdJ0L
kQCORkqiex/moI2Mg0WdLpYSqyvuN190PUHs8hbENpgYuq195LCOhaJfMVHR+74kqEI0eeVWn0B3
ZMlusy/027WTpmGEmMqnRRVxAPtY8/AguwCykO8CYaOuzq6R6OQlRqKG71Ob+DULywoV6j2j93h4
EpN1UUp8KQush3QJ8cJrRLKxDtk3igKF8y7qEGyj2e7+lhHNpP6kVGHTyepXzDFhB/XZ85tgeihP
ZzU+xSbfp066Sy5wuLLayeVftIXNf8zfhGt/fUs+6HswscdO5uqaM9Vzr3aa9UX8TT8KSseyRyNS
LEz0Mme71pld9v4taCN+/NVgmfF97WHMhGeuPMF+sbKwLHKPPZ0pH3k4YTRTlFeqkyDubMT0eMLh
aycSGg5+M6sIg3KyJm4NNiMGcf3HYQePXzYbtIVppNkbY3qqyX7JV0x68SqYOdS0EMqw2cSHbKrq
uFHuvnIxd8VqN4nrs2mupJKwt6H/99oFOtc4eXhWM/sX23DWxFbaCU7Z3cXTlEBmn+E8m19JdzMS
OONdocJv5KmhtY/jHFPAILFGO3yEOLXm5HSQ+s9j9wubL/brG3L+Cr2vq+pOEtGxxBdf+4gQC6aq
ohmyohhppPnNwzPOI4DvPi//rSmmSQRP2zk18W62dT9Qq/1mJsczSRiOmHC33nQWDcOpAwFe9ynl
ZhfQIh0DhNAiv/PSaB5qLYfuRNcZGivv5jyrrWEzY21/yHmTm6Mp/tuzBFYXWB8k7LvHyOJNjjAl
UTlu13uZJjrzc9NiofbJlYqr+ebkb4lls48ZvWmnk5uTddOZMEo/hsYtnwlmYu8sdjtdyuuGv6Vb
EQ8chwUaNW9ssg9MuXOtQlnH2mk4EoEwj4TiyCdSiQzex0VyCbP8P1n9+RJsktlVGAwwYePIau/o
LPnqDDZ8zZsGSLo4FUXOo5F/ONRz+/oPrRCB4ZKSetRUsP1+z/9wOuZVe37aSl8xF62Xd1WHPLzb
uFVT8aSIxnKDiNeQE0pTo8HF/AVGQc5SbjPYOml1mqgmPc0cmseQSVGaF09aQUWn0V0D9VIljnMX
DuHtnPLjM/RIwIAdK6jmhxjDUH4A0Z+Dwkgv2Y9+uPSptOB9CBT9IzB7kqMUz60eB59veugPNjpk
AjpKsPpaa6UmAJvIYe10y2ISIaNKFRijsxnZGsqrdvRItapRzGkw05mdpNFeKZcOM7mvEA1WhVeG
hNiwwW2xEvenVC7kMwu64CQBLzUNarD/P05ag5W5/SuArgikyb2CsbIU12nFHds4NmvCNHYWCXVF
/1/Tpkn/Pf0WHGH55o0ad1vzq+K23oe38rq6KWr99OVmd9ct5x+jlXYDEPEOQ3MHPCPtWXMEeEny
xPbPHvgTixASbzOE5zZ2feLXd2QUnIHGkhlOdR+es8adhGTamsbTRqphj3ZMPwCXZ446jDSo5TlO
uFoLAuNYnIuOF/+6b9yJdLZrNtVcfj/Vc9MemvsMBCQZaAIYZXGPOXMCoxya7PLGYWVRRc5kgwYs
9njK/9YcFaTdI56RMcev0Zh8S2R76mI6wDt6M8EvaYAkm1gUt0U1fwzsAqWcxnTmKFkmEvRlMEzj
RdhFRkR8TixYnu2phVNNU/++8xpGlygseyNINb54EfUbcvGP0Nm2SWb0XJ5Kp/3wCMTv7G7SG3Al
P/SPcsm15OSFPUsAdtrVB4R3XbBow1Um1z4yJ3g6mKXqeB3HDiM/IKOo2xJ38iykoy5hrBkhWb9v
IThsuX4qXDFExAYnZhtVQ8eTtR8s9ANvApAUOoXtAm71S/O3b8oU0RPH7kYsjaBVgrmRZjEMd4I6
kAIJu01c4JI8Ye/8bhjIedS3mQDyevoyL3GWSTyhSXOL3YIUKjWjpfrS/3PXW5uEIL8RBxJIBBLG
peCNaOFLvPka9LfaZtdpaNBj8Xf4v2gsoWUJlOVYBKzZ6t9DQmOwtyi1KUjbKLgDrMAsA6/95rb/
29Il91y4MHkBHblW5DGtfel3Sg4wJSo4EcVati6QlhJS1zg9XqNAJOIgpIDkxJ4HK34SC3AnWU82
pshZSkQjsxWNeLR9AEChrmfh25zPtF1rwr0Ar8GyHMCGsfwXn8CcrjkhLGhTKqKutecMFLv17wMP
i9JU2DgCH5hvkPGrS0mM17tR3dwRGV46ZpDahyFMMYXwjLevlse5x8TQb4ytMN/WGulifNNlvqno
Uor/UBW/3tpe3pqtWOnpAPuGHM3G3WimnasbTrn13WP/AM2jjq1wXkw/hWDgi0TfEWyIRkHEwm45
Nh2Cf4DxV8uBvEOcm/5QzVHSZGWOvV/QWgVC9s3Hyrpa/YcbhyggufvnKuIp54uIy7CWFU4KoTYH
aBZGDDE+F4NtvAwctCeFVsuXEc874goaMTZ8ljEPWYyuJPhgExSMYxyeaFzrER6FHwRcF143eajA
r6TOThTLrQpdzPbiHamdcpNYfozuQ0pImiioTXq79P99veYrk5KfkV0yc4PncXWm44x3hE8A0BaE
JnZL79+vEPzZBI3rQhWCUXsN/3WjXhXisUqk7ZZ5zk8yHz89uyTMXI19yDbjZX88B+kZt/BZ3wg6
FXbcZ5pv6wbmdGch9cy2jxtwXfqTWFvHIwZUgmGjrmhM3I0AqTAMzagk+U1xfeKDfnwUkeunA7QN
W4aKDG0Nkd6MuJrNdBxCPrEIQSj9mVloM4ssmj3zt23vzrdUwZpDOWKllvmUV6GEpznq02dL38o7
JXagPz6M0L4Gb55byd1wvvRBSQ1aTinqtJ6v8GOUa0ccTelAkzNgpaJm4I1rm83GkbZnLxymnrCa
OjZ8mif7mzsLBFuRoO+ADqrhoJUS/b9hkMG7BysHJHuhK5BS83XofBboOAIkiLbjv/CJpH7mvCt8
G6LW+sdKj6d4KIwz6i49KIrXEFDkWBu3nq5UhZgecV3SQ+0mAecp4C1JPL7DI7zbvNzNi9MkcvAZ
mmKk/iI5yhTb6iycp+meD2qFFCKoICHwnfpg3/EXYfUI1p3bceWgmcN+hAggh+/I9mn+x82vSL/c
MHrqbHdSJeb7HYlMsiWZLaJGpQJH/V6dJObzr4UViLKtGoGL0JznCJZLX7V37wYS2nHH++1TyPg9
uz8T+4Le6e84k4uZ7XTfahycry4Hvw6+vG/6+WXKjDooMo8d8RnZ2NB4pCe91Amv+wh57xDp+qaF
ttsCxdkLtfZxGXC+LIDlGg9bMnNLlSJszrIKY+hk87MVlmVCem+Bs7a/dtNlqTSasQe13onoonhI
X3ehW/Omb1OU60H4p+/cYAe7lDGFZznTAFHV7hVhcBzdygPFNTZ6VWc+Ya6AhE3eAjCJxCVmojFV
qBcEXzhjBBp0pZoBDliDxyKx7qh/+EJhD6M60vBVUz2mjJPS6rwlXB8PHLsCTIP6qN2eJB7G7Nha
JeLBCjSGXgdTwH8Raw9pnyq29ulGjfXHAG2iSPpKnamkUHF/ywh5sVJEBkzAGmGX9F/9ugP4Z5VM
UM7526jUnbGglqmjpDY+Y1IQl8S3bmxxrWnPchLbgWiTqFvhvOZTs6J1T1IA0OwICx9lntDVkm/0
BM7WkTNVbm2CpKZAe4gF5Qrc6J/0265M5TKFS9/tnjklqM0EHdwkhx/eojv1FTRGx3f77jbL1hZt
ElozRCqQB8zBD8byUjpeBzMN0o7VGyf2V0JUkCHuX+zySqGMBXRgAvrER84RVlrQjFFtHOlVULDj
9nmp5FZidnE1Hne7i2ZAbCpfnj8TYQz+gElF4BOnCMIyohT4037ektGUKoc6/ZDsgNXMlCNj4V1H
/2wO/sCSKbBJyhq1y8y3wnXxG0hUPsJxT+VL5Mxo8eTVY2CsCXcpAjrpPOhljvKB/Q72UfiMNEr/
OHh9riPMx0Y2YO87wF3ykU9S3w5znI94yDG+vkV/2w09lHzhCpKIs9JVCfrBSTMU7G3E7S+DzC2N
W3cIvqbhViRoI/wgIAVFbKzQB61eElo/spSFMGlQoRATTNeZVtMEkXPLSpoWPuKvVoaJq830slk/
Zl3TULBn9Lh55Xym74dfeui1vLPtEh8Ee0E4TZl+/llwN7UECayGs/bG0w73smVHijFD7yRCRvY9
So8zcC69+Fse7xHrQAKuH9hqLe3TJZFFAWWtkQy3SaNQ+1F6pypt+v+mSHCNkSzGLG8ZHuzYh6sG
c/bdlM5fo9b1tdd03AqYzaCF+irVpCEJcjKVOzB2bUHLGFBIsn8G22ecKk1iBX++fwSBNqcLdwNk
jWVfOtgao0YR++vc1EKmJSrJBFXNYXeUkvNFEu2JaUtkoJKGjJNS4yjSswFN7ispxsI6/eYJZXQf
xmy+VPnNZBEgNeuB0iuuZkvWDMRfdT9cDdixA8mWRgGqjlPpivvAscG3ju4H1h345eD7cq7Y3rdg
WuQ+6xLQXM7jnWpF+wGYQ863Vh9fs86zETT0O+VAMXjc/s+TKiwzbOMUY4h4Oqsg+1sVnUZOguDn
C8yvoU6pa6wpO0aXb8EqINIqlLw+SdWA1xauVAmRA8aduOimHwK5mg+J2D/0zJza1x8c9Y4MAJa6
soDV9nw2p/g5VrTQLL7ICpHBpwA9HtqY9rozVDcML4fEqefyETj8wWWKt+lnA5zl0wbJHXjjMUa1
SWVMtGAjbyFYioSXpW3xH7fZWExHp5WgYXJqMeuRlhyZCLhytxzTOa+YZ1PpaZ0WrPgVzUSXqRoA
8XpkLfwTdt+Ec1fLZyCOQ93XXXAQXw3qPiDfDvu7f/Y3DKpdvM4EaK0m3MGnRloCq6/5DtV1bUtk
UiY/zpmsIlEUGzlUKpmeJ3BGzFuTR4YzQLg31gqC1kY8MyxMUxDQ8gjDXtlCRnyVWFZ2a+Ym+txJ
DknjLi7V6NphSMKzLvbAkHVlLS9w3LYDUxcyGu0gjGdBsX74jeLlRnZJEtVFiKRK6VTlZWEGwLwY
PK8Z1L/lmBPK3PskJFlZpxMyg26gBPCq2rkMMswADk2LZq0bf4lHkMOx3HqNR/zbF26CavpH3u1P
7D2ii2ya8IIpOeb/SKIzzRokS4xzzuoEehQE4S3uBg8QkMyTij0eMGEFD8lPeCuWEdLjUAgRXoMI
Igo3wtdNPUbjRqOf1xpgh5JEO4e/fyucVd55Ky2p9sz8QC/zn24wJPQOVrnG70phc4HUx/s2f7Yd
Bwg5KGDLP6duhG7mwGAzMdpBgfKyB9/vu5/ZAsuFqbFGDdryoPhFgCmms7vhA8twGXkQsSQ/5CSa
KrdK6217nCDGH7wrf7cKy79AN2ctmI/lprzaf8cC6Go2UpUZvnVtl9RbKyboLINJdn91kkSg8QBJ
HNNmhu/BU7APRhx4/dkluCCSxjiG2GHVPUzc2jrT6FJIxsausfNPBWrTSWXz42HXGhs1dOYrMG3Q
NVHBoae959va9Gfc6NW+lngw9YcGdM7Ccp9S6SaFXZu77NYSWh+Mg3fGcFmyuvwpKMCb0Pf15iGJ
WdRv7SCcbA87c+PZcAJ57E99Kv/+fGcMK+WwQ7JG+TieU+VxMZTzIexhDlVvHFZb+R3lLhNX7sGh
cMC66CiyPoo3LgqBdYwl7BciR/t2fJtojqa/ieQt0xbw/XZFVKv+LzM8LaCSBbxTZIK3mr1XyUn/
36gRayacxnYxWnqcO1AOstuDr0vqnSSbl8PMc2y+kJtmxxXim/o2bS/PH2vJ4h8EWzK4XsOqiNOR
5PX096BVCZZrcm79OV06ORpVZ3uQAeUUlgP6Sw/biA6EKiOlnxkLN7H2OCuyIbhfOkwOXXxJ21XN
6zXhsNl5W6XxGaNCmHpny0HELdezGJ14h5zCxQelAeJ2VAEDSFd0taUfZzoMg9Dic4mL62QD6r5j
reQVAcanVwSCtVceeRB64H7T6lB0SBhim+R+OcUuOudbelgkvL5I3NFTXWjbMU+JXRtu8VvBEYVn
psjwsnCaXZgI33tT+Za3uYg2WPkrBHOMk8EFL87zaTe0uYfYdRf3OAhK9246Y6iYFR3xP42xpNsj
ZkkS79wQ6Zm/4iScnnlzY/5PurSC5kP/sUn5ruENXbuws40VrmDW1JDibdhuoGJ6rbj6MFVpJrxL
C8YjbnJhf5ul5ofHHTOe3q/ZZmRSYY2QgbFylMoUEYUaNZcdnEiqWv0wi4itltPPjejoXp8w4FHD
aP8AZuc+KHVZ1UoOTLwSmeNJdHJM7l7nncljgB9GNY8cRA95NUcAp0jx1Y2h5HVlVm5j1GuzXQg9
x4ekU2SkoBzdke57ULHSmAbQ9gMnBHzjFE5d85wYAJ27ZTshTI1v68A96dSSmXS7YkR0GkVwfQdK
VJC2NmlCFpAzpmjoNHKEgiO+j20IsqTrolRNFVP/yB/36XQuNWzqYS1t5PmWkQ0VhD/2GQr9Xt1z
SNPOx753L1Perj9CYy35FyyTocQ2XBeCoTwPAN3lJjwH4DDTWIanaKdxQH7I8V6ffgBfBD3k4zN9
Ed4uYjbJKNI+hzhPshu3E/R6xV7bPh1yEqX9vEDB6Y6DNGUpCA/k7wO94qWRVc604SyEQXPrKRus
JcZHkrPTedIMfJwOSNXqj6/r28rdiP/zzRIt79XGlte/yuAA4kcLKPYtkfQfDk9/6xAq1qEq0IJM
TFMikUiDfnXnf/eWORKzY9gUALyda0oO6r8zjT5SEH1UhdMy3wFgS9Gz9S+hy1JhTBlRKv3QcXkf
+UZP4yUtZR9qE2LqMzYGYL075HdU8v5E3avwfbY+MAT6vC24yV8YK4xaOReA0RK67anm1GnXOO8t
IMoGITdnqEearu8ge5HDz7vTSlcZDrGf20KteUj7/l7E3j1WsBhw4LNvcwETTSQM1kxiAdtb4odc
sUfvCPS1IV/+tPXW+K36jm6OHnyTSlHjXZqN6XvPwiFtzHFhfWAHpk+O3Xep/Teq9tR1yX+0Oig9
vzxTDx+IEGaJL5qaLkup/ffvuTW/r5N7TfZlQ4iXgeCpVvyY5JjNvFMjd0/TULrV2bRifRyfc2d4
BGJpAEvL23la1Zr/oR9qzzSbIZRwhCpioepFkIIeii958nQu/3hxr3rnblSQ2U8mO0S8If5w/2IG
8yFSmV8fmeHo7lUQ1DTA1d1a6ICAsVd/KqFU6lz7jbalFi2rJsqEMHD9oksHqz6k0mXAhySkFIvn
OCM2+wTufy+kWgHh29uEwGUebZCyR85KiAoWiG0Ba03vWaeOUizlf7Xp0FarspAdRExSjzhF+AaZ
mXtw7zcDVDRyNAl6s3rXBknMgT2u3hjeIylAr5kttS9K0b0gok6bWNkGeJ/9C7ZukqRPjV53B5PK
V1P8uMN5IC003hfLsCIgLRpd55goFswTbyaEkJ922z8ZwTs7ys/rUUZ4702L3n6r9OUq2gEDwPkR
6KNGZxn8lAz2uyMV69HIEQTGZg+ATABjAXy1Ap/68Gnf9cCZHghyCP7FtdwAfReDTzODbLgjhGGZ
oMp1Af+d3Pf+nuqGu5KhHIn5rpxkT875RA5Vi6KNVFKFcPWKwsDxfFjryjwskvWEpWhhQiEdx++D
7esuEOTFKGRFbgrp1HXP/jl+IfXTsovlrWuLf2IP2/K3oeHQ9UhvuHuSsc3LfrLELvXXDAeebsy/
WSmvb9BjPqAp9iEht0K9LaBUuHISw2osdFm1VsVZ/siInt/6LipIBJjNNKspwsMyFQ9OMYLr9ynJ
0SbU/A7mpz4Z2QFFhvWy/jjakBzgeexx5dhTNTm4tHTjNdWhNbyTdY8cuYRKY60Ct51VBJQMcls6
I8tbg5kzfWPinC/SJfMqfvMrOg9wOwqH+wTwMPIJvTc2Zn+RhFLT1wN9kl4boTX3iqdtQBPPUdet
ORrSc8IJr/wo0Nt70Fp4FtWyxP5eIjTuYIQAp0jXJzBKUR3YQU+X85PQB4PbL2To78zcJHkyMuwh
mBdEokddQosoC6mavACVBz+OYkTmPjuSbmeHPgw/t8tQ9xm2Ev9DfE50lMJNOewegdeqW0N2UVZL
ytWsVStnTcggPfLP45Quy7GlDiPnzmnN2vQyZdycgRY7dFp+U9YSMUGNbFwHKEAacxO9c6nsYmEF
vwP/E2/pbbVp/gz6+n03copn8T6elHiOXnCaZ9Ou5Tizz5HPodpPw9PZY4tNLlYlUidz3CZGfYkU
vpibaz9rKbIfg+bOCU5xVHTqjOZAN4mXJ8/yIxotxVYL0PTX6B/NWBvLphemHQBxOSdHoa6YZZcx
vJgIUIQ5GoBmTldcY4cGB7eDSJfoufyyAV1aXERGW9+bZaIfZmMlBMksqb2KcM/XbFp/PJrcL2om
JA/CFdbPaVrxwgolyPotwVzl10triA0uwHQZ26hMajsa21+PxNXQA3OtQs8R6YpJaIr1driGvHrA
WF4xT5yhjphrXIwpzOXG4LMMAOnIEl9Il4kQej/cAYtoj8IUENIzoW3fAS3traXP9txpDEieBEP0
MZRgJr4sOcKL8bZr0qbOPai6FcSKHkT7JK8GAVI9nGT9fDAuq+e/+WRbYe8MXR+oqu1BvCGrVOSL
YOq1wkTPPLtAkeqEGxr+elSpi5aQftT8qL+W6zPGoO8Md03bz4FknsJZjatWQnZlWMXB5VaHTl/f
I0gYfsRQB8/+kFjV6nv/oI1hqyh9r6KNzOsRUaZGdkmJ1PPYZFyCBZmWEekPE1KDnGwlZzDW4WRb
6U9L7LcMaN7O8SHHOXRHmM6hEOqNscd/920laKhLjLCjvBtEyPircNdPWfnxYiXe7Q6kQNdADCVi
uzMt6LrSwJ9k4jbdljC3i/6RVAWvfWPUd+4ReiJ1epy9BzxupQihwo99zZ7cQ2OM0CxzocWUf3ZO
VZIjC77Ke0MfKKEh1QjXMn8K6XbQHErZOgx+PH8lXc3vbo2fUdm3Es+TgBw22DU+LzDgvRNWkNzW
gDh7/RT+Ni4LIaWT+rVLJ33fqoZ0xgBM4FVhn7n1Ot39HmnlO5VDFkv3qhMYItr2kZC5ujUGAqct
qWvgK+bwekFPd71CfCwaOD6gJ+mPAbjLa/gNDA4cYlr/uxUHiOTEgktMmstLQXt4SlabQB0yb+Nu
0an3RMMr11MwsAQH1FG7lsg5Z1vvL+NtybxzzBdnlTDeq24BhuZ1F7gLYxc9aPRZjwU9W8zIBkKy
N8virkRI1XtmPxJ9yItfkAezCqsXtFtSxVU4l86NHp2y5Xz+zbjgnRns8IN+OoPQsUh5aeKVOl2f
uGb80hFDcmXiAkigZ/KNsrMt6QrRI9/gWAd1wLPxtumEp4fYSvoWLM1nZarkw21UrvE2UF+xzl1Y
aIbXSpkXakgXUbN+JrDDq/gyffNxYIaJed2Yumxa4J6uRriGb1IaO4ydCNm5dfx8KAnB1OGOyOyk
RA945gRi8XOe6FUKXSxogmo95RPS2PtI0I2X2UToyneyTTsJxuoGw+YXZZh2DlmxS7pns47JfjgO
IBJyx6+LT4PxY8EIz9BKQmY5OdX5cENksJ6S3mkauPn2UikgiegUqjhAN2b3fNUl0bWq1c5KcFcx
8GOfDkBudLM40OEJPSZmXE3G4kiAusETPcaEwQiLYL9IzP8EbgTaF6w+hrhwwPvRfVUZsu3nx5Rr
bl+p3kZ/F5CUeDHjhPPWu5meS7ywxw5ESDC5R7euE/Ou1wGoRx0t6ieFnvfEDQjfLAb3K5kjpyGt
Il3vMTqHGKEGp0BB7l+7+y0uEEW/rT4/aD+goRKnuXIoYr5MDdzLBdxm6svX3uqXDnd2TRF0T1R+
YrjZhnQc830HSkjY0oaxfIr5OV52plBp2ztBxdDOvZZVAPNcCNijlATPr0EVtJEPj6vFW4brNIf2
kRoPdNYf6JUIWI6ZPX6ny8XDQ9AcmXDF/AvtPevNIRcaQGFr/7pKdspHRPRbMVUVGOa2ulMc8Pia
3v6AbHp+cDvYhGS8SU/cIEx13yYuKsUIR0+6fx68sNyNIKXvblgYlfqu2AxgvifDShiMMn5wLEec
FMuIoQ8PX/vN5a4vmlCgIKIVYO3BKUlVAfg7FcXofYpTn3X9V+iLaa5U00v/5EIF1CWK0hjvXCij
TVs2K6v0aFP8DS/wyaA1+/PtDe2Jeh7OnF4f3K7iSPB6Pr74oEyhBynHt9px7jy2N8Jpsxg+hGg2
wTUqQfHJRWxJNW/l/qYgor6+TLPW97DmDAfMjUkFxEdc+Ue7Md69/WcRks3y+sPzSNCb4Arw7pCR
XjRulinfwDrEYhm3tof+a0e1Uf5paSjgxfBGyiUO0cYnThGR4Zbuyn2QFOr4lkVBpWY5DxQWZPZy
c9zxX2+zdMlRnHnNJVsq75r9MtHhPws7J4oM6v9mCM9OLjkKPHFofRolbl2FWGUv+Ozp8QVezyq8
I7hP7WvT2nOEu1nyElkoVleL2sxq3QqrM1rHrDphi3Eh+/1p4g5RKHPVkCsvbxSniVHpUUm525Fq
MfdYh3304hHDu6TT3t/JFUInXOE1FSfUib1lbJH1K433ce2ykCuE2NjTmC5RKXlJTzIz2gpzrkyS
eaRIo1vD3LU6SaRHErqeHra2HN3342ocdz1l0Ppcv3fuu7WEH8EaG9GnbCUQaOUva5DQItUI3awm
qSdiPV1b94ZoLuAOeDDENbQmpdIBvnkNLEXbcn3UTNvBBoBpBNoXsHczCUknF4OTWhhS5MlRl6yh
3uNYmAHd0M3WeZ+diii18Wfy2NhD2FE5OolrNLwkPde9WARegRYCMKAWOm0ECw/r4bUE/yE1HL7+
4aq9EpPZ4OT+Ym26+XY+i54lzfjUAme6LMdWTmd4XFx/7rV+xF7Cfrw6NY4w53g9nKczk/Cq8ybN
t3vHyZOUZKk8jDrVTrjD/KBKK+sNW+Itt3gm3RzQtobjaEC4EFT3UisbiAiEdBx400P5c9M62Auc
2BaGAy6Y1E4doWp9CUQkGgEIOXAW7VcVfFqZYx0J8wpBC+vGjsVH2IXynsmJuHaObFGkOJ/8Eg54
jnqqJP7BqUJzgJyn7qTJohW+vOuFWLFgsJeYwaUTwZNDyg9UHSuPeTqJjPsgUYYikqFE/BGWKPde
ygBsc65OxiYWvBBRlMcVPBmCYuvyA0fexWZuOX7uiyDRHZKNeIBoPUhUfvm7XKvV2FN4lx0srOwP
7Mg9KKyIRtGlarCgBHgHKh1+8XCftZg7rY+R25M+IvtdpHY12aRS5Nsj9ICZcrbt5YuwUO4CgbZM
b08UuIvibw25w0WOoFitg4FTtlL9PM798/mo2bH4JDCxVTIybqJjo5a7xiLmU/NaB5RKgqyYQmVf
KL9OnyDXmWeg+ImkaDGAK6eT6te36gEl2UXdvbzGZQbHCIJhI4FhcJf3+EL8b+WXrYnaw/KKCz95
FZWT5m31breumiNfHZjLFTZxWCu1hy87P+dypRAt3Di8+cK2aT2zhWT2jzz6oldDz//sX4qGdELy
ufD9AxsMUa5gdfVX09uapQSzr132XT6u4tWs/HPilF9043WawFK43iENiCs5aPIvt17ZqFTq9Ab5
EmObPCVZCKv4p4uIDpYOTkgEtHyMio6ybF7TYq9gZKUXtYaAVF7Rpg0MwR/NoPd1IyXMgylWQSHU
b46dyalfLHqmxLTXIxtEpxJ1QZh5mEmT49TVNnUAM2yFL8r1RfOtx+DOgvdUqPPlWn0eVDblg7+T
Z7VRVqd9j0w8tVfAivrKc+WoGryRsAnWZ5eN106EAWvvxvPZm1+EcFoNC1gogfc4eUi3vvTRi6nb
pdtSVF2T+EKZeMuhIxNFGdNb6VUmZs4zDCsyLBQVPYfTl8jDIxq2hUopv+6zNMxPhd0pV4AIZSIu
xl/aUYf9qJvPc1jqxAf/TGXCmFaqGJn0EsHK/UvSzI+7nNdHGOuyCTsTgaCz99f/r5GvFjedwhqy
nyPAapXvLxrhaXBIrzunKtzvykSkWmiYVG6TpPLfDwjIzHp8uzu8fDh0+hE6JrkOsbDqHTp5ZTR9
jshJ5XQ+dZtU9pyhYzesoIpm3e/zw1pZpFckHk+wdWLC7PncoI/p2Ir93R4OE8sohFsZa3iR5ynI
FjN1P8m6J0qYaq4ZtJ0VBNi0hytO5lj5IvnXtVj2r/etl+yQAAv5z0ALuzx8VQSm9piOtWrJPZ2h
mtUADt0uhQxvreXcuYtj8NzAGzyp4qV3beDuIbG9YNQnuYpWo32AQMxxVR6jn7Yqj62JpzZtrbc4
AMYXf1sxkG+fTPieZyX+VYNGDr6yQaZIqiq9Vt2GyIw0KDIP/Ew9z0s8SH2DfOu5N2erVCJBPVrG
ZWYqwM63yDLbLLEkVnY/lh0u6niOeEmIowea4qr8LJI4p0JiW+iOSlzekSljNesPe7kJyJt8q3nB
Oqd9hIcf0nsPBdVq/Y/zoy5IKmhFBehKkbbQk43Ky6Qu6ZtkgOH+hK2cMO/P95yQ/fH2cY9GCMhY
GJaUvz6karuiJoD4HG+TO/M/R7VY1nhG7xCNXaRA/zO+BsPmZ6RS1CXTzOgTZxXobQmd4UqRMsKf
P4T7SB6QBBV9P27XFmxBBSis8LPV84ctf+QKFepNtUhAl13MryOQ7XJD7ZkNntMFsI6lVljKfHZt
5qG+gWUgzRlQQuWZO2NY5ivK9En96r1Vggra9+WIaT6bE77kVLKLmpzKezuKz/93+jF1+5gfMqPt
0yFgsogJ+HrkHsytZBGxhTS17nUpyNMI4gELfDecjgPycPKZL/JbiQ9Nuak7Dlvvs4E5eUpBL+lZ
g/KpIDDiPDFue+0ObJOe8zDHqPpM99aLa5OpzG1yny5/majjCD318MF1NDCCLs8t0XqaYjKTY8Br
D7mBRyxKm7Ey5o+LelwAlAzX7TPohDLP2tOxw4idFhlVAx62HF2SgzmF5OHc/FOvj6BVhDp3AGhd
JMtXSSaQQXzui2winjfEhtZT+qxSsl2FIKA0hEVui9Gc6pOYjEMBp1piTyuqLEmGAyd9pJFS82G4
cgWZUTdqpSoikyX/RznDqC8YeJyQ7Bvcp6vtZyeavyZwF+7zMxOv6kurE+1ecCTfKx0NbhPLgWkX
k4e+f7P+yS7P/N1ULPEU2x6h9Gta5kmXDQ6n8bLM31zd6Q/rsK1KLk6FWffJ3ZIjzuAYNsrsKu1h
6X2cBJUy4kelg40i0DlBT4ZABpe4lOUA2U9LITeKuNk35LJEiC7ar7qCK+prx9EPYMG4jnBxP6QS
Gk3OcuvARkBQJLq4oiZqag0k6S66ld1C6padN4SO3ngyO5tYAzHuX1OB/a9Wqt2D/hl81d3R6rwJ
7e7YEerDCQEbztT7gOykHyTeLo5Hf5gQj1XRiSQNR4iVtGG7/Nl0QSwUcz7FgPZKo7MCfu1ExDr2
jzN5q/TlUBdeZzR5IpdLxlhHY16LLZLIQG/7ptr31X927bayerozX17t6k3CuN2fHh5/w4aq2atG
ORUouJ9DF+erIdOrQGV/Qm48SkUB4txaG+HWbLf8aSoJSkolRS8BLadbdM7/qhtdjxx7Gragwk7d
aFgLiMSAc2qcbh+YhooOIRxuk3THaydq/6GJqtRzOgwhR3cYM0WgAS5nyB29dSbpXKkX3rxkvncQ
0H3GzdKWuiFH7eF8irR3RV9F6PQ7MW+bYymB4UImvmvR/rtsV8HRoU4g2uVmbSZWicYsFvNgKmck
TdLnmpy5ST2oorJSOGp1OjmUr+lrEDwszetka6M1b1Oaf/Zx2ryVZ7coM5ahKNakDiIZMi5azaW8
NG+i5bQJ4mEFThpxQpEDweaaMhTAhfe7T5FwOHAZ4AbHQchoknzlZcRgpOuoTeJM8IVe/mRw2Vw2
YGRkAf7BbR94IZKxFR+jd5ZOYipnIjybniS4Or5jVNSvOETqdLQlrM+Jj4Z+Ue9nPukKCpGwpNHJ
rnJXp9gmVMs6C4tA0mhRiZzyVfy7jr1RWM7cubdp7cpNiVhpq0Wthm0wMS0tADaPJHIUIOMT7a4I
2OYNos+qYI1ogT5l2C9W4LSVqEMCxm9Gi5cEJbq3WNO/35DWAmQ2BvJW5hWo/W6JTdsWMj1hqk81
apVNZQII6Qe06tWjOEjAzxDWJanu4WqDWeapgQlVwYo7lxeRcbOt/Q7xA1z/rjdQcpyN6flJNKKA
nnR7Uy5xASWLi0dnu/QAhQBGtWK+560pOzamx0xxmjDWoveeh/dlbOHTg5PXejIR8H0B1roBmLXX
LCtV27+O/luqrdOg8w6ZPpBag01hs+LmBDXa1p4V0pcxoPlGGowTlyl1gYvX00/ByhHmjU8gja87
X60IYtxIN4GYByiTaXQvqTSzkKx/ZKm+ErF8oFTldStCmVjiW91J6qhGhnzCzJTl1I9aUlJdWOsz
nYXL6eMozTa96ubaNKGw8MmO5AiUtBoLmXKW7KgLaub9W5XOtnnDN3wppbLYmcaQxehqU51aMw+J
Cvg4Volm9mhw/KczT04abc+5uuOK9Cun+bzJxSxQwVDTIBgemUD3CueYFvC/mOOgF34loIwwqVKm
hor0HmkPXs5Jht4qXYF47C7+iM47WbU2mwaN/RLAYJkSEc9bwECwMXztUH1tsPJk/n/Yo0NQsz15
6fgli7nYrxI4N6kkD9kYDqmrc69sOlf0TxbwYHEZvXJVjAfJ/6L0hBTLKDD7VpbYmyvCY/My8l92
NM2roovJ/PEc7afDixgXK+5Ndeajc9ocGL4chD3D+69DT1vtkZINvp2v1KAJ40X9IAnFPHumokjB
Yf+8rX0+HAzy2wMLnOTqDDTiikEqRY8/rDRhXAiZGqBQkrApmR9G08hKFvUBzRL7E0pizWzvcmNT
Ou6M9KUpvZFNVf/Qlftp7uhwa0KRK51lddEf3aA9wxa60jTA+OGbhKCt1E2HWQgegeUfiVMjXfgC
EnL6UPcfl6cxb8i3VutaLtHJSv7/CG4yNDP0prU9C53wEhvV6zTr1pc3Fe7FfTlT0j9IHzkEmVSw
sDgsHMQLLqWv3khpJ9tV4nabS18/re/DGPSk2HSUVzkoiAMEgm3FRAB9MtsKqDeyhmdh/fq3jz6J
J6dr0ELTpoGZzUv36biqIfzOxzT/3gWIx+tp1fnpW8iUCMYL/B7wbxWgGFauhS80bIdGim9PYr4P
qr4NSKs0TykrANLOjzThgavZ+p7hVWe2y8dbc8M3BVhgY4spFqiCETs5BQmVFmtmyOd7tFzdv8ey
IZGUphR2Xg1prT2PoBezxDVcQR8SCT+1jrA+2eZeqynEczHaOfpZPw8nJKHOZUIljmOlnNi/m0CT
zUfHYwrqzOVOSBLvE21GQq2S6Ps5lW9kb/OpqUolyCRcEGLSpqshJrhqP4FBgXcafk9ut2Q5gNb0
lCIO58nM/qI21BJK0jOYADLOiPjOekGdD6u7Ywf4pxpvmIPcZniNVx59GHihHDRODNnfaYx5ViGL
4uL8+3U4AN4llXA//aIazke6vrr/vUOkI617TaKb4G+IBr86atBnTikE2CWy39ONOJjV9Qfse1bq
OqzWmncbujuS3XhHLrcJkgteNTUatUVOfZb2gjqXFjIh8R4m2b/zz8UJjey+zUQiQjy6lY8KEGOb
ChNNkYxW8D7IzGaSBJXgDhgM/Fb7KEA5FTd3pbyw3kbuUIEsVONOAmMZCF+NLVjbGCV3ZVLPtLGQ
ReyOwULgMNcveAtmWOsypGgUf+yV/saL2IbD0UnqMjcDOjTfQRc6Dc/LtLtxTs5g2lNTWBYSD/I/
6h39d80BHbKE/fBRSikIbwuxLVqNuPB01l92oBYFYYmmMsolqGiRhyh9vHFJ8xpKni8TOnuNGzgS
fLbD4/FrZme5sG+8YIknMglpvFdPsmH304jMtaZLWU8ZFB47hGiJCIz5mHpeafH7zXG8xXtyLqsS
DlRix74C0UeDtLlddRZRZJR99cVZVtbcAgESuuOxzpBfvnChrNSHXLJk2FpFq7C/ACJ+s3qMdj2s
oC1I5ZZ3EnmOkCHXEsunU0H37yOwl9jGx9eTOL6qgfDzipc32/41PjcYzkSdGwrbFryOqKLs+Khg
Wq1GabJ8WpI0BI2g5vwbWyUFO8xJZ40tOOgnGMFc3t2aP7+LaD0wdNvuBHfnVnOFQz6WCH2N01d+
0P54cdpME3dEQSQOfr9SXr6xa5Djl5hrlKmlcoYbbtxNu+kJgufzBlyfcgeT6W5YvqMajYCtaSmt
BhN7x85cMzj2Rzt48yUwdDKwBj0QYlVix5wnZ+bdqg3YkpRjq1E3VTu1xqu0U0xfx2I5ntXi3SpC
bGyZKvDG+CTGGZ1GjsUPozX/cIO7ZHru7hOj++GvWj+gL0LzOkD/Tr3JR+c7KqIISZmQDdHTgwXG
smeYa7/Ln8M2g7WBoz7Dqj27jyg8bCpMqe8t9owOCFe5SQB8B4wOzSWCgGmk/b0sscBWetKKSS+P
dwMMzzad7atA+wQupwM+BuX5yQG7e+sL3/EOiKd2rRRENSVy511UM0TtepjAfyORBoRT0TZJSTGj
q2ax4i88liUuzYlkK4KAoPTAMse9Z9ixpmZH4+hC2usE+KFPEASLcaVd2nE++bpCjTCxjedVkfVu
FdT9Vzbf8dgxRqMTSifqTlqYIRz7ASNrCct+pplWQLX1nnku/5NzMXRWtEXCP3we9SnGzozFHK05
Y00wZI4xe83wTmwxFSsh8txSFSFK538ONnDbPzXoWNNwFdhfimV7kN/RY2ZV45rzqIOBRh94Jqk1
111oGBxHcK9OMfhNawGk1yE6TiTF121MUNXGrCnkQpittTWy3aFMbUe7+DGSlm9nex6SZytYZZ9e
ZnP32XycN1KoAdhUBZJVcZYzxrd86vKxUCGV+w8R/GYdzj7K0OJzfBXE/MrR9xThYhbHeSFbfDNe
yiiDCkcG+VIjKT57UV11GJgTNdab0BARPWQo8rFDOI51gTwELpMVO3/8mlDL4pUIitsbNrZrgm5m
Cwi8l41pfHRFGqte/+V+xiJg8bmGRxHvFnnen5IyVft0Ziy5tJAAUrPwMzisRXGB4Vu+mvJ2UzSG
YsvMQgXEicklfC4qEOcwMzvTbLS+I9HFxnolt+EdYeb6Wjn0kUwQZR26TWCpqqU6A6+FhZPgJw2U
g4kuvRaNuoDAspCbbDb2fbZBSuLvBExeq4HRXz8rtxKik05JotKTJp4taZU1nq1JwOa2qUKfGjE1
TGj3ANWXcz3AFJw25DmyApVqapGUI3HsiS+srhYa/zA7L2W44rNMkHzRzpcTL2LGk8d53NO6Mjl9
CaucCPdmnXM3ybonkd4Pwj2phvc/t2Nmwrojq1P60TqpZlqAl7U7cjC4YrkxV90vaU1B/kUToleg
+k98oqUDK97AmNYvoOkTENysGpxW+Uq/1AhatiFWLTRd64h9bfIgOZhdlzwCxhRltWDuSP4aatQD
ZctwDu+cUFxGED2TtWrGp3W9K9CVl/CMnWspiv2hq+Kpo8WfFFs1ywIt1MMXq1wSxEcz7DwN0f4j
bKS6H6cU61g99o8baV5qsjvJlSwi8vu7lWfoRWI26ADblkhT4NeiLk3mu/OqNB2RG48+NqogUvU5
DgYd8Jn8/L3JYg9N1V70miFyVybGyoT55BWtUJyjLETwxw/IRoJ5bTHpD6Mkj9DpN2baVRIeMi5z
iK26HqFN8wG6evu1y9i5Rirft+qLZpzTpTlZD8YDhqpsLQDnbiJU+vy80qxr9S+3Pe8tYqdVWH6I
s5sbbB1wfcAGFNgJ6nHSXiLxF96IsINaWZel44x1z8JtdBpgrJeraoJ5I3BsnqQL3HAPFgAIIvdm
HAchiePy9UrUU8WPkeb7j30L4F27ZCAqplKCVv7v0koZk3T07cqlLVJCom3nIJc7sLkE5NsbHsrS
yp7NLX6x0VwMWHdFGW2ZLjVc3xYTM0m5OR6Y6YmYP6iba5c0o+6snpDcKKZcgl3GpUTTY+TC/eFX
+o7X2lxJMYHNnstpqx/wK0sc/zb8GokqPEVOuCrEMKIu05ul7RME9bZAUprbjY2OiAjhTCeqMyFt
plue8uR2xLz36FBxMABuAqAHRTQD844VKvsQlqO930xxu8RApYdjgfRWO/9BK5xXzS+mWrbyFd4R
k+mgWWbDKofmXJBzRQOOEc5niWWFNF/bAWj8hRelqOsxbdZ4sITq+bnmVD6TtrC7tt8QylDMD6nb
/9IdpR5F/uGhnFJiaae0zHaWye34DHdzQphMJmTzHaZ4FJELN+wV5FaqwkNMoXcDZbroJuxw7IE5
7KZarNJ7uiJV/p6xORN5GS6qx4NdyVZPTc/Dd+kp36odyLsICTu7zsrBMhukjtDsbd9X71n1iYfd
ZhXhx144qexkjJCH7RnRQEG5jGioy6qsRX9cED/V6ALKRgvS3GsXxLtHZYPsOjlIyBW/D6nHSa8u
I5qFzMTytQv9kC2vNMQ3sWA62owUJDlkUfh0/XDshAua+IOiRXz1ZJ97X/mYTxB+181G4u9OB7HI
BJdcPBsOLi5jk/2PZqmrS8ZlaG8m/nQU2HGqc2DK7Fnd/S2jAtWUTmjkXqB1pQ5K6MK/reiJ8kL7
dCbPCZYM9wL6aKHjr+KeRcr+sHzmV8ZaPJIosJjkfxw5uCcTHT5FVZ67Wxiwy+nSCDcvmQQRAFx3
nokR9aPOBjwgdFcH484xk2/WDt8N/TN2ZHF8t1E09KL4w8ytyO5DOEorEpPs8ZAcFHcnxhc96fm+
kyOJ/1c8FWqTbcj/kIKCNYl3pVTXF4eT2sXPcXlv8txP5yGmUi6pabHlecCI0T9WBJpH3m8OvMUF
VyTwCiShR6w0M/044m/gFHVcGO+HR/DRRdDj69PIxG/x5agqqjHhqEMWNfkEPWyBT/pPpjTRxs+8
TECSdbUwJ7Z9oun4Js94p5ZCvzF7DILsFd/4+EbK4vhfzwnUgWuE3L+APnaO93tvVjM5jdoDW5ly
DJFfYcW/bMnq9SlIiP3/s12xh4LvyufSeM1RoqebEH3FlVitF5PSYrx+/ho6CUQldAZEoK2HOT9A
LZ2vGMKZ9qsZh+xrD/G3h6EIdFNGDi3s/8HTjgFLIuf9kGLoYlmFvVO9MLohsE/EeJSgUodGyPH7
pDjPo7g31Z59ErdrMJwOdciEUII8D9uyPtrbHsn7FCuj+6k5/Yd3dYk0fhSXj6j+n0bTosAkZd4H
VAjnPBulRkTffIpla6g7CwZTrAfqf/5eUxp4tzDc5rdrD4pyZzRlrHDk+dop4gjOF0lZtsrHTFA3
z428YlREetQ9HFKQ0U4Mrr4VXdOv42MVBwb/73U3mEtJVw1xQLjVBtP7HTBQTtbb8Zn3/+w/LN4b
emgJ6iMKQOsTMeFV+0lxg+3uY1xg41nOinptrMb0ZFJxI8HOz7sufEXEAe4Fz7dI2hQg/sCKimE3
rmUiYQ10bqNqlTq15jbWT59Ev8MNQPPvZ8T15GQgGt09htHuE6oPa8I74HV6+VFPW0B1rYWyaYgt
3chjmwyZNRSjLgXU/QuhjuCA2j/wa4ni7uf9n5O4rViDCb/+gyXNjwzDlGQMuQP/BgT0nDMiMAd3
k9bGRSi2T6FlDBFF6o8bRuBBwQ5sZNHBCCn0Q5Kha439haHyTAmBi5cJIDd/DTHIEUqlMxKtqOzp
D1sDuSE1IWSLtYQYMkk3t9oxPZx4CRWY2omQIFZmXypfZCE0a2uMUoDJi+RyJiQKWaw7+QhTXbew
DrVxSux1PNFw/I8Kq4oakZryyHLV0BnBadc1CnJGBFx6+3volxkmOvG65qiZ5OUBOhbmz7TP52N+
Rxq39F5pf34SGuGOriT9Fa/6CaIe8hRcGp+JDZycmPb5Hk0slXUS/ExZjws5LtyaWgtHQcDYo8yw
i9jgzPYThN8Q6Z3M+DWCgwiau16JDeDlD556/5gphvqjgmTcXMySlNi6huFD3H88MTCITcYo1D4o
SwG3v2/pp6blpVc6xvW+a7Tdc5GoKkR4K8cHMhc2RFOYIYfGOV7ZO5I3ZOiygfSGrYODjd9+MTtI
nIf8YwF+Pplc+OCmOPUsieImYYKCYKRDeMOO8So6+qCoCcOfT0Ut4BXnbsL03TLMx/KtwTBJE7fZ
hOVBtRBs8In0Bx8z1lPdvIRsnWWdGcZWQilCicyjLU5qK9nMpTll+JntYXz5mXQHbN/zGuSWrYTT
jWmyvPXPNZvkobS0rEgJmVrjFe2zq2xoREG3VJWSujCHdkuUdMK9IkgABLVwqsjizMJ7WStApgPY
NHJKe7HCDx6mJsX5OJRmNsMDsbOFmRRdNCepnxlPMaL1y+QKaXkbHKmNTdzsCk0hx7vjjpUPDUbN
4ZYcZ2X98Y2XImduMWway6YhPpMo1GWVNr+R8Nnu552QHZGi0p/7MLpmnpT6Tr3kQpGPHIJeW/tu
ysa2RxtUtXVHmjGHNV2osLSwxUd+8tVUO80cdZGVl+voU4rkpNml1ilofbFGCp/Y1YpXWTHOMW9g
uwKSrDsd/cWEh2e9vEJcB3esMFLgvIC83v2QOPTMUencXBGcB4fUD63bLZ1fV6YfScjUBh0mlNfd
Q2nlUINI/3ayxTtfOmliqHq3PuWXuiQQnN6/BmIMR/7lIwD3/Ea7SKUXH7lzmiZCE0po6LHH/chP
vIJgvoIXwKbKck4gJZAUc94XRdlT3IkxJ5Er9TcM69YcKrQi86FqB8H25+/+0w8enRNFcCfgIzfb
jYNcPqF/DLmnLYEyqiqyc2HiYr2Lb8imYn1ozc4mHVzjr8x0g6zQj57BUi+ypyRV9mHVyYiYYeUm
aJ6Gjq5eVWtBbn/uKhCuZM0GtDHRV5RURLRd9pqd4F2qsUb+VFUk0n9U9BNq/ZCb1mNnlz2zEN8/
AaWaSSHINqFpHT+IBAMdyYX0wPjZ5LJUGd1YDrDjGBbl+7+03V42KgJMM0X1k8SxUrGYWgvuW2yG
K0M5+2EAZQjnSZT0q0fpiIpRLsibap9iodVa57Jl8iwinDhuc7m4lxvEhk+hIRV14pzKdB4Nc1VK
0oZKVLftWmeZlKvLG2GTcUZ+0+p/10YMwoL3UbRVmgucGklsyjkxnvlw9JlWcF+MhU9FfqXJ7hGs
MY+MCI9Wi7Zd5+dHYUhAK4CIzagOROecrhy9t44JPPsD/5ZTVQxExsSO5F1o4a813Zwn3z54ekAs
hu2efWWa1RbrOJKmq65MMDrIRBxxSfBmuTjREdOxWuyCPQJsuf5D6FI01ISKPEweuRoEpu0FtD/a
80puAT4BHsq1LnxD0FUelAbUlJO+fAcQh/Zs6XSVq6vLl7JbYrDrQpdCHEtSHFzFDGp6bNIXrETU
p6Yj99oqPPkXHHy2E81FtTzx71/Lr8Tf+Sk6krEgKeWiY/9O64+d3niwaOqSLRuKxEX3a0hLU8Hs
T/jEZWru7Dcxi59b1pwlMrhwyoFLySbz072e+ffAGEUnb3/EqaRqyPLhNUk76QofbU8HO/PswPMb
61IWzkNYBKkkRxPUunw1EryQHnbH9uxEjW4JswTDvmNDSBZerGVGnRSJaAhf0XK/cwRxdj/rEAzn
eSqAREksw7HQ17P4rLAZYJ2toW29uyJUFX4Z50Vpre1Rc5AlRZNLnVUZjpic0+QUDBdhimTp0Llp
+a7QENw8GsrsDO93hjus6keEVB41x5IpOTiRtd8pJuYZIzUTrzzD7acxm6SMk3CO7bV919CW9Uox
D975pvU9/D9+jAn0K48o2wCCkTWr1CyNFepR46DNlvEFuQk6Oj/NWmOgUuvCy30CSrnwdriHG3ZL
NSv7rqV2KnYfLHWEOBOoyvoBkKRdbrzu4XVEWOT/jOHbnLiLxIzD5eq2djDcR7SJOjerbQBXFBbB
Zd9Mm8ieuKqVhsxeFKawWxUHGm8xjJBbhyB+Qo5S2tec3ySXk/Esw+67p0aHdyIuFYoOGJ16bNcF
bm5M+PiF8fVEyiRTtLYrqJC5QGV9mGIrlStit3zmfd/VNNtIuH3Ep1FzxXwl/JxYQ7TilatocsJ/
bBMXGgrXTD57aA+Nmze74SBdSpp4M6wJo2xBWYjEWFgFdfuAkKDCKTRWmu5Fv5f9NHX8y/LHbdmB
zBYd5vlzUmRf7eu9kQOHIDUXXIJrNpsiRI/lktz4wDBdOImbbiLEBlTcczzzvC0u2v8e6YvH8mD2
qUcgn7yalRxKlFLKQ5FxYRtjTJc7339kjXMkXOiV0z8rnu7qm5hV6jVK6KbQbWF32ltFPGS0wStg
J3ZObSEFvzKU0VHODTUuJ7oq6vIZdE10On+76MTFPEPuQ4zuok2tKeCwtEHSCf0djWbXmCry47rs
8aLqaanVr/kOCkpj2s/EZsbH79oOcRssLUD06sooQ5BDrSOwuFbzBXGJGN6gJOC5OvNk9xKiIF87
Airw3l6PXIGA5WATKg8qasjfIxCJPa/kMEJCJOIGJDOmLdtMoPM4l4YlVeEEdDlBzoMlMLKfigBK
dHj/jDgQVUmzdMq1oFQ3LZ5ywpkTijvFfeRBiZo3QyuON8CTK3NRAtBXmx0zaSgR/AsBCeYOC7H3
hlWH67A5De02CUh1AudbRXWg8tcMZYIOq0mgTv8DSSB2v7C1rBPI0Oj0jrYuEYSRoZotpSw4OE3H
cfLZwkG7kcMkU0xPe44xrtdwBUPhhQ/j8afRPcAwMqd7HlkHejGlIJzGwUwPdL7kGkEs5j56BBsW
Re3oif/dXCuDQ8u+md3lRaXVWERRbMDHF7/dQZ82pQWvKHGqwPoUidfYMNXfBolY9B/CfPu0Te/Y
qKTAZvPazH2rr5uptxXhAwt5kN0FM1ZzjPv+XyGAwDvSbszOEXwC+EE6EKoJwTFuN6klYagZiKIC
9aummfB97bw69ZUuathnc+9ACm18SWFgWD+KsUibsakDPwiiSZFgvx1cjT7U+x6olNbgycKDbRnV
fF/1o5G2o6vD1jrPLCAr0FQDXSw8XFKc5QJoeodwg0EsaMKzRCwP7+jrOUaxDYwNpfoPFcPSACvj
OzEo8U749B8W4cFK3skGp3QcMS6z5w98s9ytmQjdL+LXxKKfAwjlhEH416ry3ikaKt+MZXCX2Sza
XfoTyDYoY2l7AHdAxcAXGmit1hFOvfwrMvy4Hefo3CHuR9OPNQ4fe5Q7ThgsPnxmiF48FZRB58te
dmXR6ufNzLJL76/MiYF5qAvoz7OQJOE5VsduH1ejPXqZ70tqcj33NQpoJDpfbKFMD4IpbPldv8CQ
qq2uguBNJZFv6+gdk127oQW04jUDx6qoqNSnHOR2H9nn3YOZ9rcqwbz8u4ousGGCrAgxj3duBORy
f023MICjCo3Qxs9O7rc5BCwjQ5Reig3jm5Mt851HrwkLtgl30n8HFeDMxg+Jy1Frd7fIry/8ocUY
phcX+50KVL3pbztrlki3f+KXdPmSkEKFc5rZAQohh275G1jJDRo0fac9FDy+GC727EtoW5yCKCnN
fli/HVqN6K0hEQyVq6hcXmW6VZPVc7AQrtFtVYW81CHNEBEUPghqglrF3/mt1P7Tx2dYKW3R1ESc
Z+k0j7GCA/u6WgpY07LjvOL2vyMhUQATQn04+S3MRwIbo4VJoVUz6p5r2Na0QhlBpOt9jjxx5z40
PYjRp+23dKkztwxHOPuK53S1sXx2RM71s9WoRprS+iyPoU2j+qKpOY3/BL6a1i77AMj5IlfckdRo
srcKa0RUbU5s8CBG2GVgJLErvkJE3c4pZqKa+KWAlNtF4K2yeGu5vEb8/bvpcxrIuIUXYDlDZESD
Au3AlhqlwN1dkmelquE/kDL++TBQyakbNssvd2FiPXUDDRtuXrZ9YdCbUGRr929QMnGmM2xSVIee
aFZ6/vEoIjA6HV+jQnpAQA4gGpRo7GNzKy8SVLBp5IaDcCsxhuiAWUSei0e8jGkgXPsoyMI970rb
xdH0j7Dn2FR0tyPNnhhlSGdhAE20IVdxfxs058jIT9sWFYZBCXSaoPkl7Jnzz9d4yBVPzyhPMtTF
3lvhc3qr6Qg+R8UPrNlB13cLSUqhO8+PdNa0WYLL1hBs04k/aSynieBjS1wodtF+EcQ1SsOWzqPq
mD+DffEUznst/iwpv+lPSTNnMfqt/v794WnznvH/el6PJ5vuVrDfXo+oPPU1jSddkmViAUHvauSg
W9LWjcXgBj5P8u/KBc3OCZLI+CNleVzFA5BOgetViCcGi2IpSzTw7f7FSr2XtU5PdR/AU1M4ivhJ
tLJ54/pvFOugCJdDvVknvDrEAFBxvKVPHCA/IoVzcHV16JWKYqBtiw3I2B2ACfkJfCEQeHwhYe07
7ie4wyxMo16rnFkw89WhsLbRUqbsGTN+hll0JEcIykEOZtMkOaRAxhEy4BGc+Vz9iM2euYyFz+8n
ALp0u1UxChnW3UnAk5Y+OODAQxj15zRu7DPv7EFgLK+bx3sk6PBL6mT0O8yGQWB3nh+OdtU/sSJ3
X0RZ4Q0W3qnWg8rUMfdrdzlLe5D1b7KAWxKbiH9Xmd+LXkZQBdm9gWG3+kIE39QZzp2KfKvSPotO
z12q5Smk1Bj2GV//SmmNxpW9WEyjs2KvWD/nJo4Smn2GH5P1Kb8GtVtMudSaKOLPjlkPHUTjFPb5
v0h++6+045USSXg7VtDDkoUvsXWbdepQOsNvHaZKf/SPv4N4m2p7RamKp/S0Y0I1jTPxcRoepk3S
xt5MOeDEYZBrbmBoDZgxoVLZtlWoi1BdSMx3XL0F/9JSbW5oNpIMYAJgNjoCCoVWprQhe8H75mXh
vr6vGQ54x2Qqs+bQg+ZcWfIMA8HOZH6qV3ESFwB4iSHmz10FESe+dS/SjUTg0mxpiWRmE7jXk7EQ
2q8aEP8vKbstGCSlJbnQLUETWpPd2rkIiWnG4V+pvalL6jtt5RoVxEUwwfy71YYzbgeFjwIOp4gD
u1E60Jc3Rl/X77JMGGsdvCafe4DIYHH/lGsGnE5ZgGIhbXeheD6sJ5QejfUcO4fbyXEb+sUhXaKG
oLN42YsmM6vb3pBHUxUQjRO5OXda0kKa4bQ9DjdXkc0VT7DA+iMiUdxvn12GPiure7N7zb1LeCU9
lKut37Ln4noJfbarj7Io4D5MMwzybpHr7PZsoRpR6yny/P4HBJLU0nvHLu2ApcHBKTHDOtonE1eH
didyz15vYyhFD+2DDaSC6eiTqSW1sZ2bqeofsOQhPufS5x4f47exdZRyQr+kqPWSo7VVcFrIhKcD
k+UXxhPgYx/pYpQFTXo1n/wO72kF28Pj4RYtvIdVfXnANIHQPvKRfLuu8GFyhkW3GjiX4Qhwsvvo
siHLjAZFUnlC71dDiyBGG68ZDXZuS1AFa1K739jF+VJd4C8bhp7dyPWRo9rcBAM54i4CXkJ/Gw6l
uZAYNEG2qyKbdxZNVPn7Q+cbOXpuHOJfJc1xSPl1Q51VtqFcLUxKY30IuaZT0DOHiNauFieaBe/4
0wEiJ92rlQmxADCUtYFJaTXxk2q7Uef8t2YD9d+CTfglFyxnYshB/AXWQizDvsRmSwA/tU93yijK
mNVsjI/if6XY2BDRQgu4DtZ/NHdW4YC8bW4vOw2YX+SsdgPKHoYmY2+dRwfgRVJ4luXptTB4fFqN
P64w5W63s/anpKqWF8bQoh3i6G+nm4Xl6cq7sRHplqBvdbU12DchHRSDp8YdkkPHuiYBZRiYzZH7
1F+YGXsQGlRbWn6ilSE3AuXnZSE1lh1FUkxPG46FpRZOGhK9Gneggjr+FmQuhekC3vPSw34PdEKw
qc/T5uMUiOmAMZXqEM3pI+3ecKChRaaqndE+GUkTYerxg+hGNIXg+DO5pKansqTPkocmFjxHUfhK
FgIJsrisC6SScUjYW+klzgaigG7XZAXXbuF1ITUFUub5olZRc7aU/9hgIXNZm/Q+ezp1/mHn5lvt
iurKlthcb4dot0JatsLz2gWNoF2Ny4UYwIdX9BoFFMpHoOp+OYq/cut5bmOSsxtM2TE1EyykFKvY
T52VKEFXV8INLe+TPbe94enNTGgf28tB6LWPshabfiT4Dr/bDXq82kYyB6th18E6yPGgI71QSid7
GWqtOqN+J8fJDeNQJSTVLaBNrKKF9L9o/GsLKUQGaP7yLcvtQFeiDbtcoy2ZQZUJFtnAonXOLJOG
8JFgbbjlrT7Q63wlDgzczCjkbi5aN1S6uiTP8WNunLmzZB/3x/JMRFkKOgpXWioP0/iRAYOc2ble
bZnq/BHWpSZsKK1s/ql+cIPSvKxQPBayBOSy4EHaAFoo7chFBrOW0fdiGGhusx4i0Mpzsz81oWww
XAuqU4/T4KBJNFs1JFcLK4gBwQMYaX7mmVvwLSbqTjUsUK35TdcipOQl1k2bbvtgRDypke9K58GG
3gFFqbHGa9+njsa5llKDIYuyLr1TYrRRkaHqeWtyOZwn+pl9CCmJXui2wmexBQvROYjw+YLR5w5L
eU/RdOxwAQExM/pM9xxsoEi/hjR7pFZ4fxnEs715P7GLjnIYcfcxCgRCM2b/2H4c+FgXe59amSAW
ihXqTDSTgRl9QUXBbuMqyftb53v0RdKxgJZdkJBgnDhLNgp4R/RwXrkNvSNNiTnU0sqehBuG/8sc
4/dKO+WREBsc6xTm53xmaatf3yaLJqXFrJhG98XnBjNlnFDpJ6zzu9C4Imd1FsluNUrI5E3NluWw
axYV7impMe7wiJThgQiDphptqBtbcy9BATTFxaMknqNbH1rJZgGp73E5WEpaEkRtZ/VFyCqyL9M6
qe8pZffa/bXQFl2Y+kbPCwBTN5ZaTWGxwu69m9pSjaX2bTLlr5I+gRj6RewzGUmZ7wACYTxOABok
9v2tWma4t4RnuTpkhQzEB3PFMgCGv+vULr8oUceCtpnod8lLq6oyQC/6ahLgTB7V8qYo7vyclAUp
U8M4V49W5E0CWsvQ26CtyCbDLA1HjNh+0Lv4MVqY9CmevPkglimbAhhlN5+uFUO9EHl6PTkX4bCT
QMqg+g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17984)
`protect data_block
Vkz4irQ6ZjiiX8Ay5wjW+TDMGTGnMZd919Tt2FRHNSjuSZ+uYzlvLAQl5xwsuMluLgeUQY1dE+yb
dOk4YXCP50ZC53GhphZZSxF/p8IgLv2u0nOd4yrYOGJ0wZZzJEcQRWbbiOcqgZOCTnpVV0vQxIhu
XfIKOLr1pzVZaj3LFqxPC/jBA9HQWOLBj1maGtbvsl73akXA42D6PZSPjRAYfCIQi8IKYn5kjDEM
gKPDa8x2M3NW3s2jCRc8vEhnLUH1I2HIf+2IYff+2EHYsIMU6UWAkDu4rYsHgZaoRMB2ZCbgoE9Q
UfJQBCBT1yUx0QSmF1qYD7o7gImCIOgpex1dOQpRPQMBFAKaU/8dv83PpSRbhab73v4cFNkkm/U/
tDelv+KO5clr4tM+cfZywuD/vBZjtUSjn1DgSxiuaOqru7xlwkhVzAeVQYVIY8/BYLkjCRKeNtUT
zCB05rlTX4Ax71easzTR4nqfaFbEwqmcvNB8482F2U0gsuEFhkA2VwmWxArmB2ZzKPZvyi23jktG
8ht88cghgiPClvht4XvffObU7USZoTi/CrQtUcWRVqjDRRxyoYci8QR0XJBzq1ImU2m6vl7GwNt4
eJD0VkADg9cRxx0pb/mF0nKIZuhDd110jkREu5kKxqpWYXpDSkLzG4jiBTx0LYlqTuevghAglU2A
8rboSuvwv5u2C0rzWz9dm6T2GxOgxjMpSU8myEG66t7nlnBkDAGXEQCQ+D9sXYqUQvt5lXG3Rq7z
EChGfxh6H4CoMz8EeSzIMAENqZuWwSuv3lr3r0x3TsBDE8uoGaxQHtUIaKYK7VtHzEzU8VLFH8WW
atMtQDmq13Goiq/Er7W1yt4suaieliuXlPBr4UxKL7CddDzbuzrf3Qoe/fQh5pww24XcIshKxViv
Ja2UZCowYYfimso9jOvf6mQjv9OEyBqVDF3FAYm2Tm5UzB/l5D+XkNWhwmB8HuYFhI01skv+Ip9d
dap/fyaYExGjNJQHUPkO6r5oru0QX9ytcYmjiPjMzQwrL/L4t43CM6wHCPXXyjju2DnsMJyc5DGW
UTys9kNzpVoKKyH6HKxibnYRzrsi7wyGljLrEqhVKzokdWnA7IV245miSNiBtfyigyCU/sRIrWdb
J4GNdIV1YBgftTYbjDQ6Tq5blv8JQ0VFjlNh3KVTefPhRyvQSh9FKLxw+ZWZm+glL5x0vLi+6qWu
LK7IO+/s+WHtpHvkJJq5oH94Ts11fPylZaqmGFZEFytr7NIcBxxSm0xGY37+E7TQMSyidX/YecOj
BEsFU4XdXvNOwo3BFTsYL1OZJN3f3T7ACH890zNQ370yx05jv/95ygT2LWQ869He1vLoasotJ6QM
CGVmrEJL0qtaW20fHWxPzj1fem0cl49iQq+XtD8UTZ1LZVg9+rIQNgvr0SzEGJWEC1BEiYdRy/uH
EaY+fPadaNkCTOTYY5p/n0VGROjjUe5WtvoaHMhNm//kHSAJLVaXP1WFibjuV21ArU55rPMONggA
03QDhTJef4DHU7XISu5cskOj8ibiRwbIVyHRpL2atBrBk4T/FaDgK8mxwlf2EDsKi01QDjBRlLya
UK1jsHdbxepnoNa6e7HaSTYCFSDszGEiGpvj6sveoRcLidCvBC8Uq32I5HfwR3hSJFKQp0opwC0S
ZdZAlCxQ0c009RO2SX6aFVcQ7xP2+hHo84h8dUg/yh/Sx/ONiOJqBjmZCaCW7x2+nPTDJy3+S02n
SPksSamfkAZIva9uv0F8V3BoWc/EB7YtL+p+Ds7PL7nuBgKxbH5cSODQeh+0KOrycivMjvxunTt9
PcBud7nY/nhHrS9hMFnpOyuGfDuiQLty7nMMvIsCxERwE7t74+i+sFzx/Yt31VEAPipNZNUSE65X
ZevgVon6+sGecCkG2xPtI/zhnv+G/ZFvFsz4N/SzkuA/ktJFmIxixAzp0dgp1E/pQ07/PPvf2270
q6QQ9HPDNm6VW34j86NIrbFl0TnJcmfsC4baPg4aHJ1Sl6lKHaNXZuYS34e1Ck6qDnnzcAjJU444
JP/ZXonCN7VhscK/gwokbyHDhqZ5C5uKz+azxdysJ3LTOZoNfBwdViV+C2XWnVu5R+a3FrNFPSZF
HdD+InCdhlpwOxRRzZI5YZs2u5hAtEU1KVFY4LeGpSH+x6FSWOi/gIUZw+wJzLwOhGeO0zcSLLgl
enK3+OIaqkDJD66GbHkajmUXYFs60SzMSPk2WfsONQjDHxx5Pj/px1sqwqUwcgx0TXW7YhH5jYHi
72Ee5U2ltlSs808zZcvS+qaAmDgV975JfztqY3v9iqxnzVfsxdU6x3Tvmx+2G8YqQ0oom2RsTt7Q
SOwvqBmLWjhx1Xaay6H7qpPtcqyf/9w5bx2zFAlL4Cg+aM0qYWwD78KmNyF708Y6+aIY9b2ZRHYP
8cgWdJ2jGUHNY/YZs6JSOVYJ7SlAQkLoaPVMudoseWgwvDHaGiC3tj12B4MKF7egTzObDPv0l42n
rSUPjLSrcgSUd/7ROr/BxyJh+5xkXqetsgoV8KZZ5i1bXUh/bgggmoukL/ad5EZDPjWDzcOuyW7t
Hcz20IP6B+I6ZA1gVl7CbqohjsrUuooz+IAG6RLO3cmg/lEnef25lP8/9AAxJ84DjF/wWaawcZUF
OSRA4GVNbRV3ReAQB70oXOjDUULfL7TOIDzlsy7PSfeKH8uPG71klra2tJCGq95SUeqbtMMXXZN/
hmdpDORCyS1KYyO/gokgzpT1e6Lyf+w9OfYkMR5k+TxvZloXMExWcByEzfsdUrQBT1ZYj2EaElzf
/cAhsF1vl7OX8kNM+WDH1L1xE8//QxPsMW/Nczv4L0s9LwuQ1A/U9wwkXG0Qy8Gj8g0asB84v/er
CbaUmgJWd1PqwHHifVTYe+IyLC/ibxK9rmJYgnaDIXk00ZDp1N51KZ0HbkJJjPkaC+3Ftan/HAHg
oYHOhcq/oVXEVEHgt+H0iD+Bs2bXUBrZI4M/fpk2/eKGovOaUdipMPF1rmUBhWJ+Ahv8oL6VCTSn
YoMg+rV/vGC0r0ZtFZOAyKZhjUyirf9OMa7HAY7FJC0Lm5QdSoXXHKzknqzBDYPGUBY8gPAEdiXG
blDIGlQzkfe5vktb1wQ5n9yeQDjPNn55YiYNuvSZZaFA/B3F9BzlLhS6lHnnap4D8P8VB+UdwgjK
E4xA4ubdjFTYuM8bwXbDMxukdbOe0627aHLDiGjXE/dRBW70lTvU1FIj6k+Pe7xV75mGy7RoRJKd
OGJM+XxrZfGn6KUl4h7QLeosNPPbtRpg15/1CjgK7oS08Ce3Prkotb5Fc2tOTqmBmX4djfh1llhv
cxjDz5EGATzKHBUvGqJlFJK0ccys+cKgPlVGi6HpzEIKxLnJ+N+q8TA6dDvpnVImU9NB+x5c56C7
rRzdfOcXcQAK29Afo/9T51B9sd0msiU2pkmm2cgvOJqwiVjC56ru15Ob2Jx+6qfNfbCqHf8teamw
MVSvhYxH1FFBeNPY4oUIDB8hHykg4LoilOp+GAUxbH+ONc0GIaoSuvRzF4qsawXaMUHohttD46Tk
kMW15lLyM+9HoS9prQuVJHkACUSrhyuVa2ZJiq3wV1kEpYzb5qrHPU2QmwQuGq3Ueg/zO3YBJdMc
6fXRFmFBM9wvCtEZOCDVvaUumG6dQdKB+QW5LWzVRqi9vD9uqP7GguHRTLzL31hXHPuUpDRm5l1w
D6mv7RiDIuRlDMlMRqaFFYKo9DqD3VSWpwrGXLKYO20mSBEAVs0SmcICKuSpPcUjvHocvos1G/EC
ljfK42RkihaRsSYjqlAoJvL7HrPeItPtT9VwFqlc1iU3PyR/MBlTayhPvzmtfw1arAqNXUCmz/RS
ZjclsVT4cr9HpmKrSDAbPso2higadM52Dx4jFhNmuQ6Wc8tqYsNb853KvwTLIlDEUXJum1G2AQSs
r4kRbx6ANnjX/E6zpuZtNwbAoOFf530FgG/DfZxZacSN8PlN72q3pDYcfIhznVb7Qm2lowk4DkiQ
HIWE+BBJLeyObo+iAu3IKUKAqIEdnTbZdg5knkaq4LGjNeVFIyLnaMBErk5dzaPHZ09SVYTkRkwK
cjIukDR3UM8Tgzi7mI+R3HEJZg2Nn0GZxSosBRQizYGz5MZJ4FXW3vhRpJmdqNwu5bSVh+U0T29a
8KuozMNlaNt1pj3zaDrsdz3Ym6Vq12Fz+GXqLMaMmpjLgSFxJNv9pMpbU2JD1coQEr4kFRsKJbqs
ezOCRh9Oc9nTNIOy7HDe+6G8CkjpG/Ngw5wcwYTHSg9nyrVI3AA9X2kyfpJ449QB4LdGvudg4KGt
dlpsspvB1XJvJ6eomXln4GHUfdSJz3y3l0V5m0XQDOezlBvL3mu5IH4tEcZyIyl1RlHMVnuxWfzv
9fvOtvF6BvcfJ8qgJ2rl1gRkD5dCMiTd48Vfm6FnshS7qHVkhOe8s7fh7c1x4xJUO9gd/6jd5aGB
UIhJ8FyXHLnE9OBb9CKEdIQS2C1kzBqd8z/6t2aK54J+agpBCNHZmQIvciz6Muuos5jNPu4YyERA
o5s+XoUGjWf5k4DdQkLVo/KjIlO630zaeTaF0jP+5q3l88X8NTyt6BI/qAaj9XoVGgxdHwjr0/Vw
FpN8MFBYEHQ6WtOV55k7tyNel3Mz22EI2sbfIRuS1NucHIxaCRJhM/84wXdIgYqGCNHScD4Y3/I1
DuzN/vVH//z0hFNh7l1sP4vPrkr96lbsjQFilOo/mpKhggaatuz7XvnoDMM5YuBT6NTa+kaM3+SV
EPaurrLmnR+R2lJTuyTI5u2AXoAZrUWX0G8dZMRz61j8aZFVf2lrBiFtDUiPLHLfp1FG7UqSzt6b
GLJwintEyG0G3Zy0YBiziP/7tchz8eQ0l5onH8XqbMI3UUqEbIBB/HRDIT0OybB+7fu5c2D+xpzw
205oLQSIBEzdpzzMmbQsI6szsv1Q7wnuBarruuUDcf/Myo1kw7mGBO+Mr/sZPfv3JudFQxH/EFx+
WekB+2miuztsA2gOJeSly4diHV/D8uok/6UQ5QObIiVVnId9VOAqsirq88GtLn9gcZBUR0zLG7BU
duqoxye6Eec9XsF2u/8UCqcxwqnm9gci2O2zG9HYrbHq3muGVvMgdZyfIHNWIgoyD/6yIzpXZKab
AQKdrNjFSDA9ZELvF9z/1jwEqooSkSHJv0J4p9sTvlN6suJ4Ox2YrBs9Aod4bRi0iKRKSBZuiGYY
6t9M5VPdVK7QjWaLu4N/DdxBiHV7vgtLrbPgSS1tIbqCo+iGypBL0ag0XfrADA/EZ2rXkxVeJGqF
QGAJcP0i2PXT+6SrYjk9Ri8LfFJInYgmLAowTcPP+X+FUcIlWpco+Z0CPCAWk+fAInVg7AUWZOTl
LGI2W5C6+rwO+myc1vbAkyEHXhIfakfNeDX3jNgXqp8GRw7qchCKhSCVWvomakvUfOIfpT0PWu+S
q40C9slYkWnH0QCf61C4G2LyIMlwVmos/8sqUxUcYY9H1jcz9uVivBut7GgT/YLQDhZERSsG4bXt
Kaoirq9CScEhx0ykk43kf3XYq6BMG5AikUfB7W6EFaml/zOw5WRpTsIiHy1BnbN6odV+KaoW8fco
uzQCIZ2FtM+UXr2RWIta58dsyx4X3w0CGHarMIVYkp/BFOdhBUqX3pHPFy1vu9B1OpdFXUswISij
CzBvOBUi36j36P3Wyu3Slx8ffWxkz2LXojiozg4xL/aIzJBWni3eLbAGFYhEGCXTKyGbZ4Rt0hXv
0HsEVrk+C0VZ2fT1X3gPk+d/TBwUoHWeJiasjHkLGxzerUYgYsBm1207UTzXHELsE+llxJQEZFo+
8YRO6UEWFidpM9zKuxUhB1pkna93IJm/bPoNTbHjuamKbisGNJUb3309MXwocxPvJ0O84PJTE2Fw
vT9gcTTYWD1paTNrtRKRaBQqoLKPxKDEo6WTkoHBjzVokxX4ru0L5kThSUezDyKYv2pjmy2tyr2B
udIFXxP9B84L1n7SDBLpDb+3H0LqqiqtK1QIlYsxL9w8O7vT7nbroOaLgGYLtHrqV3Qu9OMYYJ20
80fVw+0z0VJxpmUtkWQzEzzrBqpQqa65pV3Yx7Z9j4xNdQQqtVGUcMK+aJGAGJXmgpw45l+C4SAT
LW5wtbpb0igFKB2Xs1hM2w4T5YATIFJKSTyDTDbba4mBZoUCRkh2mcEBxDR2WiwZh2AXDpNqM9E0
2XtAJzs277gmSlbNp4LUsSUmjpNz/TR6jdStTC1KMpWEWyEpriCUdCRH0qLx8MWQp6t9bPXLQGCh
EUiOIGt1WEsAUvQ1kenq4WzyEBm5ynA9V5GyB7OSM4vBxfEDbIT9dsop8zlua0tHjoe/TluA6kpD
D4Nb/0fxa5tQSq38TIkcSE+2aU18jNXh7D7gZ/9sbsXlQn6U6k1i4NFCb0x6akNFNPH/4sOsNMst
DaQpga8tZPDjHrwFv1sWzNAp/PYtJu8cEztbMGCx8IHBAeqEy+8QyUSK4pSj329tqXpwmqAKkd91
xvBwyoVHrl/0aRWlLCb31FX45IR5lDh3/Ela2G3BocK2P2ybiVjSY9y0bUBzCHRbhCkXdxYWbkJv
PNS8k+Kii4DLJE3RtHYPnU0lWeFyUbXQqcvD7NY6phkj96y1w7GRamBFwUmBRWV1TJI7nqMmiNdJ
0ugafa8LwA3feyaEoZjG6qJeUU4TdejH8IoHBgTeM5uko1x4j2OiRlT2JF9dd3ukvlHtha7yAdT6
w5/KHpCOgQSCHX3JWV3j11g724pyVc9XTLwrWpRRy/SVoAj3Mbb3d9/KSbk9mrueE9hE1onvEGuo
7selfUJ9HSXoteBp0Q4td9Pq2AVn8t55YZ4uEy0c8RauGKRCEJYKh7GUQiIeZIhlbsP3MCnwKpCA
PHizf2JEaJeg3fPsOkMpkphWGU2Vw3OhekK7GVN0tv3eJBWgmHWOBiry+qraJDzk7uAlO4rPWs+O
ddEI+fx4onuT6So6F/gPYstsA56QmM1cdsYCHgCP8BJV5TUGoq2e7s6TZAMxfdNlmRYm+m9b1km+
ZlE7JMk+GKjo+WsJ9AGL/osSFR4dTND4SaR7h+9mAMkuhiTXQXAH8FjvPPe3W5xX+moTELrzqzEp
7gNTCp2dGjSWvQ5o5mnspi6zCq6kQ7g5UhBHpK/ey/2Wja9/V/KRdtX3n5fkGQgPiJ/6FYwDwRm5
VHC7VK7opGijTuHmESw/MOlagRpjPzR5Nc+rDMdsAIjlV76comc4tQNQLEv+rqpy4O6X+uQaY7cA
xwZfN7blJwnaB0EF/YZo3xeDVXa8G5yH0TW7qrMrZi86VCx86750hLKQuEqeb1pxLa/uqYN/pRoR
nWinFayjQXaukmNyOqQ32ceJbeHjO6LCClrXcvv8GyPozLlnDprEV3jT8WaKTxOVpGvaDwwVEyLP
I5HzvW5v7G6tDlnJ1fYanlT6S9y5585QMI9u3mQussAMm+RxyCu/++ylDN8J8e/ACfIGOxsG3opc
c1muU2ubr9Bx3Rt01xpx4L3EmamSyY7sNheWxv51yF4bDQhLmSxeCbLDsvfMIHQDWw9/MKA6pTHi
+LTT7KxefnAi9ZjbLgYK6HRSwOpm/WZqI/8aBORvsCx4oWGIjwpmDZvlGuDWo/q8h/KqbKY6Q3pP
C3cIUxea/eG/QoREgsIfocygMjika9qCa1SZ+VZrbGYlg+1rfTpwyCgQ7vrX4Bp5BAuNMtcPRY7N
S7U0P5tUkhmIL5H84kU4MIGHDI6+s3z09j5pX7hUCS3/cCFamgFMN+lTvAw6Vx/0gafl/QJ291t5
bGwcM4ZPrk6+lln11uDsm9Fyztt+juhTu8cl5pyN4DX2GLWenLXNCaAIglMw9oH1eUOOIz4/yBPe
lrdk8Fvd4LoQz5vmHZWDDbIO2dFiHPrqBWVHdbBYCgr5W4r6EFAifTMgE2mRneKWuCh1G8e+U5VY
xPw9RuaAGm1PvCWsiFUQQ9rkH/PxMzqdPbXcKjvwNI34ENzLUuJcZmJCmIEHr6xeMNG5atiiqM92
39tzLsm3dorG65Wz7eeytID9CFt46Z54drmEI/T9fnuWbS/x6XdzvlVTaE5SHROdovXNUf/QUm2M
DDi5XEvZf414iQ+2OSYZnLl4B6E96IpzTrxhihYocg3s63l5AmHomPy9LKrmeWlwYhfXwpM3bMCu
E06N3wqdX9V2FZEgHbSJLIWWsa+BZk/YruWWstuGm2HWCJrWFj9iK5u/h65I6ijsj6T1JfeiefWy
7hd1dt7mSErtOQgTOevDlloxdTNhGRTxY42hZ/3HNe4E/iM7kHUobnUm8Ai3FU2Q0HhzYK/fUTLl
V7NA0NyRfOirbX9uIWeCwMI5ILIcFWNGj5Uo5bS2rcBvQAFGTBdAmHVLmkS+DUOXs+HWbWAsb9oj
Ms/hcFnMES+znpPpxibdPL1yt/vI2Fd34v2XsbQDr1ARr59P8XRyUpS+bOoBHUkqW9BDtIIfDcGh
KsQ6ItwUvzR3y0BqO7AOPeyq/dG6PIfjndiBRklZpzh4Iv1UwDvJxF1rhuB4Fr3jYhzaS+9MpLmk
SleFQpPy2SfDt7GEC3jOmiglMzx8ILWGz1xmg7UPdc8Z/GtU0hrxg1HvSE/tHwdZEVIR4oB8T8jV
Di7Hs43oD3QwgI0KAHFsCZg6LVoHggnqVh4KjkAv0dPqgtGsovPlmnPBt/N/D3/BTtTKMdFIKwnH
FTn1WbpeHFRZErlrQEP6mljQBtXAkzgXMLz6fwjHKaMXU+T2CuCN+zsiguxpLMttAHvFWFc8Dq+2
g9Lwr5FioHCGfBuVwzwoZXD8EgwMJQLWcY+xsGGo9tBuIlf5lxGSDbPiNaTj3WMEJXdL40RDoNBJ
Hy6N4yFmEO1ONfQPgW+KxViQUYSUkdYeq2l7UQOyQ2eHFbsHzBEjMv7/4KKInykcf/ib17WXJ5Vi
6VJpDKKToQ6jLf35QRmKyR7uL/Fwct7TIFYKh2OKIVVeFIBTNThEamZcV8RA8J9dSx8FshIroIGa
oLxybqBKm3zqB4vWr8pwU1gaL4A5oQlY1BQ3RcUQ4Sw+08liSkbnUSGmH17+Gp8CIbC74Nu4h3Vy
9FY+yOgU/zc+i/WgNFs1JQvmZLsHP5ySU+qHv8pnraRGI3ElqmMDhiCEWH3NKJkS1gT5wZnlp827
Pu4/yPT3eHicuoAwA2byanBWfIRMdKXz+4n/eaXOGIta/Lo9joNJpTTnLX3+JCXPdr3T3KggoSJS
N6o43RsAdu9HFLwIqs9+XC0Ld1TCRklojAvHMpzwkQDQusXw1e3edXjS/3XOF70xhQpODFKJgt+m
oekSJ1Q91f0yN9CmH9pBPZvTHt379rCSIBx8DKHmtH2m0Are4WirLX2tYkRdE1/vh8XuS3BiTvAz
PVvqdUaUtsfVnHs1womdHvqmcDLT1JB1wdkVvMdYxaPr3lG2oWW6Y9PCLLs1oHoSfkh2rcO3GVT/
hkpI1WCVSIh6tvWBzU3yJZnbtus3pngabkJJIBVSm4Do2kox80y6o5g8yfdHqIwJuKPXBrKmW4ID
D4V4UEI2B01bPmI9nYhDVUc6KqApm5Yh8JlDex/RYhBFH43YABteAnNgHXZy9EAzVrX3zSfsNYjU
OOBUIZ3/m5nMhdq3fVNDnQ7uAHwQiNA+ed3sAwX7blW3xRgxFp8u/VGW+Y0rrYd6iJ8V2Efo/UD9
CZn2Mknr5kSYPS+qH5hfThvJuavRUQcCaB2RLs2OaOcP/1CQ8D9mtt9xbv5WrZg33LZmqQEmAvl1
JYKhaQWKnK2h06rCR/poFx+praaSZegt/c6y4aQGKy+XoeRw3Rg/h8FY7KFfK6P6d22J5IlRg5Sr
IfY7QF7fBzH9vuZDK19jJ4YFS/Ea+RQw1KPPoNrQ6Gm5v4aRh7EtJa1W+lE+upHbfaZBaKfQD8yR
TT2KJ/3n9SGfHWWVpf/KE8ocTDfdhzWLmcDperyvtSJH9vpLYKldx+D59lX7fG3Y7MFDWjRt2eXW
v+pqVklX/K5j5YSC6rTcKvwt4mQfmhX8XpQHFNpSNhGOTSIg+QrhqXxy2WfUAMRhGpS0pFS2VfKN
JpdWKXRDqlK+Gr+ZBOfiQPvtVRbs2s/wK6oyNyv91q6QdMOYYXYDgkVNet2gf0NeviXiI2tXw2Bd
VZQT7m8ax3yH1vFyorYwJJIpZZhExchdct7Q+BC2WspgeDmtkRavg8fJVj11BTXNMkWo4DKgmui+
UVleCU4b3BqJGk32Oulq9fyN/CFtctwzYOJGdXRa7vBb+6mBkznboE4o5niSE6U7Qpik4MkOqBej
gszc3c+Brs4ej8ySBRyJY9OC5a4P5LKsGfzx/amllWmpwog3CVKvFtTKLjQfhHSs4ZLpj1xXwqLv
M+cXiv1rr6imKp/WvvMBddIjtofEwQLiVFBuAAMAcUDrn6O8VxQxyOKwySVXmWFDX+J5OeCcdmYT
JJID9/lweX1AKeMFvP8KTx0d9spcCkLBJelxGw83hnTOBToyHNvvXWLcNWv+HYwv96dX3H4P8ubq
gcEHq8P0jxFBhMBxKyb7/3yzQLfjZ5/uLwrFMjxsuRaHIuRWamjhKdYlxGDHKP7AdvgcLMRIgIwh
7HCN+gpRSaQ1z/DfiHX1k+J9I1Nu3Aw0z1osSP5vG324bNSSZ3gfmBKSvTAn5jl6murYmOZlCkwO
QP6JLRqO7LrpnRyfG/7FZq02FmjHp2vWii0jOF/K25Nf2b/HDD982srBVTeJj0eLB81/B0CwCMlH
SNYmMmU2jJGCpQvD8tmoSHesWYJQNgAmmzhsMn4ZRCv+Xy4UTe9FSDJp1Bfzxz0KXWjTXIpFddbP
8eMyzqBTWx5HA6zPcTRD108Qt4+++Rd/gaJEkNBVWvPUBvW3cFLEy7DOxRk2shcjKtj6IAq00spx
quJACS5Fas/ihO1u9NwLvEvPWmEN/V3o6+bVZgun0YA82UymT5mhCjP0sivTwthWzU+RvNQmKjOq
9UDqcm7hvNMvBSRSJkx0ufMm3FG08L/CwUZXbhnFpzvFle6DwKx9Q29CxRhBbPFgmQbh4zhUQ9/M
iZsrvxQ6A6meSuG2P6ygL8lPt4WGfjwkm38ZEy3fqyi3OyR6E6hUGERJIGyd2sa9GjLQGC2AtI6t
8mKyZk47uzfOknocWhCh2rxw1HY2goFEyjKEJB970g5IIaWtN9Z1cNkJG/N3qJwgow8yCOtLaEqZ
xUPD/BG+XjO01heCswaK35bg0BHOao2PX6gJOL8pUyWvU5PFptrHy2Dlu2Bssfcj3aXBUcOJ/Rlp
2gSBwprBNf81UJoQJMeTlvS6FJ1vQntcoT6p6w+2kCOEmRbvfMOp12jmNKBYlM5d6CEI4IuxRSSx
94rq6XUzsn0eOFgm1LYcc/WBzP8Cr/VGKk0OKPG+4bZxhz3AnvMloJ/n6paVe+ow5l8+e6KzJXWe
SayOj3R+vYPVNFPJHvRk++dRFBU2suZfSLWsCrpZ6x1TPYzDRBO9tFCmW0OAMKcs3n4HckjfS+9d
IGE7GaS1VY/zikDy7HGWfnp3/g5woQ2wVF91ZuxdRpnYk+/B0TWtTAfdh19Jjcv5Jx3UfRlkyqFz
FGKqaljzuSV5zex7IlnZ0akwUpl30nnKNF2KRim3veSHeWvu/PiVC/cXL+YsX76Mbk2CJQHTFFAu
m3OWgdkFYBUBbx4adfJmHa2CKTGj7epZ9ZYCPV641SuTT/BTIQL7tSHOpYU4D2+LE3ivqrFz5bG7
gZWM48QRZdv3MhVWZuodRqNzo0eBQv96nEjXRv5ZkkPrgaxKYYOAKC1mvnp+ye+OCr0gojFymp0t
IGoyb3IU6YmYAXYOttH3YY/eACq82RWpeGqXOJYlhJPSxhjk3K73YN/dcQY35mTgnVOZDLSN+iIL
k7Mdcg/cjUfquX2mfniA/QhpkVeTyfHFOd6O0r6ZXj/O18CxCPGMZM1dqF7YnpgJJxc/YX+QQVl7
ngsGqWSHb50Axm5gMS7oIOyLcYn8TqququQDtWuJAQOdu+eUi4p5qs7XFTHLFNQINAqNTnW2o1SW
qYnYx8JH4M6KJUMInjNo+jSijBP2MtOBtxiHC871FUSZTV4CsoHIQvU85GxA79150So0n+B9cPNB
8Ru2pWEgyWRzEzI5w+CK1a0YRbsB2KwysF3IVn5IQZxImL3XcIOVKnhU2erGEgHGq0yWjXPjzYe8
pc+qBPvH5fkrWGql0d1ckjf2Gxbvqhh7orxXF2TY+dEnqWrCcGplxGWezHaBQdYmnG55D7fq/Bo0
rQ1PvukEk+5gGLBf01Fhq20pyvGidUH1+IBQPLU8R5ukSsxzrtlFAf6vOiUTP83oT88cIJtzq5Su
q/ceIcd+1ZXmaVgi08cvoRO1b4Lq2k9/c3AHnLAcHANJRUSZa4fpAjKtmE+lkG2rX7gyzgSW4Qk0
H7qzzjbE4/nLRhQP0VLQ0TMsGwUrJ2yfhcbn8lqjKxDBng7Xmy0i61DahUXVDnKNeiBdUtBCwhAc
Wmief6vBr09ikrEUYKq6qANf/qTHI8Axat8DvGExNA5+9w/CG+CxFbEkGL9J9nU0hlgq+vb5kfqJ
v6iBmXZz4UFnqFheET5zbVbsH9D30btojrHNPUpTFamGs0zCBgHLCTprPeE3Vae2mSDhf6seMwul
pUMZ3mwsG0ThLeE3yvnlGD5c9KMkFc9gKXPl8pINZbx0l+6XgOdwR8JPWoGqOFw25Ko/6I05WCTW
+Y7aH18WLYHdWyfJKSDUi3u3O70dJs7CXYuLmw0efH6PPv85SexoFV7zBoblaoTFo01mUvkBpWre
fQhPq2+Y6IeOAlQBmKnhco+ayO7lPaqGeWUMXvFnuLbZE9VcnEzUCGKtBZJSNz+auNaIgNB4xVL6
fla6+UhsU7ymigqCJnS7Jks/mEZ0yg4FsJU6KBZ8j3gF+tedOvOBOR4FB/eoKBIPnkHTfW2y+f/7
uok0Sb8nAWjA/xYFmJmmkJp19Aer/oa6YXtSGTtjnhO8yrc7LiT6cTX3BTTUSYSj3aRA8u1zYq50
r/kNZm9Dx96bk0SoaVCLmVIo9/ZcZ5QTF+b3TsLFYjs36gL4MfO+iACWIKP8cG6HVV2/T/yUOdSW
/vgmvGuc8IFkDnfAJyvR70rfItacjhfQU3XOg58sbJy0t3cf1D6tIaaNbzGAdimdLJoS1rfn26on
98GlGTPnmLrMfwOAdWk9/5ItKAwX+F7ECeTebc1KvpLn6pmQ+py+QQmkit+FrN/t2YxbHUdgBmyg
SsYiwjMAkUVh+6mBOx5p/2fMDlrjRlW2JHsTXSKyYPIix50+Rozi9dr5XK9zFR0g4zdoXLFxQwq9
PGeKm8Gvu9M9HvwEAfzyQaGwvhcA+Npvs7HpijKCNtZhFVSSVsLnh11lXy8XJ/yNr67v6T/hWLCv
CZgAokeBroOgL8kaGkVpLkUvlmdphHSBGKQocdKaHk7R2EkkQiIemefi0ceUnqBQmA+0TEGfJlEw
yFaXJLdYSwrkZlMZHBTbO4iSYJUoXvTOyiVu2LLvbU7L4a4azyJy1o/LbzW29kGZpelZmQ1SVG8F
88tz6bPqJ0xsjAXienX66quJRBwcjApSUHnPRFwMRji3zLj4sqtzma3f12cm/UNobdAYe/oYRfKk
0chJ18aOUI6tgv8afHPmKLB0+/07A6DVRf8iovww7dfusukd7NDp5N5lp7kyS+5HzJJqNm9xxwVE
fV+CJzN2mR1giutj4R2di/9hX0D0qdIpvRCWuzdTShiaDm9xTl5A3qcGFUtYEDoDppOTh1R6QVTp
YZJRrCt3HP5WP9SwKbJUrcCBrIo2aGwzTiPMps9lDeEMV/JvACA35xogYKrTMk+05Qu6g805ugzO
vP5KQf77Nxb8AxlKGFsbvtKkhts7GqRJ7lQZsF++KeF+SNqz0BuA7wsuzH4OPqwZ93LROL5KZ6yx
FC0+MhIx51idyTMpXuPFsZz187IrMigHoEtT1arc2M1VFp4cr658JIjXzIr1598Ete2JAaFrVzjf
c6J6j9xXpE1tz5D2yduRQ++6QkqgaMW8mjy8Rl11wLfqvwEJqut5c10K0UKkKMvvu6vfYJonkqNb
JMLnXj/FNyBybPJ6zxoRK73joM8BbsS+SWIQaGaIiFywFjaU31b95TN+WdFsPiik3MHJ2m5lhh+V
We4w/cXt6m3zKAXJ91tikTdG+D5EFVP+1D92ooERo2omTCRyMSDvXcqL7W4vQotP8BaYe/ts6PWH
Pxv7F1NNQcQ0kWWVJe6EKqtGzVDNjzSGuy/6E3wiKwSdlWS3nP995N4rduVqFOubxFgOG7TJMuXD
DjfxFpQrcVKvmDzmV1eq7UpdCjO0Qp3eOcPxi9JAH6u+1Xj0nmg0VvtvI9NA6t+G3kaK7JFoYMUo
kviaTa3wvhgAcaVkJAcxtVzeT/F93HSwXjrU5oyudfF8rQugWUmBvzmCLUTo+YNLhFcyIs/Kt+bX
4w/Z8vYtTGuMoCBy/VoTpUxR29CMtDXjLW4ylHkIVlbPX349c6LCbqtH2Z7cRtWCCm66pOcKQHN0
2P3X9cnoxFDhqRp+npsueDvuGoVJOiQUztv6OJsSbbmEcHJSbVExg4Mf75JX/RBqwwcNfs0ZKxKO
Eq9wf4xA2gB1d9w2+wDJAoEFqTk6+OutZ5CPKxcn96wD4cPhHLgMVTGwlqN2sAbwIdKRuXyYHKrm
3KfpHL63VVqb++7vMFSRXzIP4h+AebSnisgz68IyzCNyG0n0H3bxPdovPGTV3N79PiQhyBCp+JQu
WLzNUVZip90hOFvIKr4LqDBLTYd9Z+CwU5fMSHba/yX1c/uZ1ta8slnpLAI2WCpVfyuk8e+1rZg+
Si19p3vyZyL0VXaPYXW0kDymHBfbnwmSSxBz5QAi6rHOX/NohNztSLwFhbMsd9MJI8+jFWhtPWlB
+6MzBHr7KbAHsoFJuZosPIAMNm41N8r/uWRiP9WHhBhdIC4TnJtNw08Dy0itrukoxAma/5BsFmK/
yw4hvVyw+6leIHfoyzsWxdEX3I6Aw4tzCZxZ3l+EZ3fNfQoAd9kyQgP0Ug6TtP7mtSZ6I9hLzFyN
42GEIvUx+uRXAss8p7CO1KNr1eY1/4ltLjXqcNDWaZGYwsyNOXrMjzVp6WldfjnVziwVRNzdlSYU
eNQjWKhV9w6MODqki5KfKA7Zks1//c474RvyGBFdmvq8PatO7hnw+fb5vUAWVrFXAWpyffUC/tFq
RhiyOoEablvG78IYiipXU2Qv/TLFtZT1uNlDyQ146T1K/zPLdqv9voqPhYg7LJ2Gx7MCDZYuG2Cn
Mcj08N9o2X0db7VEpvIVD3V14jWIfA78DUb07tftvrGVOGSs70rZbDFzIKJSaxcBZvmCKHZekqI+
yS2fJqhh7xJTtH+UhFZPfJoTQbf/UtBnaIfg1TtAnAahZDW7z4E7wpSHkpyWy4qCZdax2uIiRHxS
XmEIXygPhbEBm1mXNBkHyx8rYmfe34hdY25otUMHVHvok62dDVd0bw5ji6iPWJBAe3G0dEiVgQIm
juXypYCCw0r2vp3zFbV4F39wIqwTbn+C708kwsPHNZidPfGADeWBt5pQwBVt+KIqe8cHIDl32jsI
NQoil1sEDOGhXqyBgtFGkvnD6Dtf6Vio9/6DIY8Ly381nntfHLMQcQiEgO0IGV4NVaHygdOrRhTg
sWb568eHGfAHTICAtNeJWy9EEhYIDiaqhjfyY72jYimceC2GMDtE5n1oXxz+pSDxuv+TBe9BOMtb
Xj+OZ1Ym15Siac6/EyJ0nUV+SgQgtp0SVZqkRzkOZH36T+hN/fBGUG9osx7NNCTBJchLGOlNgZI5
o/1DcazzOgz6WvrDlhtCsr1/6qbqPhak2OYfCWnjl3QwRqJWCpBKpu7Ti4KhJ54rp9tv5Wa5oGAK
1fAOvBYRGUJr/7gEWRD4tmM74eGGuDJ0TLiQoCz0qL1q4iv5aOjK7zyPImtT2FBnL57+7b1exeGF
jXrzV3Bn4UuekVdDmt/pskG7ACVsu5c+McxYvpAJgKzxXMbc8MNs9n1/xKrgwGdTB/2TLrghnWRs
qb3tMwIE1OWR2JYP9ShZ19YxV0clEGPvCkuwoyRFxQ8tZco6KQZkw7mS6BK1FZ0QizMRtyCiclXs
C9svcVrtAsdgXZgMpnMYJlzDYRtlEntaKSs+fGAdvrhsgHEDwgsZmueWxm8CjV126qMN1OkRe9B/
UAm5OxKCYPRLJ9Yy+oT3hzwBZXbQ3OodVKrG5MA56TrVslprHvALvPDq0WKmC8kkmxLHCqOXZhXU
ibAYP1Mgw7Q7FIUpHtasTcvZDIbPaRt4OrdS28vFrgbI4QPfMpopoFUNoCSBB4KTjBXsYaR7LCPI
YvsJkoz7bx3llxo57qvmr4IATzfZpCtOiQwLcC7/XSqW01CQxigIOU8kd+BlObHUEJfKIOPZMDnR
bBbEHcAPCoeU4Qmmqz1LJ/9m7DH0xN6M0Ulle3wHs5VU7KdVvRZiMoAHF0/ZT8vNDa3iJlmYm4BX
2YUfWevX8I8BXYBipq4jDvqbzA6pM1jOj5RvzTCm3x3a4wmFkx2fTyGgrwGmEk1C5SKgvY5p/xYX
7mma49URjo+ds2E5NG/XI8MHHPGEwMaVitoQdik6C7ODtEbr74SiHwanfe4ylLxGjQ8UuUbOUOSR
0T81CiI3St7EwPVSQcLTeHr/+r78C1RfjYalw04S7XSKgcfPG2EIRshmFbOCrDSba/wLpb7h3lpN
q5jlwnRISru+UGzDL9m3OJAUudBWEg9hg4BZUo/f7c75qQiCld7nZsv+3FXCiGJmlwqxNOnQyAH7
5eQwGk4ysFnF3J8vmmrn2++7+GXyRGQdtyxnnzFYMeeFLn3C/Xz97wzpv5Z+mdX7EpkPiQGJ2cO1
eq3hyFUSlCeGqdXrDP1aviQLX0BCaS9/x9r6uNx8aOblSU5XLihsHMQfJc3DDi5f0FBV7/qgKtrt
TJH3EBdVhQVKiS33WlZ39/BbN97D+uwWb74q3cmRaRCgt+hAU5zZiWgp6HaBqLdyDVLVf8hMCFFm
wP5jJA7AzHtUoCTmqZrDkRI1s4XjGA4ctYXHDBqOYdhxgoDza8uJ71IsohGIrILhb0NUH2tumkgy
Xgm7q2sLRStc7zisH6fF5MVZdzR7jCXf9FliYcEWMyURqas0PsZBLJHa6zH2ZVgUTEWhXD0TmsBw
BoZfnu8TUFUWYQNF69d/FTp4Q95yJ7/vza1amVup9Ex5flBRU9Q9ZaX7JpyTxRd80VzEEVm40+Ot
IaZapt1EkcyBjuzLJyNNzfdeA+U1nDkKJDbrT1/LPS2j+H3h51ReABcs8eJvhuIazB7VoS/O09ZF
0tUMSVQRezWYWjJlQT9dSPCkZk5EjtjjW25++k/4plYhCZbdgS9U3U6p4GbpG5cJxUmbvIqru4+l
mKBvoR/iHUAm0rXT3U91YsVh+5IGUhGKrtWUo2ZgEOxkXjdIClfbxURKUMeGlBKhZFoKZMEXFxq3
13ke5OJsBX8edEqcJWpp8XHLGq74oH6sc0QyTQsi2W62qOknS19Al+1+lzDeG54rIu1L4M7DdbvC
8CaxkVLcM8H1NAUwxwBumo5wh8yQ3RNDlDKUOfKb91Rg2lDZ3PE5P5yNgNy+N8OWQ+m/v3JDiY8u
+Y79uPALLjyn00mCIoYydvNGzy4ygMCuTd7TAcz4WulMHyv50iqAnvduFog4Gc8nGkY4HEpyHCwm
4SMSd5pWr4jf6E57ddnVA2Jf+kKMIVDwfaDKX10xDnY3W+kdiI5lx/Og5xX6R1gIS3QKST+Kml5k
4TFOZHbDSWIg/x0bSeKytTnKR0JwbUiyPmr6mjqyTcaJAtEGbCgngzUlMNaO4oEg9OHoSSLgWm1H
JTpmPg5on8pEyXgdBBL+aVrXZvTk28JXk3P1PC6YzXUP5RN2qHy2LgHiJeG/e33KJgRZE2uUlEsj
9NT/INuvVupPCEwj7chqmGiwviAQH0xMUrZ0biuahP9ZDrO9qlCbRzKIwWU3t71oiniT63ood0mn
9cNp11jHzEqAEtG2JIrnVIKGFow7/iN91QxL6ZgcGLWm8ox3vkLTHNZYrlEbqqC41X4C3vgVs/bH
iVikZ5vRAiceAq6MXRN+3MhiG5txq3H4Aiq63a3LqttbmYFicsOke/02bQsXNkQ3RvKItoCOn9Al
G9+h3CW/iMDNryNFQl8c06KAJ7vU2RqpERzpD2Hlp5P+9VaubZpK1fRWNUfvNXoFftGbtRus9pcS
Fho63746eVSzPOeCWg54EIBgqEDkD097Y7Lk2ae0g36eZ6eqQQJC1uLG8KdxBXvVOOsrFaxgIaFh
/oLRjKw2XJzlKdwwX6J0fLZasMku+mXSYMyYEL1mVSXIEq7xeNqC71m+9dZ33WgvvJV7//HCL8sQ
FCx06NwAdV7MSKZbbl3eBZX6eAZSxlDSSkGP9a0VDpwjb7afG0FqTpLpnmgJAlhnKmlIkiNDJxOK
entw8gHwl5bN6ieWkLIdQgKAJmdLgl2me5cAerflSKSE6/EQ6wsH+H1CxVMWNsNTriMLwvBYkKY1
kqQu9XOTS020AXWUfRrOTgWDKphfnH564979jWTiQ72ANL+XNAgncW0s1/wagStTkzWPbH+uKuLJ
pEOsLFnyxssvvUJYjGeWdAkCijxh/1bC2ySk2U745rA9LTR7D2DfnOUV5jbgCoc3JV7UQJWV4+Ss
nFAIlfro2F53s4/HwiezfE8eg6s1OrqA/9M0psEIzu5GIQayXxtusun+4//HzzjDLwa0dDWkaiwv
+4ULGMZ8je2feB9slpTvYlqBjo4QlkctNaLB73k73OURgadJkGvmokhgbvlAclz5fHHBxP2dNozg
31A1Rp2A1ZJfeB/TUscwJVB6uoRcZmheqDOFDBj3DcytlhM0FGZlWcu8pjrkyLuOwA8PEJBvijaP
XydvQ556OiiP2Q3fbcoHtDj2bWYVV+IPbxfWWZqcVisf5PRuXyCZT2w9AAIfS+SAWSKdlu2udOZN
56Ao3F45+SsI8TWGyFeHZRUqhczfvOolgnuz27MU+W6WoAUPm6YjQdhcCeNtn4EZj6AXJbvcc0W8
DGQpaOojn8ddOqJXRZ20IsU+4aG2M5caAhOQoURU1AUrJYoJKFCq0yiJd6IurSrJWkIy1cNgRk4r
0jsgyufs0xev6QyDdt6ZFtNy+lxTGNzONg6RKlwyxefuuQi/b3PTN9Im4n44+i1ikfN5qxa1Zv/x
to49vz4vh0+SO1+eKwAJVLqJCvOTmbaDPDnTG9SROL6QGsbzK5SM/hnAQhPBXED7GezMAiVkT8qh
UDWiUSfUl3DgSDbQqSRUASeWazYNhfltSnpTLXYwe7AJR7c/JBg1BIGe+0aNI9iQVFToYJxIRSMq
JaBW+h96B6jDLImyWiQT1AAkdwO33+pv6VurvsUkaomWk76mCyW6mXQa6zo+5W/wRiw3U4ogqHR3
llH80FMJsSxvI3MTUNFk4i9UCeePgRqCKJk3Y3C2AgNERny61obJpUspbFw6rHwPVtP5pK5R16YO
E46EyqEQCALho/aNW580HqTfF0aNs9fuooZ3N4mztISgdyC+Ba/rZS37TMQ7+6VVRNkl2rtKRoJ2
abZUaLvwRuLstG/1GAFGjI8TzDlfSgVZhI5MroHdquQcWcqT5/HmCaOZT1P73w5t56TbVcVoenru
QQkwr1pwt7Q2qJUEG26O/6nx5C0KSar4FaOu/dejh+zwIe3JHidJHB5yhXQxKmeToE4ER+2jHbyu
MBd7qd8Hde9Hnthhnq2AnEd6tecrvUWRQb/YLtO3Qn6IneMi97kPwnZ8RgFNX0n5G13lCAofrPCl
+y6F25AFcyy+gn7ViVJXVcChFQU85Gjcxf8somQMfF6ZCSX0BDMt0U0lHMafa4ouegGZu3YLEXB+
oW+NCR5VQBzBcVQdwGLfbYPE6+SVVzimgp8v7MdhX6qFZOzBm57i7goN8IwvYDtO/i1TpV9nyxQh
kNVBJdWpzNcLlUYxOJHMRxPhiCadU2PK6eBlGA0CdBXYhRJIpP3K1hmNmfMRizv6vb5gpq7vsAly
XohJJLN2YdPmOCXtgVyReVn7rGGFcvDccFrxIuM2JhhD4LoNuKLMq5oqWwYSH5KIyNNOJU5B6AfX
wwu9Oh04QU3rWGYHGNjUmy8IEflYtew3oOqTxibAPoay1Cf6OhTasBj28XVXWO324uF6LLn1FvM2
rNqTG89v7sVu0nqSuv9QYk4LdR3vwcfsW+RkHLyamFwCljiu/QBhzQ7z4lfo0q200sp7i7cHrOKw
J3hWUrvyUq7QNcQokq5bhKowR/9goYHVxFjb2kkTVd2DeAXFq9d73HdcUd4UQRW9j7xVpkqGS1JI
k5cBWydMYemeiRe+AKum0wYoUvMLT++92oSVo4cPtd5pDjQYr+7/TVKpSvgYJWhxCRpj9bDHZDv+
X/1Txgs3bhF90l9rH5T9QjFPEfb/DKVC1G2JT0GkTuwMiE/NYBwWM1fTTwZfllaCQD3CpfpZTVBF
K3TdcM8reTZ7WblPRoAusuRP4Ej8jakk9XtAeUPAYZrBQcKLV3tpptfmQVqM74xNFUwY7f4qagV5
OmBoUDExS8OneDFb9Og2m4VFHoBa/g9JWQybF7NTeBcT+acJQr/Clm8laOO6Ii738VAoIRBnh5q7
XUmb1p57Ov5ewYcbAJPZRRK7xNmYtE7aYMjOvMeTm4cpAmkPwHpPdDox0KyM5+u/Nif5vmr5y6yA
b/iSdRBsxHMH++g3nGHn8dLmfrKdXRPnWRxLVPUPBD4wzX291W/pWM+pDJcmNfiACRaHTKVCVpE5
9bhw2ffzbNlQhTpylZL3OZIPWhAe+H5BftZFFOAm5mnC8AsmxKYy6HqmUdHjFexol0bLfs2YHLkI
XoWFZztDa/MNlidWt+uwTCVvok3iMhFMbawDQq8/FmoqyaUCcakIXAh4cZwzfUP7XUV3BGGd/274
0bx3rKRsoMEP01SdxS/U4pdTpQRcCpnoDaEbjTDGhj7Ypz0WW+5aMoBR9XFcN16fKj2EQ767wrri
HA7pzzWTdmIJJTbRkYn8fZtYTq+uPg+ERpDwrP1JLElGVMGciwTcF3XXOIgoRhAhytXtuqPP3g1d
MB1RnV5Q81yI1cl//Ckin4m192W+5EZnsAAoLiXDAtcKLoPJjOLW0sRIwlk8ikUBgtD+uwH3/TgO
aRV5kXMZn3FitMKR981Mo6R/NlC2LHPo1TFexBH9NwNdGIZCJ+zZQIKPaSV/yMgRq/axm6u+1+23
YqbyEAhZU7sDQsFjVwhSyKk4JlLYaNfhkcXGJhzhGqD9DhxpWmi58vbYIuS2uu+KaC34qMGnlxXe
OFFryLg1/3HjMUSo8vNc9ianN4/ueUod3CC5Ppkba8S5MFESfIxerZYirPGA1ldaaj5cq1woGHRU
WdhBykQgOTOUIHVCwNclvSy/bM9ELn3FoPGxg9nU3sdScOMiTMK3t08d3iyWIlMMngcDa7C7KDBJ
TleyfnJzg/MxiGymHAvEDWtbPElGAjltDjMnki0JKkDmif/3ykkl+T2X/cEkr32ry0zQoHND4xDq
kWJLgtIBywkK2dSKkoqQtRnPQLaZrVFDf4fIQy8dVnQBuUdne6oeMahklHYkcdgjfjf5aLl//0K2
RUo8qTZHUeqAz0qR8Vlb9hJb5XbvjNxAMp0s9jH7LAK/3Ud2cGR1q4TeGR2sw7X5HUEJJJqh1hAE
oQZxdpw4oBr0ZwraDjgXVJxBmIa45SXbYUw3WorAhCGAXokWFQ1PkDuCmDWGsQj1dC7bNd7X1BJL
CFobQfGRvfqlTXqViCVmtKoEc4K9TksKKlFY7QLLFqO5hKX/q8ZJk/ahzggH1CSxMGL4Yp9gQ5Lp
5xzd0mJqjABEPCYBoRiXBQOvenWK/H+f1jC0NpIDcE9s6f1/LJ0D4SnLt3EcRS80rQJVYjuV+88h
UBJD7XkpNVS+ksKSgkM6nlt2HJJtKiiHx+/f/E2/W5LwPxTkRB4jCv73NVOHg0Ngyo270XPcT0X8
un70vvKSW/RMZoZtdrToqJBV9YvP3Ymm+uecFYeD+WVuqIBvxq9KwqME9EXL6gPeyT/hQQmvAIOv
p2i3aqcsQdYjrGsf4KdszgCS2Y7nAVnUzdQ3ZR13U+1d8NuRNZRSttJDFlOwfPgJ+/dQwYNU0U7h
OhTbYl7FKF2dG2wfcpqo0DHVz22gTaQGO9zz5FO2+De4iAUngbXcpuwpZ/y61m9ob+2RzEwcP5IJ
jbE/zSVFFaJBGKlbiUneCrN2VVj1ZFQSI73kkDyc58hx0fuvNqUP7QATiSvINMdbT/S0S+XppQ04
5fIgKdmeQlWDuGsdkOhjg8l8UcCey9uW9ggcryon8ME/Ji9rDdGAprcPs63x0Ttt2nB8TKNhkfTE
dJ72IFTvHK8JVGwas5MrR0Dvv1xZYuJoFg6ITzkHortesve7ACbRJxU/ozfS4vDTc324k2+W8nRw
L1WtoFQM7mm+ocBTfZBKVtDFrGcJei63qAeZG7Qv/qwyTpq8NKtr5j0ZoNQqIhzE4WaXpWxawbkv
1LjCb9ica4E8VhaJv1LUmRgZZzvmUp7NEC1USxg9cfxijXm8cdidmsvTV9kchxvAn70EHY9sEcsB
R/rk7yn/xMVNyH27n7tzS6BOX4qen+Z8vyZhQIw4HQ0Iu8JkmEpmu78OxgSutfPtOxaVqZTuShTq
3nHxvyLDp0heVq1IPAJz6Hp4hdyBlKwLwq0WqL3QJUH7xxpUQi+qBR+iiZOd2sB+pqWtMtpdGlFW
TUhfuhbqkBtY5TiY1+A34k0veRtTu6Fh/xg6UJhCPuFQszkq/FaCmBHtMHr5EXfPznX4Avmek4uu
ZlPUl6vgFg0lxlEmgcFYd+LzdqIbZwDDJiQd3Ge11f4XcIWAJvUWrSXLB8h9D8bVgz4hdDqGNbyN
lbDh8bwl9/GuHiO05Xt4N71mr545+bAWL4zaKUMXXshFYERM7V/EfumHxiOrldxPtUnqYVFLzayh
jOaQywnmI2684+eDy4g3a48qT5x+LOS9+7BDaHQQkDDTTfEycNv15v+14TAOMTcsupnLg0Lp9fKo
DpraWfpDWIcU9cALBax8beeFiJ4IC1/4OWdPoKk4JJEBXwRiXzB/vGXoVD6EHTly5HQMJSIvUR60
hW6MdsNghLQBuYSRswDMOAwBQngXK/ZWyg/1n//Nx01HYjNP8Jk8a/AyXd0TwR91/5srBjx2pW/t
UT/M1RNBgkwsTWZ9t1SehDaSaw0oq6wG8DTgqSASXlKNqIg93nUFJeIaLvMKQ7fl8B2rZFRZ0yNQ
zb1JiqCwVNTxAPERolcjZnj0uL+GXfC1iy1S9ojhfg3bodTRoLDJGLrh47Dmsk0Msru9dKwKJcUj
hpiJxCYNm2y6pLCiHB56CzAVhtHdIuFy5BI0ZwUR21iPqLOifrTiNXwXelRd9J3iZIymoQ2DB3cl
XNqeR5XT9/cZlsgczjDfjSlJDaKzYD/6CQx/3taVozyUVN131KA9ZtfpJ4+sHJMZElyRNFh56Cnu
aLUrckVNChIJYGXFUHCgAV4MOa1Ve1yu4wFzHenfWl4TLkVJnTgNZ4j0ljfQ2dN21OfDmQBQP2+6
q2OO5+3MAr4KAMSxt5jxIqZ9ywI4CFF/6MitYgROzGGbCbEIMJ1v+nYWjQamVGDa1Nxon2ZcYlE/
vDe9fnCxYTdeh6JCBjf1v3ITx0zUe8UHXMSCPmhKieSx93CY1BdBNBiEx1CCO5zuE9dja5hRDpNx
1ZpJCQEiYnwh6l/U9/CBfukTPIv+zis7mNgjepIHvXos74fRIMSmKzTV1bx71Kb5d/fsIp/35/kz
2kwfMAxp2DMe8WTuoAtoZc14UgIOSGnhbkYlyr8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
