<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/SystemZ/SystemZInstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_243ce763aa699d4ab757f403b35b464a.html">SystemZ</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SystemZInstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SystemZInstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SystemZInstrInfo.cpp - SystemZ instruction information ------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the SystemZ implementation of the TargetInstrInfo class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZInstrInfo_8h.html">SystemZInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZMCTargetDesc_8h.html">MCTargetDesc/SystemZMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZ_8h.html">SystemZ.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZInstrBuilder_8h.html">SystemZInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SystemZSubtarget_8h.html">SystemZSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveVariables_8h.html">llvm/CodeGen/LiveVariables.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BranchProbability_8h.html">llvm/Support/BranchProbability.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   44</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   45</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;SystemZGenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   48</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;systemz-II&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// Return a mask with Count low bits set.</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">   51</a></span>&#160;<span class="keyword">static</span> uint64_t <a class="code" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> Count) {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">return</span> Count == 0 ? 0 : (uint64_t(1) &lt;&lt; (Count - 1) &lt;&lt; 1) - 1;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Pin the vtable to this file.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::anchor() {}</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a6647705670c9527fb86b317e624292d7">   58</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#a6647705670c9527fb86b317e624292d7">SystemZInstrInfo::SystemZInstrInfo</a>(<a class="code" href="classllvm_1_1SystemZSubtarget.html">SystemZSubtarget</a> &amp;sti)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  : <a class="code" href="classSystemZGenInstrInfo.html">SystemZGenInstrInfo</a>(SystemZ::ADJCALLSTACKDOWN, SystemZ::ADJCALLSTACKUP),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    RI(), STI(sti) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// MI is a 128-bit load or store.  Split it into two 64-bit loads or stores,</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// each having the opcode given by NewOpcode.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::splitMove(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                 <span class="keywordtype">unsigned</span> NewOpcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="comment">// Get two load or store instructions.  Use the original instruction for one</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// of them (arbitrarily the second here) and create a clone for the other.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *EarlierMI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;*MI);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(MI, EarlierMI);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">// Set up the two 64-bit registers and remember super reg and its flags.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;HighRegOp = EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LowRegOp = MI-&gt;getOperand(0);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg128 = LowRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordtype">unsigned</span> Reg128Killed = <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(LowRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>());</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordtype">unsigned</span> Reg128Undef  = <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(LowRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  HighRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(RI.getSubReg(HighRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), SystemZ::subreg_h64));</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  LowRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(RI.getSubReg(LowRegOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), SystemZ::subreg_l64));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;mayStore()) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// Add implicit uses of the super register in case one of the subregs is</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// undefined. We could track liveness and skip storing an undefined</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// subreg, but this is hopefully rare (discovered with llvm-stress).</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="comment">// If Reg128 was killed, set kill flag on MI.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">unsigned</span> Reg128UndefImpl = (Reg128Undef | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, EarlierMI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg128, Reg128UndefImpl);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, MI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg128, (Reg128UndefImpl | Reg128Killed));</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// The address in the first (high) instruction is already correct.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// Adjust the offset in the second (low) instruction.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;HighOffsetOp = EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;LowOffsetOp = MI-&gt;getOperand(2);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  LowOffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(LowOffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() + 8);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// Clear the kill flags on the registers in the first instruction.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">if</span> (EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// Set the opcodes.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">unsigned</span> HighOpcode = <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">getOpcodeForOffset</a>(NewOpcode, HighOffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">unsigned</span> LowOpcode = <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">getOpcodeForOffset</a>(NewOpcode, LowOffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(HighOpcode &amp;&amp; LowOpcode &amp;&amp; <span class="stringliteral">&quot;Both offsets should be in range&quot;</span>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  EarlierMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(HighOpcode));</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  MI-&gt;setDesc(<span class="keyword">get</span>(LowOpcode));</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Split ADJDYNALLOC instruction MI.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::splitAdjDynAlloc(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;getParent();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFFrame = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetMO = MI-&gt;getOperand(2);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = (MFFrame.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac50604920b4866e09017dfff36632593">getMaxCallFrameSize</a>() +</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                     <a class="code" href="namespacellvm_1_1SystemZMC.html#a18fa26b19f9bc15927d2c9f0536493f6">SystemZMC::CallFrameSize</a> +</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                     OffsetMO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">unsigned</span> NewOpcode = <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">getOpcodeForOffset</a>(SystemZ::LA, Offset);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewOpcode &amp;&amp; <span class="stringliteral">&quot;No support for huge argument lists yet&quot;</span>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  MI-&gt;setDesc(<span class="keyword">get</span>(NewOpcode));</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  OffsetMO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Offset);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// MI is an RI-style pseudo instruction.  Replace it with LowOpcode</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// if the first operand is a low GR32 and HighOpcode if the first operand</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// is a high GR32.  ConvertHigh is true if LowOpcode takes a signed operand</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// and HighOpcode takes an unsigned 32-bit operand.  In those cases,</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// MI has the same kind of operand as LowOpcode, so needs to be converted</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// if HighOpcode is used.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandRIPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> LowOpcode,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                      <span class="keywordtype">unsigned</span> HighOpcode,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                      <span class="keywordtype">bool</span> ConvertHigh)<span class="keyword"> const </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordtype">bool</span> IsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(Reg);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(IsHigh ? HighOpcode : LowOpcode));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">if</span> (IsHigh &amp;&amp; ConvertHigh)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="classuint32__t.html">uint32_t</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// MI is a three-operand RIE-style pseudo instruction.  Replace it with</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// LowOpcodeK if the registers are both low GR32s, otherwise use a move</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// followed by HighOpcode or LowOpcode, depending on whether the target</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// is a high or low GR32.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandRIEPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> LowOpcode,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                       <span class="keywordtype">unsigned</span> LowOpcodeK,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                       <span class="keywordtype">unsigned</span> HighOpcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordtype">bool</span> DestIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(DestReg);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">bool</span> SrcIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(SrcReg);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> (!DestIsHigh &amp;&amp; !SrcIsHigh)</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(LowOpcodeK));</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">if</span> (DestReg != SrcReg) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      emitGRX32Move(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), DestReg, SrcReg,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                    SystemZ::LR, 32, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(),</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(DestReg);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(DestIsHigh ? HighOpcode : LowOpcode));</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, 1);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;}</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">// MI is an RXY-style pseudo instruction.  Replace it with LowOpcode</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// if the first operand is a low GR32 and HighOpcode if the first operand</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// is a high GR32.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandRXYPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> LowOpcode,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                       <span class="keywordtype">unsigned</span> HighOpcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">getOpcodeForOffset</a>(</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(Reg) ? HighOpcode : LowOpcode,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// MI is a load-on-condition pseudo instruction with a single register</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// (source or destination) operand.  Replace it with LowOpcode if the</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// register is a low GR32 and HighOpcode if the register is a high GR32.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandLOCPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> LowOpcode,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                       <span class="keywordtype">unsigned</span> HighOpcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(Reg) ? HighOpcode : LowOpcode;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">// MI is an RR-style pseudo instruction that zero-extends the low Size bits</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// of one GRX32 into another.  Replace it with LowOpcode if both operands</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">// are low registers, otherwise use RISB[LH]G.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandZExtPseudo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> LowOpcode,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    emitGRX32Move(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;               MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), LowOpcode,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;               <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>());</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// Keep the remaining operands as-is.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;}</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keywordtype">void</span> SystemZInstrInfo::expandLoadStackGuard(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Reg64 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Reg32 = RI.getSubReg(Reg64, SystemZ::subreg_l32);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// EAR can only load the low subregister so us a shift for %a0 to produce</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// the GR containing %a0 and %a1.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// ear &lt;reg&gt;, %a0</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(SystemZ::EAR), Reg32)</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::A0)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg64, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// sllg &lt;reg&gt;, &lt;reg&gt;, 32</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(SystemZ::SLLG), Reg64)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg64)</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(32);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// ear &lt;reg&gt;, %a1</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(SystemZ::EAR), Reg32)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::A1);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// lg &lt;reg&gt;, 40(&lt;reg&gt;)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(SystemZ::LG));</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(MF, MI).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Reg64).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(40).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Emit a zero-extending move from 32-bit GPR SrcReg to 32-bit GPR</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// DestReg before MBBI in MBB.  Use LowLowOpcode when both DestReg and SrcReg</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// are low registers, otherwise use RISB[LH]G.  Size is the number of bits</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// taken from the low end of SrcReg (8 for LLCR, 16 for LLHR and 32 for LR).</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// KillSrc is true if this move is the last use of SrcReg.</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;SystemZInstrInfo::emitGRX32Move(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">unsigned</span> LowLowOpcode,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">bool</span> KillSrc,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                <span class="keywordtype">bool</span> UndefSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">bool</span> DestIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(DestReg);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordtype">bool</span> SrcIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(SrcReg);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">if</span> (DestIsHigh &amp;&amp; SrcIsHigh)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    Opcode = SystemZ::RISBHH;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DestIsHigh &amp;&amp; !SrcIsHigh)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    Opcode = SystemZ::RISBHL;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!DestIsHigh &amp;&amp; SrcIsHigh)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    Opcode = SystemZ::RISBLH;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(LowLowOpcode), DestReg)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(UndefSrc));</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">unsigned</span> Rotate = (DestIsHigh != SrcIsHigh ? 32 : 0);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(Opcode), DestReg)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">RegState::Undef</a>)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code" href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">getUndefRegState</a>(UndefSrc))</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(32 - Size).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(128 + 31).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Rotate);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a89d302e9b09c832b934b98dc4885913d">  272</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SystemZInstrInfo.html#a89d302e9b09c832b934b98dc4885913d">SystemZInstrInfo::commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                       <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                                       <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                                       <span class="keywordtype">unsigned</span> OpIdx2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keyword">auto</span> cloneIfNew = [NewMI](<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">if</span> (NewMI)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keywordflow">return</span> *MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">CloneMachineInstr</a>(&amp;MI);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  };</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELRMux:</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELFHR:</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELR:</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELGR:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCRMux:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCFHR:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCR:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCGR: {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keyword">auto</span> &amp;WorkingMI = cloneIfNew(MI);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// Invert condition.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordtype">unsigned</span> CCValid = WorkingMI.getOperand(3).getImm();</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">unsigned</span> CCMask = WorkingMI.getOperand(4).getImm();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    WorkingMI.getOperand(4).setImm(CCMask ^ CCValid);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(WorkingMI, <span class="comment">/*NewMI=*/</span><span class="keyword">false</span>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                                   OpIdx1, OpIdx2);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">TargetInstrInfo::commuteInstructionImpl</a>(MI, NewMI, OpIdx1, OpIdx2);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// If MI is a simple load or store for a frame object, return the register</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// it loads or stores and set FrameIndex to the index of the frame object.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// Return 0 otherwise.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a3ad620e00141aa8b68ae6a1634fc00d5">  309</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a3ad620e00141aa8b68ae6a1634fc00d5">isSimpleMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">if</span> ((MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; Flag) &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() &amp;&amp;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0) {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    FrameIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  }</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#abe34fd8c2bc3f7bfdc7b91fde563c88a">  320</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#abe34fd8c2bc3f7bfdc7b91fde563c88a">SystemZInstrInfo::isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a3ad620e00141aa8b68ae6a1634fc00d5">isSimpleMove</a>(MI, FrameIndex, <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a5fc978e8d030d8f95fa8d1cf020cc37c">SystemZII::SimpleBDXLoad</a>);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#af9a49441e8eaa8efd2640f8956fcd979">  325</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#af9a49441e8eaa8efd2640f8956fcd979">SystemZInstrInfo::isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a3ad620e00141aa8b68ae6a1634fc00d5">isSimpleMove</a>(MI, FrameIndex, <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2aa16c8f6d3965371d36bb292a28f60147">SystemZII::SimpleBDXStore</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a3e7bad47b8a800607f8e872e3305f878">  330</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a3e7bad47b8a800607f8e872e3305f878">SystemZInstrInfo::isStackSlotCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                                       <span class="keywordtype">int</span> &amp;DestFrameIndex,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                                       <span class="keywordtype">int</span> &amp;SrcFrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="comment">// Check for MVC 0(Length,FI1),0(FI2)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != <a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ead36cb2203fdbacca879ada09db0b0a85">SystemZ::MVC</a> || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() ||</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0 || !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>() ||</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">// Check that Length covers the full slots.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  int64_t Length = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordtype">unsigned</span> FI1 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordtype">unsigned</span> FI2 = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI1) != Length ||</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI2) != Length)</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  DestFrameIndex = FI1;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  SrcFrameIndex = FI2;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;}</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#afa68867e0d5d04298782e0548047244d">  353</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#afa68867e0d5d04298782e0548047244d">SystemZInstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                     <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// Most of the code and comments here are boilerplate.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="comment">// Start from the bottom of the block and work up, examining the</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">// terminator instructions.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// Working from the bottom, when we see a non-terminator instruction, we&#39;re</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="comment">// done.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">if</span> (!isUnpredicatedTerminator(*I))</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="comment">// A terminator that isn&#39;t a branch can&#39;t easily be handled by this</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="comment">// analysis.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isBranch())</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// Can&#39;t handle indirect branches.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="classllvm_1_1SystemZII_1_1Branch.html">SystemZII::Branch</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">Branch</a>(<a class="code" href="classllvm_1_1SystemZInstrInfo.html#aabf36691d1f42a89ca0b9d26e1d8eddd">getBranchInfo</a>(*I));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">if</span> (!Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#afaba64c80bb688826848948dd5d36de7">hasMBBTarget</a>())</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="comment">// Punt on compound branches.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">if</span> (Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a1040d805bdc3dac729408dd72e7a9bb4">Type</a> != <a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a2dcfddf1d961d1078efcde12bb57b149">SystemZII::BranchNormal</a>)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">if</span> (Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a14ee3d4c2dd610bc2ae09639f44e4b77">CCMask</a> == <a class="code" href="namespacellvm_1_1SystemZ.html#a56f5d98f2d53e513dc3f8833d4dd4b39">SystemZ::CCMASK_ANY</a>) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// Handle unconditional branches.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">if</span> (!AllowModify) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        TBB = Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">getMBBTarget</a>();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      }</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="comment">// If the block has any instructions after a JMP, delete them.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="keywordflow">while</span> (std::next(I) != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        std::next(I)-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac421fe6513e43aedbba712e4a981744e">eraseFromParent</a>();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      FBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="comment">// Delete the JMP if it&#39;s equivalent to a fall-through.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">isLayoutSuccessor</a>(Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">getMBBTarget</a>())) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        TBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        I-&gt;eraseFromParent();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="comment">// TBB is used to indicate the unconditinal destination.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      TBB = Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">getMBBTarget</a>();</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">// Working from the bottom, handle the first conditional branch.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="comment">// FIXME: add X86-style branch swap</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      FBB = TBB;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      TBB = Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">getMBBTarget</a>();</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a092aecfe18d72ab7e07b1f4f4f443fac">CCValid</a>));</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a14ee3d4c2dd610bc2ae09639f44e4b77">CCMask</a>));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// Handle subsequent conditional branches.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 2 &amp;&amp; TBB &amp;&amp; <span class="stringliteral">&quot;Should have seen a conditional branch&quot;</span>);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// Only handle the case where all conditional branches branch to the same</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="comment">// destination.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">if</span> (TBB != Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">getMBBTarget</a>())</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// If the conditions are the same, we can leave them alone.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordtype">unsigned</span> OldCCValid = Cond[0].getImm();</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordtype">unsigned</span> OldCCMask = Cond[1].getImm();</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">if</span> (OldCCValid == Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a092aecfe18d72ab7e07b1f4f4f443fac">CCValid</a> &amp;&amp; OldCCMask == Branch.<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#a14ee3d4c2dd610bc2ae09639f44e4b77">CCMask</a>)</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">// FIXME: Try combining conditions like X86 does.  Should be easy on Z!</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  }</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;}</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a4d1daa31f8a8054d04b47c46dc5e136b">  445</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a4d1daa31f8a8054d04b47c46dc5e136b">SystemZInstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                        <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesRemoved &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="comment">// Most of the code and comments here are boilerplate.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (I-&gt;isDebugInstr())</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isBranch())</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SystemZInstrInfo.html#aabf36691d1f42a89ca0b9d26e1d8eddd">getBranchInfo</a>(*I).<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html#afaba64c80bb688826848948dd5d36de7">hasMBBTarget</a>())</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// Remove the branch.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    ++Count;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;}</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ab8f0247c0ca54fee0b89463f308bae04">SystemZInstrInfo::</a></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ab8f0247c0ca54fee0b89463f308bae04">  471</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#ab8f0247c0ca54fee0b89463f308bae04">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid condition&quot;</span>);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  Cond[1].setImm(Cond[1].getImm() ^ Cond[0].getImm());</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a1974be33e69e1cda7a0d2e6da445c12d">  477</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a1974be33e69e1cda7a0d2e6da445c12d">SystemZInstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                        <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">// In this function we output 32-bit branches, which should always</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">// have enough range.  They can be shortened and relaxed by later code</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">// in the pipeline, if desired.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">// Shouldn&#39;t be a fall through.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 || Cond.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 0) &amp;&amp;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;         <span class="stringliteral">&quot;SystemZ branch conditions have one component!&quot;</span>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesAdded &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">// Unconditional branch?</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!FBB &amp;&amp; <span class="stringliteral">&quot;Unconditional branch with multiple successors!&quot;</span>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SystemZ::J)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// Conditional branch.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordtype">unsigned</span> Count = 0;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordtype">unsigned</span> CCValid = Cond[0].getImm();</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordtype">unsigned</span> CCMask = Cond[1].getImm();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SystemZ::BRC))</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCValid).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  ++Count;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (FBB) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// Two-way Conditional branch. Insert the second branch.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(SystemZ::J)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    ++Count;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> Count;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#aae1deb4adeb6edcf96cc542d94fc797c">  516</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#aae1deb4adeb6edcf96cc542d94fc797c">SystemZInstrInfo::analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                      <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>,</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                      <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a586262a958ca1593548855334ba99a12">isCompare</a>() &amp;&amp; <span class="stringliteral">&quot;Caller should have checked for a comparison&quot;</span>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>() == 2 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    SrcReg2 = 0;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    Value = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    Mask = ~0;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;}</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#afba952a08e31f7041ff036afdd8d3aa1">  533</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#afba952a08e31f7041ff036afdd8d3aa1">SystemZInstrInfo::canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                       <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                       <span class="keywordtype">int</span> &amp;CondCycles, <span class="keywordtype">int</span> &amp;TrueCycles,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                       <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">// Not all subtargets have LOCR instructions.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#adf323597b756ed501802b6f2a73fcbc0">hasLoadStoreOnCond</a>())</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">if</span> (Pred.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 2)</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// Check register classes.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    RI.getCommonSubClass(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(TrueReg), MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(FalseReg));</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">if</span> (!RC)</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="comment">// We have LOCR instructions for 32 and 64 bit general purpose registers.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">if</span> ((STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#a0a1fff03aadbfcce69fee80a96b2d4cc">hasLoadStoreOnCond2</a>() &amp;&amp;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;       SystemZ::GRX32BitRegClass.hasSubClassEq(RC)) ||</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      SystemZ::GR32BitRegClass.hasSubClassEq(RC) ||</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      SystemZ::GR64BitRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    CondCycles = 2;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    TrueCycles = 2;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    FalseCycles = 2;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="comment">// Can&#39;t do anything else.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;}</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a7ef5de5c7ceb8cd0ae6d00c115496ff9">  566</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a7ef5de5c7ceb8cd0ae6d00c115496ff9">SystemZInstrInfo::insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred,</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                    <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                    <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DstReg);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pred.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid condition&quot;</span>);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordtype">unsigned</span> CCValid = Pred[0].getImm();</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordtype">unsigned</span> CCMask = Pred[1].getImm();</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keywordflow">if</span> (SystemZ::GRX32BitRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#acabdd302a011ff1fd04fa08e661d2ed2">hasMiscellaneousExtensions3</a>())</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      Opc = SystemZ::SELRMux;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#a0a1fff03aadbfcce69fee80a96b2d4cc">hasLoadStoreOnCond2</a>())</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      Opc = SystemZ::LOCRMux;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;      Opc = SystemZ::LOCR;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DstReg, &amp;SystemZ::GR32BitRegClass);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> TReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;SystemZ::GR32BitRegClass);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> FReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;SystemZ::GR32BitRegClass);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(TargetOpcode::COPY), TReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(TargetOpcode::COPY), FReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      TrueReg = TReg;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      FalseReg = FReg;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::GR64BitRegClass.hasSubClassEq(RC)) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#acabdd302a011ff1fd04fa08e661d2ed2">hasMiscellaneousExtensions3</a>())</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      Opc = SystemZ::SELGR;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      Opc = SystemZ::LOCGR;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid register class&quot;</span>);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, DL, <span class="keyword">get</span>(Opc), DstReg)</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(FalseReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(TrueReg)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCValid).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a2516191084c5c172bd475c49b0a2e50d">  608</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a2516191084c5c172bd475c49b0a2e50d">SystemZInstrInfo::FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordtype">unsigned</span> DefOpc = DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">if</span> (DefOpc != SystemZ::LHIMux &amp;&amp; DefOpc != SystemZ::LHI &amp;&amp;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      DefOpc != SystemZ::LGHI)</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">if</span> (DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  int32_t ImmVal = (int32_t)DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordtype">unsigned</span> UseOpc = UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordtype">unsigned</span> NewUseOpc;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">unsigned</span> UseIdx;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordtype">int</span> CommuteIdx = -1;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordtype">bool</span> TieOps = <span class="keyword">false</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">switch</span> (UseOpc) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELRMux:</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    TieOps = <span class="keyword">true</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCRMux:</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#a0a1fff03aadbfcce69fee80a96b2d4cc">hasLoadStoreOnCond2</a>())</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    NewUseOpc = SystemZ::LOCHIMux;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      UseIdx = 2;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      UseIdx = 2, CommuteIdx = 1;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">case</span> SystemZ::SELGR:</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    TieOps = <span class="keyword">true</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCGR:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#a0a1fff03aadbfcce69fee80a96b2d4cc">hasLoadStoreOnCond2</a>())</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    NewUseOpc = SystemZ::LOCGHI;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;      UseIdx = 2;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      UseIdx = 2, CommuteIdx = 1;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">if</span> (CommuteIdx != -1)</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">if</span> (!commuteInstruction(UseMI, <span class="keyword">false</span>, CommuteIdx, UseIdx))</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordtype">bool</span> DeleteDef = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(Reg);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(NewUseOpc));</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">if</span> (TieOps)</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">tieOperands</a>(0, 1);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UseIdx).<a class="code" href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">ChangeToImmediate</a>(ImmVal);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">if</span> (DeleteDef)</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    DefMI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;}</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a39a8045b383dfb2b62ab5b3b64964268">  672</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a39a8045b383dfb2b62ab5b3b64964268">SystemZInstrInfo::isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469">SystemZ::Return</a> ||</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      Opcode == SystemZ::Trap ||</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;      Opcode == SystemZ::CallJG ||</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      Opcode == SystemZ::CallBR)</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;}</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">SystemZInstrInfo::</a></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">  683</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                    <span class="keywordtype">unsigned</span> NumCycles, <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                    <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// Avoid using conditional returns at the end of a loop (since then</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">// we&#39;d need to emit an unconditional branch to the beginning anyway,</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="comment">// making the loop body longer).  This doesn&#39;t apply for low-probability</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">// loops (eg. compare-and-swap retry), so just decide based on branch</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="comment">// probability instead of looping structure.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <span class="comment">// However, since Compare and Trap instructions cost the same as a regular</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">// Compare instruction, we should allow the if conversion to convert this</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// into a Conditional Compare regardless of the branch probability.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">if</span> (MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>()-&gt;getOpcode() != SystemZ::Trap &amp;&amp;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">succ_empty</a>() &amp;&amp; Probability &lt; <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a>(1, 8))</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">// For now only convert single instructions.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordflow">return</span> NumCycles == 1;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;}</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">SystemZInstrInfo::</a></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a088d8ac382becff13f61df5fbf8b0e1f">  702</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                    <span class="keywordtype">unsigned</span> NumCyclesT, <span class="keywordtype">unsigned</span> ExtraPredCyclesT,</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                    <span class="keywordtype">unsigned</span> NumCyclesF, <span class="keywordtype">unsigned</span> ExtraPredCyclesF,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                    <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="comment">// For now avoid converting mutually-exclusive cases.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;}</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#aa75382918b52894baaa0bae164848139">SystemZInstrInfo::</a></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#aa75382918b52894baaa0bae164848139">  712</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#aa75382918b52894baaa0bae164848139">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                          <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">// For now only duplicate single instructions.</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">return</span> NumCycles == 1;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;}</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#afd3a31cde29e70e208055c76fc41bd9a">  718</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#afd3a31cde29e70e208055c76fc41bd9a">SystemZInstrInfo::PredicateInstruction</a>(</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pred.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Invalid condition&quot;</span>);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordtype">unsigned</span> CCValid = Pred[0].getImm();</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordtype">unsigned</span> CCMask = Pred[1].getImm();</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CCMask &gt; 0 &amp;&amp; CCMask &lt; 15 &amp;&amp; <span class="stringliteral">&quot;Invalid predicate&quot;</span>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">if</span> (Opcode == SystemZ::Trap) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(SystemZ::CondTrap));</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      .addImm(CCValid).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask)</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::CC, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">if</span> (Opcode == <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469">SystemZ::Return</a>) {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(SystemZ::CondReturn));</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      .addImm(CCValid).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::CC, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">if</span> (Opcode == SystemZ::CallJG) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> FirstOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a241be1469eeaecff6550f375c7ce9846">getRegMask</a>();</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(1);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(SystemZ::CallBRCL));</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        .addImm(CCValid)</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(FirstOp)</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">addRegMask</a>(RegMask)</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::CC, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">if</span> (Opcode == SystemZ::CallBR) {</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *RegMask = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a241be1469eeaecff6550f375c7ce9846">getRegMask</a>();</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(0);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(SystemZ::CallBCR));</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      .addImm(CCValid).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CCMask)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">addRegMask</a>(RegMask)</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SystemZ::CC, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">  766</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">SystemZInstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                   <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// Split 128-bit GPR moves into two 64-bit moves. Add implicit uses of the</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// super register in case one of the subregs is undefined.</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// This handles ADDR128 too.</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">if</span> (SystemZ::GR128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">copyPhysReg</a>(MBB, MBBI, DL, RI.getSubReg(DestReg, SystemZ::subreg_h64),</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                RI.getSubReg(SrcReg, SystemZ::subreg_h64), KillSrc);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), std::prev(MBBI))</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;      .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">copyPhysReg</a>(MBB, MBBI, DL, RI.getSubReg(DestReg, SystemZ::subreg_l64),</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;                RI.getSubReg(SrcReg, SystemZ::subreg_l64), KillSrc);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    MachineInstrBuilder(*MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), std::prev(MBBI))</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      .addReg(SrcReg, (<a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc) | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>));</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  }</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keywordflow">if</span> (SystemZ::GRX32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg)) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    emitGRX32Move(MBB, MBBI, DL, DestReg, SrcReg, SystemZ::LR, 32, KillSrc,</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                  <span class="keyword">false</span>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="comment">// Move 128-bit floating-point values between VR128 and FP128.</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  <span class="keywordflow">if</span> (SystemZ::VR128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      SystemZ::FP128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcRegHi =</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        RI.getMatchingSuperReg(RI.getSubReg(SrcReg, SystemZ::subreg_h64),</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcRegLo =</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        RI.getMatchingSuperReg(RI.getSubReg(SrcReg, SystemZ::subreg_l64),</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(SystemZ::VMRHG), DestReg)</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcRegHi, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcRegLo, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">if</span> (SystemZ::FP128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      SystemZ::VR128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg)) {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestRegHi =</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        RI.getMatchingSuperReg(RI.getSubReg(DestReg, SystemZ::subreg_h64),</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestRegLo =</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        RI.getMatchingSuperReg(RI.getSubReg(DestReg, SystemZ::subreg_l64),</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                               SystemZ::subreg_h64, &amp;SystemZ::VR128BitRegClass);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">if</span> (DestRegHi != SrcReg)</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">copyPhysReg</a>(MBB, MBBI, DL, DestRegHi, SrcReg, <span class="keyword">false</span>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(SystemZ::VREPG), DestRegLo)</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  }</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">// Move CC value from/to a GR32.</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">if</span> (SrcReg == SystemZ::CC) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea6d440313d2fc4fe1aefe580a1ebca98c">SystemZ::IPM</a>), DestReg);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">if</span> (KillSrc) {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      MIB-&gt;addRegisterKilled(SrcReg, TRI);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  }</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordflow">if</span> (DestReg == SystemZ::CC) {</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(SystemZ::TMLH))</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc))</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(3 &lt;&lt; (<a class="code" href="namespacellvm_1_1SystemZ.html#a739201f9c14177326c5b3dd889dc51a5">SystemZ::IPM_CC</a> - 16));</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="comment">// Everything else needs only one instruction.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordflow">if</span> (SystemZ::GR64BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    Opcode = SystemZ::LGR;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::FP32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="comment">// For z13 we prefer LDR over LER to avoid partial register dependencies.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    Opcode = STI.<a class="code" href="classllvm_1_1SystemZSubtarget.html#a7847980253ef4ec65dbc1d2e6b21b388">hasVector</a>() ? SystemZ::LDR32 : SystemZ::LER;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::FP64BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    Opcode = <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69baa0686bd3f7b2056b4fc76d2b4ec46e17">SystemZ::LDR</a>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::FP128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    Opcode = SystemZ::LXR;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::VR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    Opcode = SystemZ::VLR32;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::VR64BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    Opcode = SystemZ::VLR64;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::VR128BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    Opcode = SystemZ::VLR;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::AR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg, SrcReg))</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    Opcode = SystemZ::CPYA;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::AR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;           SystemZ::GR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    Opcode = SystemZ::SAR;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SystemZ::GR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) &amp;&amp;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;           SystemZ::AR32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    Opcode = SystemZ::EAR;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Impossible reg-to-reg copy&quot;</span>);</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(Opcode), DestReg)</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(KillSrc));</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;}</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ade2130710c2d0d086e0e4c96e8e8c601">  871</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ade2130710c2d0d086e0e4c96e8e8c601">SystemZInstrInfo::storeRegToStackSlot</a>(</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBBI != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? MBBI-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="comment">// Callers may expect a single instruction, so keep 128-bit moves</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="comment">// together for now and lower them after register allocation.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordtype">unsigned</span> LoadOpcode, StoreOpcode;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ac827391395217f7c7fa3207316faf028">getLoadStoreOpcodes</a>(RC, LoadOpcode, StoreOpcode);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(StoreOpcode))</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;                        .addReg(SrcReg, <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(isKill)),</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;                    FrameIdx);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ad33da3845fd04dc18b40f1c2737b2bef">  886</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ad33da3845fd04dc18b40f1c2737b2bef">SystemZInstrInfo::loadRegFromStackSlot</a>(</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordtype">int</span> FrameIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBBI != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? MBBI-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="comment">// Callers may expect a single instruction, so keep 128-bit moves</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// together for now and lower them after register allocation.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordtype">unsigned</span> LoadOpcode, StoreOpcode;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ac827391395217f7c7fa3207316faf028">getLoadStoreOpcodes</a>(RC, LoadOpcode, StoreOpcode);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <a class="code" href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">addFrameReference</a>(<a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(LoadOpcode), DestReg),</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                    FrameIdx);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;}</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">// Return true if MI is a simple load or store with a 12-bit displacement</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">// and no index.  Flag is SimpleBDXLoad for loads and SimpleBDXStore for stores.</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a176521d306dd1718d7b5785457df1f6f">  902</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a176521d306dd1718d7b5785457df1f6f">isSimpleBD12Move</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) {</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordflow">return</span> ((MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; Flag) &amp;&amp;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;          isUInt&lt;12&gt;(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) &amp;&amp;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0);</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;}</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="keyword">struct </span>LogicOp {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  LogicOp() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  LogicOp(<span class="keywordtype">unsigned</span> regSize, <span class="keywordtype">unsigned</span> immLSB, <span class="keywordtype">unsigned</span> immSize)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    : RegSize(regSize), ImmLSB(immLSB), ImmSize(immSize) {}</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keyword">explicit</span> <span class="keyword">operator</span> <a class="code" href="classbool.html">bool</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegSize; }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordtype">unsigned</span> RegSize = 0;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordtype">unsigned</span> ImmLSB = 0;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordtype">unsigned</span> ImmSize = 0;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;};</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a3aed82f5ec1ecfee61ccfaa26281e5a1">  925</a></span>&#160;<span class="keyword">static</span> LogicOp <a class="code" href="SystemZInstrInfo_8cpp.html#a3aed82f5ec1ecfee61ccfaa26281e5a1">interpretAndImmediate</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">case</span> SystemZ::NILMux: <span class="keywordflow">return</span> LogicOp(32,  0, 16);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIHMux: <span class="keywordflow">return</span> LogicOp(32, 16, 16);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">case</span> SystemZ::NILL64: <span class="keywordflow">return</span> LogicOp(64,  0, 16);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">case</span> SystemZ::NILH64: <span class="keywordflow">return</span> LogicOp(64, 16, 16);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIHL64: <span class="keywordflow">return</span> LogicOp(64, 32, 16);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIHH64: <span class="keywordflow">return</span> LogicOp(64, 48, 16);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIFMux: <span class="keywordflow">return</span> LogicOp(32,  0, 32);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">case</span> SystemZ::NILF64: <span class="keywordflow">return</span> LogicOp(64,  0, 32);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIHF64: <span class="keywordflow">return</span> LogicOp(64, 32, 32);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">default</span>:              <span class="keywordflow">return</span> LogicOp();</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  }</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">  940</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OldMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI) {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">if</span> (OldMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">registerDefIsDead</a>(SystemZ::CC)) {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *CCDef = NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(SystemZ::CC);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">if</span> (CCDef != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      CCDef-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  }</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;}</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a28b825c91d72def7c69724ef60ec4142">  948</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a28b825c91d72def7c69724ef60ec4142">transferMIFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OldMI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI,</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) {</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">if</span> (OldMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(Flag))</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">setFlag</a>(Flag);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;}</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ae3c4a887a6c546b004b20132138517fd">  954</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SystemZInstrInfo.html#ae3c4a887a6c546b004b20132138517fd">SystemZInstrInfo::convertToThreeAddress</a>(</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="comment">// Try to convert an AND into an RISBG-type instruction.</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="comment">// TODO: It might be beneficial to select RISBG and shorten to AND instead.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">if</span> (LogicOp And = <a class="code" href="SystemZInstrInfo_8cpp.html#a3aed82f5ec1ecfee61ccfaa26281e5a1">interpretAndImmediate</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    uint64_t Imm = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &lt;&lt; And.ImmLSB;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="comment">// AND IMMEDIATE leaves the other bits of the register unchanged.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    Imm |= <a class="code" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a>(And.RegSize) &amp; ~(<a class="code" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a>(And.ImmSize) &lt;&lt; And.ImmLSB);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordtype">unsigned</span> Start, End;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SystemZInstrInfo.html#acc2af7b741c627c683a2ca2261a46d07">isRxSBGMask</a>(Imm, And.RegSize, Start, End)) {</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      <span class="keywordtype">unsigned</span> NewOpcode;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <span class="keywordflow">if</span> (And.RegSize == 64) {</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        NewOpcode = SystemZ::RISBG;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <span class="comment">// Prefer RISBGN if available, since it does not clobber CC.</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        <span class="keywordflow">if</span> (STI.hasMiscellaneousExtensions())</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;          NewOpcode = SystemZ::RISBGN;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        NewOpcode = SystemZ::RISBMux;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        Start &amp;= 31;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;        End &amp;= 31;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      }</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB =</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(NewOpcode))</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(Dest)</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">getKillRegState</a>(Src.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()),</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                      Src.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>())</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;              .addImm(Start)</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(End + 128)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;              .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <span class="keywordflow">if</span> (LV) {</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;          <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;            LV-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *MIB);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      }</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(&amp;MI, MIB);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    }</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  }</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;}</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#af3524773747ed9e90b586d5e6752e1c2"> 1003</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SystemZInstrInfo.html#af3524773747ed9e90b586d5e6752e1c2">SystemZInstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS, <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordtype">unsigned</span> Size = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FrameIndex);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (Ops.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == 2 &amp;&amp; Ops[0] == 0 &amp;&amp; Ops[1] == 1) {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="keywordflow">if</span> (LIS != <span class="keyword">nullptr</span> &amp;&amp; (Opcode == SystemZ::LA || Opcode == SystemZ::LAY) &amp;&amp;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) &amp;&amp; !MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      <span class="comment">// Check CC liveness, since new instruction introduces a dead</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      <span class="comment">// def of CC.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> CCUnit(SystemZ::CC, TRI);</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;CCLiveRange = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">getRegUnit</a>(*CCUnit);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      ++CCUnit;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!CCUnit.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;CC only has one reg unit.&quot;</span>);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> MISlot =</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;          LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">getSlotIndexes</a>()-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae5f9a068481ad71a11530e3daeb0af5f">getInstructionIndex</a>(MI).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>();</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;      <span class="keywordflow">if</span> (!CCLiveRange.<a class="code" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(MISlot)) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        <span class="comment">// LA(Y) %reg, CONST(%reg) -&gt; AGSI %mem, CONST</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BuiltMI = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt,</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                                        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(SystemZ::AGSI))</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;                                    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        BuiltMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">findRegisterDefOperand</a>(SystemZ::CC)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        CCLiveRange.<a class="code" href="classllvm_1_1LiveRange.html#a4258d794235c7a408b3f52e5e4ef7159">createDeadDef</a>(MISlot, LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11b78aceef1db7dddc7ca575c395ddaf">getVNInfoAllocator</a>());</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        <span class="keywordflow">return</span> BuiltMI;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      }</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    }</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  }</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="comment">// All other cases require a single operand.</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">if</span> (Ops.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() != 1)</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordtype">unsigned</span> OpNum = Ops[0];</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size * 8 ==</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;           TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>()</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                               .<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) &amp;&amp;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;         <span class="stringliteral">&quot;Invalid size combination&quot;</span>);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">if</span> ((Opcode == SystemZ::AHI || Opcode == SystemZ::AGHI) &amp;&amp; OpNum == 0 &amp;&amp;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;      <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="comment">// A(G)HI %reg, CONST -&gt; A(G)SI %mem, CONST</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    Opcode = (Opcode == SystemZ::AHI ? SystemZ::ASI : SystemZ::AGSI);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BuiltMI =</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opcode))</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(&amp;MI, BuiltMI);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="SystemZInstrInfo_8cpp.html#a28b825c91d72def7c69724ef60ec4142">transferMIFlag</a>(&amp;MI, BuiltMI, <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518aefc960a99fa4cefc28a0ea76de0a0535">MachineInstr::NoSWrap</a>);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">return</span> BuiltMI;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  }</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">if</span> ((Opcode == SystemZ::ALFI &amp;&amp; OpNum == 0 &amp;&amp;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;       <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>((int32_t)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())) ||</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      (Opcode == SystemZ::ALGFI &amp;&amp; OpNum == 0 &amp;&amp;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;       <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>((int64_t)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="comment">// AL(G)FI %reg, CONST -&gt; AL(G)SI %mem, CONST</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    Opcode = (Opcode == SystemZ::ALFI ? SystemZ::ALSI : SystemZ::ALGSI);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BuiltMI =</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opcode))</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>((int8_t)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(&amp;MI, BuiltMI);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> BuiltMI;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  }</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">if</span> ((Opcode == SystemZ::SLFI &amp;&amp; OpNum == 0 &amp;&amp;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;       <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>((int32_t)-MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())) ||</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      (Opcode == SystemZ::SLGFI &amp;&amp; OpNum == 0 &amp;&amp;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;       <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>((int64_t)-MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))) {</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <span class="comment">// SL(G)FI %reg, CONST -&gt; AL(G)SI %mem, -CONST</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    Opcode = (Opcode == SystemZ::SLFI ? SystemZ::ALSI : SystemZ::ALGSI);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BuiltMI =</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(Opcode))</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>((int8_t)-MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(&amp;MI, BuiltMI);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> BuiltMI;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  }</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">if</span> (Opcode == SystemZ::LGDR || Opcode == SystemZ::LDGR) {</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordtype">bool</span> Op0IsGPR = (Opcode == SystemZ::LGDR);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="keywordtype">bool</span> Op1IsGPR = (Opcode == SystemZ::LDGR);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="comment">// If we&#39;re spilling the destination of an LDGR or LGDR, store the</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="comment">// source register instead.</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">if</span> (OpNum == 0) {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordtype">unsigned</span> StoreOpcode = Op1IsGPR ? <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">SystemZ::STG</a> : SystemZ::STD;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                     <span class="keyword">get</span>(StoreOpcode))</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;          .addFrameIndex(FrameIndex)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    }</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="comment">// If we&#39;re spilling the source of an LDGR or LGDR, load the</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="comment">// destination register instead.</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">if</span> (OpNum == 1) {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="keywordtype">unsigned</span> LoadOpcode = Op0IsGPR ? SystemZ::LG : <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">SystemZ::LD</a>;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                     <span class="keyword">get</span>(LoadOpcode))</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0))</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        .addFrameIndex(FrameIndex)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    }</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  }</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">// Look for cases where the source of a simple store or the destination</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="comment">// of a simple load is being spilled.  Try to use MVC instead.</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="comment">// Although MVC is in practice a fast choice in these cases, it is still</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="comment">// logically a bytewise copy.  This means that we cannot use it if the</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">// load or store is volatile.  We also wouldn&#39;t be able to use MVC if</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="comment">// the two memories partially overlap, but that case cannot occur here,</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">// because we know that one of the memories is a full frame index.</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="comment">// For performance reasons, we also want to avoid using MVC if the addresses</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="comment">// might be equal.  We don&#39;t worry about that case here, because spill slot</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="comment">// coloring happens later, and because we have special code to remove</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="comment">// MVCs that turn out to be redundant.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">if</span> (OpNum == 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>()) {</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">if</span> (MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>() == Size &amp;&amp; !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">isVolatile</a>() &amp;&amp; !MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">isAtomic</a>()) {</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      <span class="comment">// Handle conversion of loads.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SystemZInstrInfo_8cpp.html#a176521d306dd1718d7b5785457df1f6f">isSimpleBD12Move</a>(&amp;MI, <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a5fc978e8d030d8f95fa8d1cf020cc37c">SystemZII::SimpleBDXLoad</a>)) {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                       <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ead36cb2203fdbacca879ada09db0b0a85">SystemZ::MVC</a>))</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Size)</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;            .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;            .addMemOperand(MMO);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      }</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="comment">// Handle conversion of stores.</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="SystemZInstrInfo_8cpp.html#a176521d306dd1718d7b5785457df1f6f">isSimpleBD12Move</a>(&amp;MI, <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2aa16c8f6d3965371d36bb292a28f60147">SystemZII::SimpleBDXStore</a>)) {</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                       <span class="keyword">get</span>(<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ead36cb2203fdbacca879ada09db0b0a85">SystemZ::MVC</a>))</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1))</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;            .addImm(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;            .addImm(Size)</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex)</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">addMemOperand</a>(MMO);</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    }</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="comment">// If the spilled operand is the final one or the instruction is</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">// commutable, try to change &lt;INSN&gt;R into &lt;INSN&gt;.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">getNumExplicitOperands</a>();</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordtype">int</span> MemOpcode = SystemZ::getMemOpcode(Opcode);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="comment">// See if this is a 3-address instruction that is convertible to 2-address</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="comment">// and suitable for folding below.  Only try this with virtual registers</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="comment">// and a provided VRM (during regalloc).</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordtype">bool</span> NeedsCommute = <span class="keyword">false</span>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#ac6b3ab021f60b6ac03c231bb3898193b">SystemZ::getTwoOperandOpcode</a>(Opcode) != -1 &amp;&amp; MemOpcode != -1) {</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">if</span> (VRM == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      MemOpcode = -1;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumOps == 3 &amp;&amp; <span class="stringliteral">&quot;Expected two source registers.&quot;</span>);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DstPhys =</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;          (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DstReg) ? VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(DstReg) : DstReg);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = (OpNum == 2 ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                                    : ((OpNum == 1 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">isCommutable</a>())</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;                                           ? MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                                         : <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>()));</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      <span class="keywordflow">if</span> (DstPhys &amp;&amp; !SystemZ::GRH32BitRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DstPhys) &amp;&amp; SrcReg &amp;&amp;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;          <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg) &amp;&amp;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;          DstPhys == VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(SrcReg))</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        NeedsCommute = (OpNum == 1);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        MemOpcode = -1;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    }</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">if</span> (MemOpcode &gt;= 0) {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">if</span> ((OpNum == NumOps - 1) || NeedsCommute) {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MemDesc = <span class="keyword">get</span>(MemOpcode);</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      uint64_t AccessBytes = <a class="code" href="namespacellvm_1_1SystemZII.html#ae0af5baf6b54beb9418262790e305cec">SystemZII::getAccessSize</a>(MemDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a>);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AccessBytes != 0 &amp;&amp; <span class="stringliteral">&quot;Size of access should be known&quot;</span>);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AccessBytes &lt;= Size &amp;&amp; <span class="stringliteral">&quot;Access outside the frame index&quot;</span>);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;      uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Size - AccessBytes;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*InsertPt-&gt;getParent(), InsertPt,</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                        MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(), <span class="keyword">get</span>(MemOpcode));</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      <span class="keywordflow">if</span> (NeedsCommute)</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; OpNum; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;          MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">addFrameIndex</a>(FrameIndex).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Offset);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;      <span class="keywordflow">if</span> (MemDesc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a04e5414dbed9f7f9a84deaf634e58f9e">SystemZII::HasIndex</a>)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;        MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(0);</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;      <a class="code" href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a>(&amp;MI, MIB);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;      <a class="code" href="SystemZInstrInfo_8cpp.html#a28b825c91d72def7c69724ef60ec4142">transferMIFlag</a>(&amp;MI, MIB, <a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518aefc960a99fa4cefc28a0ea76de0a0535">MachineInstr::NoSWrap</a>);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    }</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  }</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;}</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a52300ffc2cad932b8451cdd3ae41a470"> 1218</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SystemZInstrInfo.html#af3524773747ed9e90b586d5e6752e1c2">SystemZInstrInfo::foldMemoryOperandImpl</a>(</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;}</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ac266bb55016e51ee04a40cd1ad762612"> 1225</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ac266bb55016e51ee04a40cd1ad762612">SystemZInstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> SystemZ::L128:</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    splitMove(MI, SystemZ::LG);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> SystemZ::ST128:</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    splitMove(MI, <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">SystemZ::STG</a>);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> SystemZ::LX:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    splitMove(MI, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">SystemZ::LD</a>);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> SystemZ::STX:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    splitMove(MI, SystemZ::STD);</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">case</span> SystemZ::LBMux:</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    expandRXYPseudo(MI, SystemZ::LB, SystemZ::LBH);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> SystemZ::LHMux:</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    expandRXYPseudo(MI, SystemZ::LH, SystemZ::LHH);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLCRMux:</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    expandZExtPseudo(MI, SystemZ::LLCR, 8);</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLHRMux:</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    expandZExtPseudo(MI, SystemZ::LLHR, 16);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLCMux:</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    expandRXYPseudo(MI, SystemZ::LLC, SystemZ::LLCH);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLHMux:</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    expandRXYPseudo(MI, SystemZ::LLH, SystemZ::LLHH);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> SystemZ::LMux:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    expandRXYPseudo(MI, SystemZ::L, SystemZ::LFH);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCMux:</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    expandLOCPseudo(MI, SystemZ::LOC, SystemZ::LOCFH);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">case</span> SystemZ::LOCHIMux:</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    expandLOCPseudo(MI, SystemZ::LOCHI, SystemZ::LOCHHI);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">case</span> SystemZ::STCMux:</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    expandRXYPseudo(MI, SystemZ::STC, SystemZ::STCH);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">case</span> SystemZ::STHMux:</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    expandRXYPseudo(MI, SystemZ::STH, SystemZ::STHH);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">case</span> SystemZ::STMux:</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    expandRXYPseudo(MI, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">SystemZ::ST</a>, SystemZ::STFH);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">case</span> SystemZ::STOCMux:</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    expandLOCPseudo(MI, SystemZ::STOC, SystemZ::STOCFH);</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">case</span> SystemZ::LHIMux:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    expandRIPseudo(MI, SystemZ::LHI, SystemZ::IIHF, <span class="keyword">true</span>);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">case</span> SystemZ::IIFMux:</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    expandRIPseudo(MI, SystemZ::IILF, SystemZ::IIHF, <span class="keyword">false</span>);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">case</span> SystemZ::IILMux:</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    expandRIPseudo(MI, SystemZ::IILL, SystemZ::IIHL, <span class="keyword">false</span>);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> SystemZ::IIHMux:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    expandRIPseudo(MI, SystemZ::IILH, SystemZ::IIHH, <span class="keyword">false</span>);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIFMux:</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    expandRIPseudo(MI, SystemZ::NILF, SystemZ::NIHF, <span class="keyword">false</span>);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">case</span> SystemZ::NILMux:</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    expandRIPseudo(MI, SystemZ::NILL, SystemZ::NIHL, <span class="keyword">false</span>);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">case</span> SystemZ::NIHMux:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    expandRIPseudo(MI, SystemZ::NILH, SystemZ::NIHH, <span class="keyword">false</span>);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> SystemZ::OIFMux:</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    expandRIPseudo(MI, SystemZ::OILF, SystemZ::OIHF, <span class="keyword">false</span>);</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">case</span> SystemZ::OILMux:</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    expandRIPseudo(MI, SystemZ::OILL, SystemZ::OIHL, <span class="keyword">false</span>);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="keywordflow">case</span> SystemZ::OIHMux:</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    expandRIPseudo(MI, SystemZ::OILH, SystemZ::OIHH, <span class="keyword">false</span>);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">case</span> SystemZ::XIFMux:</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    expandRIPseudo(MI, SystemZ::XILF, SystemZ::XIHF, <span class="keyword">false</span>);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordflow">case</span> SystemZ::TMLMux:</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    expandRIPseudo(MI, SystemZ::TMLL, SystemZ::TMHL, <span class="keyword">false</span>);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> SystemZ::TMHMux:</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    expandRIPseudo(MI, SystemZ::TMLH, SystemZ::TMHH, <span class="keyword">false</span>);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">case</span> SystemZ::AHIMux:</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    expandRIPseudo(MI, SystemZ::AHI, SystemZ::AIH, <span class="keyword">false</span>);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="keywordflow">case</span> SystemZ::AHIMuxK:</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    expandRIEPseudo(MI, SystemZ::AHI, SystemZ::AHIK, SystemZ::AIH);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordflow">case</span> SystemZ::AFIMux:</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    expandRIPseudo(MI, SystemZ::AFI, SystemZ::AIH, <span class="keyword">false</span>);</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">case</span> SystemZ::CHIMux:</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    expandRIPseudo(MI, SystemZ::CHI, SystemZ::CIH, <span class="keyword">false</span>);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">case</span> SystemZ::CFIMux:</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    expandRIPseudo(MI, SystemZ::CFI, SystemZ::CIH, <span class="keyword">false</span>);</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLFIMux:</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    expandRIPseudo(MI, SystemZ::CLFI, SystemZ::CLIH, <span class="keyword">false</span>);</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">case</span> SystemZ::CMux:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    expandRXYPseudo(MI, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">SystemZ::C</a>, SystemZ::CHF);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLMux:</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    expandRXYPseudo(MI, SystemZ::CL, SystemZ::CLHF);</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordflow">case</span> SystemZ::RISBMux: {</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keywordtype">bool</span> DestIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordtype">bool</span> SrcIsHigh = <a class="code" href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">SystemZ::isHighReg</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="keywordflow">if</span> (SrcIsHigh == DestIsHigh)</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(DestIsHigh ? SystemZ::RISBHH : SystemZ::RISBLL));</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(<span class="keyword">get</span>(DestIsHigh ? SystemZ::RISBHL : SystemZ::RISBLH));</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(5).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() ^ 32);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    }</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  }</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1LanaiISD.html#aebeda8571d76edebe8c50a690d91c3f5aa3913d4b5d42464ad035b5527e59c7a7">SystemZ::ADJDYNALLOC</a>:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    splitAdjDynAlloc(MI);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::LOAD_STACK_GUARD:</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    expandLoadStackGuard(&amp;MI);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  }</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;}</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;</div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a4c2125b3c274c53648d92976315fb9e1"> 1404</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a4c2125b3c274c53648d92976315fb9e1">SystemZInstrInfo::getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>()) {</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *AsmStr = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">getSymbolName</a>();</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">return</span> getInlineAsmLength(AsmStr, *MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>());</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  }</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;}</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<a class="code" href="classllvm_1_1SystemZII_1_1Branch.html">SystemZII::Branch</a></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#aabf36691d1f42a89ca0b9d26e1d8eddd"> 1414</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#aabf36691d1f42a89ca0b9d26e1d8eddd">SystemZInstrInfo::getBranchInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">SystemZ::BR</a>:</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">case</span> SystemZ::BI:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">case</span> SystemZ::J:</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">case</span> SystemZ::JG:</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a2dcfddf1d961d1078efcde12bb57b149">SystemZII::BranchNormal</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a56f5d98f2d53e513dc3f8833d4dd4b39">SystemZ::CCMASK_ANY</a>,</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                             <a class="code" href="namespacellvm_1_1SystemZ.html#a56f5d98f2d53e513dc3f8833d4dd4b39">SystemZ::CCMASK_ANY</a>, &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0));</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> SystemZ::BRC:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">case</span> SystemZ::BRCL:</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a2dcfddf1d961d1078efcde12bb57b149">SystemZII::BranchNormal</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(),</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">case</span> SystemZ::BRCT:</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="keywordflow">case</span> SystemZ::BRCTH:</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a8ac2fd9dd204baa8764569393b47228e">SystemZII::BranchCT</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                             <a class="code" href="namespacellvm_1_1SystemZ.html#ac3393456d140e6fdf882fb8020470559">SystemZ::CCMASK_CMP_NE</a>, &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordflow">case</span> SystemZ::BRCTG:</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8aa4791d10520d6ba17bb2e47313ef90d6">SystemZII::BranchCTG</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                             <a class="code" href="namespacellvm_1_1SystemZ.html#ac3393456d140e6fdf882fb8020470559">SystemZ::CCMASK_CMP_NE</a>, &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2));</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordflow">case</span> SystemZ::CIJ:</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordflow">case</span> SystemZ::CRJ:</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8af321fb8867e2a07a2dfc7448cac366cd">SystemZII::BranchC</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLIJ:</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLRJ:</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a22d69db083586b832d9c962f7aa53b43">SystemZII::BranchCL</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <span class="keywordflow">case</span> SystemZ::CGIJ:</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">case</span> SystemZ::CGRJ:</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a33cd6b453d0cff16d25acb8d4c376316">SystemZII::BranchCG</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLGIJ:</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLGRJ:</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a5ca5271373c1f78344164c0abbcb2bbc">SystemZII::BranchCLG</a>, <a class="code" href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">SystemZ::CCMASK_ICMP</a>,</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                             MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), &amp;MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3));</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">SystemZ::INLINEASM_BR</a>:</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    <span class="comment">// Don&#39;t try to analyze asm goto, so pass nullptr as branch target argument.</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">SystemZII::Branch</a>(<a class="code" href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a28217bf9a8fb2bf00325d54d8c46dc52">SystemZII::AsmGoto</a>, 0, 0, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognized branch opcode&quot;</span>);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ac827391395217f7c7fa3207316faf028"> 1466</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ac827391395217f7c7fa3207316faf028">SystemZInstrInfo::getLoadStoreOpcodes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;LoadOpcode,</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;                                           <span class="keywordtype">unsigned</span> &amp;StoreOpcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;SystemZ::GR32BitRegClass || RC == &amp;SystemZ::ADDR32BitRegClass) {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    LoadOpcode = SystemZ::L;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    StoreOpcode = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">SystemZ::ST</a>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::GRH32BitRegClass) {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    LoadOpcode = SystemZ::LFH;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    StoreOpcode = SystemZ::STFH;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::GRX32BitRegClass) {</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    LoadOpcode = SystemZ::LMux;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    StoreOpcode = SystemZ::STMux;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::GR64BitRegClass ||</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;             RC == &amp;SystemZ::ADDR64BitRegClass) {</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    LoadOpcode = SystemZ::LG;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    StoreOpcode = <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">SystemZ::STG</a>;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::GR128BitRegClass ||</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;             RC == &amp;SystemZ::ADDR128BitRegClass) {</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    LoadOpcode = SystemZ::L128;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    StoreOpcode = SystemZ::ST128;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::FP32BitRegClass) {</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    LoadOpcode = <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">SystemZ::LE</a>;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    StoreOpcode = SystemZ::STE;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::FP64BitRegClass) {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    LoadOpcode = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">SystemZ::LD</a>;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    StoreOpcode = SystemZ::STD;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::FP128BitRegClass) {</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    LoadOpcode = SystemZ::LX;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    StoreOpcode = SystemZ::STX;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::VR32BitRegClass) {</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    LoadOpcode = SystemZ::VL32;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    StoreOpcode = SystemZ::VST32;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::VR64BitRegClass) {</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    LoadOpcode = SystemZ::VL64;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    StoreOpcode = SystemZ::VST64;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RC == &amp;SystemZ::VF128BitRegClass ||</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;             RC == &amp;SystemZ::VR128BitRegClass) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    LoadOpcode = SystemZ::VL;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    StoreOpcode = SystemZ::VST;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported regclass to load or store&quot;</span>);</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;}</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf"> 1509</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">SystemZInstrInfo::getOpcodeForOffset</a>(<span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;                                              int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = <span class="keyword">get</span>(Opcode);</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  int64_t Offset2 = (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078">SystemZII::Is128Bit</a> ? Offset + 8 : <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>);</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">if</span> (isUInt&lt;12&gt;(Offset) &amp;&amp; isUInt&lt;12&gt;(Offset2)) {</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <span class="comment">// Get the instruction to use for unsigned 12-bit displacements.</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <span class="keywordtype">int</span> Disp12Opcode = SystemZ::getDisp12Opcode(Opcode);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordflow">if</span> (Disp12Opcode &gt;= 0)</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;      <span class="keywordflow">return</span> Disp12Opcode;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    <span class="comment">// All address-related instructions can use unsigned 12-bit</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    <span class="comment">// displacements.</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  }</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">if</span> (isInt&lt;20&gt;(Offset) &amp;&amp; isInt&lt;20&gt;(Offset2)) {</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    <span class="comment">// Get the instruction to use for signed 20-bit displacements.</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    <span class="keywordtype">int</span> Disp20Opcode = SystemZ::getDisp20Opcode(Opcode);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">if</span> (Disp20Opcode &gt;= 0)</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;      <span class="keywordflow">return</span> Disp20Opcode;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="comment">// Check whether Opcode allows signed 20-bit displacements.</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a17cc0ecc83840b2e4f8c76252da98a58">SystemZII::Has20BitOffset</a>)</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      <span class="keywordflow">return</span> Opcode;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  }</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;}</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a2771a7ada3f8b72fbeb762f3f1f08161"> 1536</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a2771a7ada3f8b72fbeb762f3f1f08161">SystemZInstrInfo::getLoadAndTest</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">case</span> SystemZ::L:      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">SystemZ::LT</a>;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">case</span> SystemZ::LY:     <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">SystemZ::LT</a>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keywordflow">case</span> SystemZ::LG:     <span class="keywordflow">return</span> SystemZ::LTG;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">case</span> SystemZ::LGF:    <span class="keywordflow">return</span> SystemZ::LTGF;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordflow">case</span> SystemZ::LR:     <span class="keywordflow">return</span> SystemZ::LTR;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">case</span> SystemZ::LGFR:   <span class="keywordflow">return</span> SystemZ::LTGFR;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <span class="keywordflow">case</span> SystemZ::LGR:    <span class="keywordflow">return</span> SystemZ::LTGR;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordflow">case</span> SystemZ::LER:    <span class="keywordflow">return</span> SystemZ::LTEBR;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69baa0686bd3f7b2056b4fc76d2b4ec46e17">SystemZ::LDR</a>:    <span class="keywordflow">return</span> SystemZ::LTDBR;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">case</span> SystemZ::LXR:    <span class="keywordflow">return</span> SystemZ::LTXBR;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="keywordflow">case</span> SystemZ::LCDFR:  <span class="keywordflow">return</span> SystemZ::LCDBR;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <span class="keywordflow">case</span> SystemZ::LPDFR:  <span class="keywordflow">return</span> SystemZ::LPDBR;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">case</span> SystemZ::LNDFR:  <span class="keywordflow">return</span> SystemZ::LNDBR;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keywordflow">case</span> SystemZ::LCDFR_32:  <span class="keywordflow">return</span> SystemZ::LCEBR;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">case</span> SystemZ::LPDFR_32:  <span class="keywordflow">return</span> SystemZ::LPEBR;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">case</span> SystemZ::LNDFR_32:  <span class="keywordflow">return</span> SystemZ::LNEBR;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="comment">// On zEC12 we prefer to use RISBGN.  But if there is a chance to</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="comment">// actually use the condition code, we may turn it back into RISGB.</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="comment">// Note that RISBG is not really a &quot;load-and-test&quot; instruction,</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="comment">// but sets the same condition code values, so is OK to use here.</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">case</span> SystemZ::RISBGN: <span class="keywordflow">return</span> SystemZ::RISBG;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;  <span class="keywordflow">default</span>:              <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  }</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;}</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">// Return true if Mask matches the regexp 0*1+0*, given that zero masks</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">// have already been filtered out.  Store the first set bit in LSB and</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">// the number of set bits in Length if so.</span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="SystemZInstrInfo_8cpp.html#a3e19588af7bb024954d96a038acab2f0"> 1566</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SystemZInstrInfo_8cpp.html#a3e19588af7bb024954d96a038acab2f0">isStringOfOnes</a>(uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">unsigned</span> &amp;LSB, <span class="keywordtype">unsigned</span> &amp;Length) {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordtype">unsigned</span> First = <a class="code" href="namespacellvm.html#ae2214ece5575fb1cd26613d7a74fbde5">findFirstSet</a>(Mask);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  uint64_t Top = (Mask &gt;&gt; First) + 1;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="keywordflow">if</span> ((Top &amp; -Top) == Top) {</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    LSB = First;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    Length = <a class="code" href="namespacellvm.html#ae2214ece5575fb1cd26613d7a74fbde5">findFirstSet</a>(Top);</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  }</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;}</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#acc2af7b741c627c683a2ca2261a46d07"> 1577</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#acc2af7b741c627c683a2ca2261a46d07">SystemZInstrInfo::isRxSBGMask</a>(uint64_t <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">unsigned</span> BitSize,</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;                                   <span class="keywordtype">unsigned</span> &amp;Start, <span class="keywordtype">unsigned</span> &amp;End)<span class="keyword"> const </span>{</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <span class="comment">// Reject trivial all-zero masks.</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  Mask &amp;= <a class="code" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a>(BitSize);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keywordflow">if</span> (Mask == 0)</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="comment">// Handle the 1+0+ or 0+1+0* cases.  Start then specifies the index of</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="comment">// the msb and End specifies the index of the lsb.</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="keywordtype">unsigned</span> LSB, Length;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SystemZInstrInfo_8cpp.html#a3e19588af7bb024954d96a038acab2f0">isStringOfOnes</a>(Mask, LSB, Length)) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    Start = 63 - (LSB + Length - 1);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    End = 63 - LSB;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  }</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="comment">// Handle the wrap-around 1+0+1+ cases.  Start then specifies the msb</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <span class="comment">// of the low 1s and End specifies the lsb of the high 1s.</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="SystemZInstrInfo_8cpp.html#a3e19588af7bb024954d96a038acab2f0">isStringOfOnes</a>(Mask ^ <a class="code" href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a>(BitSize), LSB, Length)) {</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LSB &gt; 0 &amp;&amp; <span class="stringliteral">&quot;Bottom bit must be set&quot;</span>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LSB + Length &lt; BitSize &amp;&amp; <span class="stringliteral">&quot;Top bit must be set&quot;</span>);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    Start = 63 - (LSB - 1);</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    End = 63 - (LSB + Length);</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  }</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;}</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#abea26b91ad1ec3911a9843ac2027cc5e"> 1606</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#abea26b91ad1ec3911a9843ac2027cc5e">SystemZInstrInfo::getFusedCompare</a>(<span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                                           <a class="code" href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0f">SystemZII::FusedCompareType</a> <a class="code" href="classllvm_1_1Type.html">Type</a>,</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">case</span> SystemZ::CHI:</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <span class="keywordflow">case</span> SystemZ::CGHI:</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <span class="keywordflow">if</span> (!(MI &amp;&amp; <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())))</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLFI:</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLGFI:</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <span class="keywordflow">if</span> (!(MI &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())))</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <span class="keywordflow">case</span> SystemZ::CL:</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordflow">case</span> SystemZ::CLG:</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    <span class="keywordflow">if</span> (!STI.hasMiscellaneousExtensions())</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    <span class="keywordflow">if</span> (!(MI &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == 0))</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  }</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="keywordflow">switch</span> (Type) {</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa026a25fce1990e5e86da1a6b7bdadf23">SystemZII::CompareAndBranch</a>:</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    <span class="keywordflow">case</span> SystemZ::CR:</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      <span class="keywordflow">return</span> SystemZ::CRJ;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGR:</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGRJ;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="keywordflow">case</span> SystemZ::CHI:</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;      <span class="keywordflow">return</span> SystemZ::CIJ;</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGHI:</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGIJ;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLR:</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLRJ;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGR:</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGRJ;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLFI:</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLIJ;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGFI:</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGIJ;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    }</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fadb6800642a5d3bb7ef7074611772f651">SystemZII::CompareAndReturn</a>:</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <span class="keywordflow">case</span> SystemZ::CR:</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;      <span class="keywordflow">return</span> SystemZ::CRBReturn;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGR:</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGRBReturn;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">case</span> SystemZ::CHI:</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      <span class="keywordflow">return</span> SystemZ::CIBReturn;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGHI:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGIBReturn;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLR:</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLRBReturn;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGR:</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGRBReturn;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLFI:</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLIBReturn;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGFI:</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGIBReturn;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    }</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa7040e4db74b3382b359b69e8391729bd">SystemZII::CompareAndSibcall</a>:</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">case</span> SystemZ::CR:</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;      <span class="keywordflow">return</span> SystemZ::CRBCall;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGR:</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGRBCall;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keywordflow">case</span> SystemZ::CHI:</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;      <span class="keywordflow">return</span> SystemZ::CIBCall;</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGHI:</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGIBCall;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLR:</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLRBCall;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGR:</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGRBCall;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLFI:</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLIBCall;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGFI:</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGIBCall;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    }</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa8732ab1baec8524c5ed13a92f764aec8">SystemZII::CompareAndTrap</a>:</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">case</span> SystemZ::CR:</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      <span class="keywordflow">return</span> SystemZ::CRT;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGR:</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGRT;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    <span class="keywordflow">case</span> SystemZ::CHI:</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;      <span class="keywordflow">return</span> SystemZ::CIT;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordflow">case</span> SystemZ::CGHI:</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      <span class="keywordflow">return</span> SystemZ::CGIT;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLR:</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLRT;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGR:</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGRT;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLFI:</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLFIT;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLGFI:</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGIT;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">case</span> SystemZ::CL:</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLT;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keywordflow">case</span> SystemZ::CLG:</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      <span class="keywordflow">return</span> SystemZ::CLGT;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    }</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  }</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;}</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#a0b2b2bc925d1047b724f5cc76533fa44"> 1721</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#a0b2b2bc925d1047b724f5cc76533fa44">SystemZInstrInfo::getLoadAndTrap</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordflow">if</span> (!STI.hasLoadAndTrap())</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <span class="keywordflow">case</span> SystemZ::L:</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="keywordflow">case</span> SystemZ::LY:</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <span class="keywordflow">return</span> SystemZ::LAT;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="keywordflow">case</span> SystemZ::LG:</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    <span class="keywordflow">return</span> SystemZ::LGAT;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">case</span> SystemZ::LFH:</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    <span class="keywordflow">return</span> SystemZ::LFHAT;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLGF:</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    <span class="keywordflow">return</span> SystemZ::LLGFAT;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="keywordflow">case</span> SystemZ::LLGT:</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">return</span> SystemZ::LLGTAT;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  }</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;}</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#afc45f79c5209c1eb89dc79708ff46a6b"> 1740</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#afc45f79c5209c1eb89dc79708ff46a6b">SystemZInstrInfo::loadImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI,</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MBBI != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? MBBI-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">isInt&lt;16&gt;</a>(Value))</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    Opcode = SystemZ::LGHI;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#a5d1eeff3b678159f6f48d637f751190f">SystemZ::isImmLL</a>(Value))</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    Opcode = SystemZ::LLILL;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZ.html#a5fd6d77b3825963e249e2ab55a4391ad">SystemZ::isImmLH</a>(Value)) {</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    Opcode = SystemZ::LLILH;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    Value &gt;&gt;= 16;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">isInt&lt;32&gt;</a>(Value) &amp;&amp; <span class="stringliteral">&quot;Huge values not handled yet&quot;</span>);</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    Opcode = SystemZ::LGFI;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  }</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, MBBI, DL, <span class="keyword">get</span>(Opcode), Reg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Value);</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;}</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ac44d077f56e41c3aa6627697a530bff6"> 1759</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ac44d077f56e41c3aa6627697a530bff6">SystemZInstrInfo::verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;                                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &gt;= MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;MCOI = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="comment">// Addressing modes have register and immediate operands. Op should be a</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="comment">// register (or frame index) operand if MCOI.RegClass contains a valid</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="comment">// register class, or an immediate otherwise.</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;    <span class="keywordflow">if</span> (MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5">MCOI::OPERAND_MEMORY</a> &amp;&amp;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        ((MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> != -1 &amp;&amp; !Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !Op.<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) ||</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;         (MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> == -1 &amp;&amp; !Op.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()))) {</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;      ErrInfo = <span class="stringliteral">&quot;Addressing mode operands corrupt!&quot;</span>;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    }</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;}</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SystemZInstrInfo.html#ab357dab967cae539bb19a9aa0a101fed">SystemZInstrInfo::</a></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="classllvm_1_1SystemZInstrInfo.html#ab357dab967cae539bb19a9aa0a101fed"> 1782</a></span>&#160;<a class="code" href="classllvm_1_1SystemZInstrInfo.html#ab357dab967cae539bb19a9aa0a101fed">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="keywordflow">if</span> (!MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>() || !MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>())</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="comment">// If mem-operands show that the same address Value is used by both</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">// instructions, check for non-overlapping offsets and widths. Not</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="comment">// sure if a register based analysis would be an improvement...</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *MIa.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *MIb.<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *VALa = MMOa-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">getValue</a>();</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *VALb = MMOb-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">getValue</a>();</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="keywordtype">bool</span> SameVal = (VALa &amp;&amp; VALb &amp;&amp; (VALa == VALb));</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="keywordflow">if</span> (!SameVal) {</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *PSVa = MMOa-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a34e334cdd979d087dd61ec94a6119342">getPseudoValue</a>();</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *PSVb = MMOb-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a34e334cdd979d087dd61ec94a6119342">getPseudoValue</a>();</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="keywordflow">if</span> (PSVa &amp;&amp; PSVb &amp;&amp; (PSVa == PSVb))</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;      SameVal = <span class="keyword">true</span>;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  }</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">if</span> (SameVal) {</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="keywordtype">int</span> OffsetA = MMOa-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">getOffset</a>(), OffsetB = MMOb-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">getOffset</a>();</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <span class="keywordtype">int</span> WidthA = MMOa-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>(), WidthB = MMOb-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    <span class="keywordtype">int</span> LowOffset = OffsetA &lt; OffsetB ? OffsetA : OffsetB;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    <span class="keywordtype">int</span> HighOffset = OffsetA &lt; OffsetB ? OffsetB : OffsetA;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    <span class="keywordtype">int</span> LowWidth = (LowOffset == OffsetA) ? WidthA : WidthB;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    <span class="keywordflow">if</span> (LowOffset + LowWidth &lt;= HighOffset)</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  }</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;}</div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a28b825c91d72def7c69724ef60ec4142"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a28b825c91d72def7c69724ef60ec4142">transferMIFlag</a></div><div class="ttdeci">static void transferMIFlag(MachineInstr *OldMI, MachineInstr *NewMI, MachineInstr::MIFlag Flag)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00948">SystemZInstrInfo.cpp:948</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_afc45f79c5209c1eb89dc79708ff46a6b"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#afc45f79c5209c1eb89dc79708ff46a6b">llvm::SystemZInstrInfo::loadImmediate</a></div><div class="ttdeci">void loadImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned Reg, uint64_t Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01740">SystemZInstrInfo.cpp:1740</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2a04e5414dbed9f7f9a84deaf634e58f9e"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a04e5414dbed9f7f9a84deaf634e58f9e">llvm::SystemZII::HasIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00039">SystemZInstrInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a7ef5de5c7ceb8cd0ae6d00c115496ff9"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a7ef5de5c7ceb8cd0ae6d00c115496ff9">llvm::SystemZInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00566">SystemZInstrInfo.cpp:566</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ac266bb55016e51ee04a40cd1ad762612"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ac266bb55016e51ee04a40cd1ad762612">llvm::SystemZInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MBBI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01225">SystemZInstrInfo.cpp:1225</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a4d1daa31f8a8054d04b47c46dc5e136b"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a4d1daa31f8a8054d04b47c46dc5e136b">llvm::SystemZInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00445">SystemZInstrInfo.cpp:445</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">llvm::MachineInstr::MIFlag</a></div><div class="ttdeci">MIFlag</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00079">MachineInstr.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZMC_html_a18fa26b19f9bc15927d2c9f0536493f6"><div class="ttname"><a href="namespacellvm_1_1SystemZMC.html#a18fa26b19f9bc15927d2c9f0536493f6">llvm::SystemZMC::CallFrameSize</a></div><div class="ttdeci">const int64_t CallFrameSize</div><div class="ttdef"><b>Definition:</b> <a href="SystemZMCTargetDesc_8h_source.html#l00035">SystemZMCTargetDesc.h:35</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a33cd6b453d0cff16d25acb8d4c376316"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a33cd6b453d0cff16d25acb8d4c376316">llvm::SystemZII::BranchCG</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00092">SystemZInstrInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html_afaba64c80bb688826848948dd5d36de7"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html#afaba64c80bb688826848948dd5d36de7">llvm::SystemZII::Branch::hasMBBTarget</a></div><div class="ttdeci">bool hasMBBTarget()</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00130">SystemZInstrInfo.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a6647705670c9527fb86b317e624292d7"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a6647705670c9527fb86b317e624292d7">llvm::SystemZInstrInfo::SystemZInstrInfo</a></div><div class="ttdeci">SystemZInstrInfo(SystemZSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00058">SystemZInstrInfo.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html_ad707e3ca0681580796e0b6f55b372987"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html#ad707e3ca0681580796e0b6f55b372987">llvm::SystemZII::Branch::getMBBTarget</a></div><div class="ttdeci">MachineBasicBlock * getMBBTarget()</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00131">SystemZInstrInfo.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_adc07bb97ac4dbfde3dd579d8e8e6ef0fa026a25fce1990e5e86da1a6b7bdadf23"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa026a25fce1990e5e86da1a6b7bdadf23">llvm::SystemZII::CompareAndBranch</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00141">SystemZInstrInfo.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_aae1deb4adeb6edcf96cc542d94fc797c"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#aae1deb4adeb6edcf96cc542d94fc797c">llvm::SystemZInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00516">SystemZInstrInfo.cpp:516</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="SystemZ_8h_html"><div class="ttname"><a href="SystemZ_8h.html">SystemZ.h</a></div></div>
<div class="ttc" id="SystemZSubtarget_8h_html"><div class="ttname"><a href="SystemZSubtarget_8h.html">SystemZSubtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZSubtarget_html_adf323597b756ed501802b6f2a73fcbc0"><div class="ttname"><a href="classllvm_1_1SystemZSubtarget.html#adf323597b756ed501802b6f2a73fcbc0">llvm::SystemZSubtarget::hasLoadStoreOnCond</a></div><div class="ttdeci">bool hasLoadStoreOnCond() const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZSubtarget_8h_source.html#l00120">SystemZSubtarget.h:120</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d36cda52051a488c32ce196700e5c9b"><div class="ttname"><a href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">llvm::isInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 8 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00339">MathExtras.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ad5ed15aa533c184448f1ad7976a36729"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ad5ed15aa533c184448f1ad7976a36729">llvm::SystemZInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00766">SystemZInstrInfo.cpp:766</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a1d0ccb7328cb6e8799b1e0890fa64f92"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a1d0ccb7328cb6e8799b1e0890fa64f92">llvm::SystemZInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00683">SystemZInstrInfo.cpp:683</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="namespacellvm_html_a4c325dfb28ee59541a0c1aef2e66c80f"><div class="ttname"><a href="namespacellvm.html#a4c325dfb28ee59541a0c1aef2e66c80f">llvm::isInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 16 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00342">MathExtras.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_abe34fd8c2bc3f7bfdc7b91fde563c88a"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#abe34fd8c2bc3f7bfdc7b91fde563c88a">llvm::SystemZInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00320">SystemZInstrInfo.cpp:320</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html_a14ee3d4c2dd610bc2ae09639f44e4b77"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html#a14ee3d4c2dd610bc2ae09639f44e4b77">llvm::SystemZII::Branch::CCMask</a></div><div class="ttdeci">unsigned CCMask</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00123">SystemZInstrInfo.h:123</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_a85e05170e3e584f721ea86c6b04edaba"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a85e05170e3e584f721ea86c6b04edaba">llvm::SystemZ::CCMASK_ICMP</a></div><div class="ttdeci">const unsigned CCMASK_ICMP</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00046">SystemZ.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_afd3a31cde29e70e208055c76fc41bd9a"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#afd3a31cde29e70e208055c76fc41bd9a">llvm::SystemZInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00718">SystemZInstrInfo.cpp:718</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">llvm::AArch64ISD::STG</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00273">AArch64ISelLowering.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a2516191084c5c172bd475c49b0a2e50d"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a2516191084c5c172bd475c49b0a2e50d">llvm::SystemZInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00608">SystemZInstrInfo.cpp:608</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea6d440313d2fc4fe1aefe580a1ebca98c"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea6d440313d2fc4fe1aefe580a1ebca98c">llvm::SystemZISD::IPM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00151">SystemZISelLowering.h:151</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a5d77a8fabb99d5190449ddc18c55e933"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a5d77a8fabb99d5190449ddc18c55e933">allOnes</a></div><div class="ttdeci">static uint64_t allOnes(unsigned int Count)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00051">SystemZInstrInfo.cpp:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a6829ff090c767b553f2390e0785adf4a"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a6829ff090c767b553f2390e0785adf4a">llvm::MachineMemOperand::isAtomic</a></div><div class="ttdeci">bool isAtomic() const</div><div class="ttdoc">Returns true if this operation has an atomic ordering requirement of unordered or higher...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00267">MachineMemOperand.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac421fe6513e43aedbba712e4a981744e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac421fe6513e43aedbba712e4a981744e">llvm::MachineBasicBlock::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">This method unlinks &amp;#39;this&amp;#39; from the containing function and deletes it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01188">MachineBasicBlock.cpp:1188</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ac44d077f56e41c3aa6627697a530bff6"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ac44d077f56e41c3aa6627697a530bff6">llvm::SystemZInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01759">SystemZInstrInfo.cpp:1759</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a11b78aceef1db7dddc7ca575c395ddaf"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11b78aceef1db7dddc7ca575c395ddaf">llvm::LiveIntervals::getVNInfoAllocator</a></div><div class="ttdeci">VNInfo::Allocator &amp; getVNInfoAllocator()</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00284">LiveIntervals.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_adc07bb97ac4dbfde3dd579d8e8e6ef0fa8732ab1baec8524c5ed13a92f764aec8"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa8732ab1baec8524c5ed13a92f764aec8">llvm::SystemZII::CompareAndTrap</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00150">SystemZInstrInfo.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1LanaiISD_html_aebeda8571d76edebe8c50a690d91c3f5aa3913d4b5d42464ad035b5527e59c7a7"><div class="ttname"><a href="namespacellvm_1_1LanaiISD.html#aebeda8571d76edebe8c50a690d91c3f5aa3913d4b5d42464ad035b5527e59c7a7">llvm::LanaiISD::ADJDYNALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="LanaiISelLowering_8h_source.html#l00027">LanaiISelLowering.h:27</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_ae5f9a068481ad71a11530e3daeb0af5f"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#ae5f9a068481ad71a11530e3daeb0af5f">llvm::SlotIndexes::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the base index for the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00385">SlotIndexes.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html_a092aecfe18d72ab7e07b1f4f4f443fac"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html#a092aecfe18d72ab7e07b1f4f4f443fac">llvm::SystemZII::Branch::CCValid</a></div><div class="ttdeci">unsigned CCValid</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00120">SystemZInstrInfo.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a2771a7ada3f8b72fbeb762f3f1f08161"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a2771a7ada3f8b72fbeb762f3f1f08161">llvm::SystemZInstrInfo::getLoadAndTest</a></div><div class="ttdeci">unsigned getLoadAndTest(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01536">SystemZInstrInfo.cpp:1536</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5c795cebe61a68d38beaae776770eeb0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5c795cebe61a68d38beaae776770eeb0">llvm::MachineOperand::getSymbolName</a></div><div class="ttdeci">const char * getSymbolName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00606">MachineOperand.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a1d07cda64e7150bb7f330057c41a2965"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a1d07cda64e7150bb7f330057c41a2965">llvm::MachineMemOperand::isVolatile</a></div><div class="ttdeci">bool isVolatile() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00260">MachineMemOperand.h:260</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a0b2b2bc925d1047b724f5cc76533fa44"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a0b2b2bc925d1047b724f5cc76533fa44">llvm::SystemZInstrInfo::getLoadAndTrap</a></div><div class="ttdeci">unsigned getLoadAndTrap(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01721">SystemZInstrInfo.cpp:1721</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_adc07bb97ac4dbfde3dd579d8e8e6ef0fa7040e4db74b3382b359b69e8391729bd"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fa7040e4db74b3382b359b69e8391729bd">llvm::SystemZII::CompareAndSibcall</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00147">SystemZInstrInfo.h:147</a></div></div>
<div class="ttc" id="classSystemZGenInstrInfo_html"><div class="ttname"><a href="classSystemZGenInstrInfo.html">SystemZGenInstrInfo</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69baa0686bd3f7b2056b4fc76d2b4ec46e17"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69baa0686bd3f7b2056b4fc76d2b4ec46e17">llvm::MipsISD::LDR</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00252">MipsISelLowering.h:252</a></div></div>
<div class="ttc" id="SystemZInstrBuilder_8h_html"><div class="ttname"><a href="SystemZInstrBuilder_8h.html">SystemZInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a1974be33e69e1cda7a0d2e6da445c12d"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a1974be33e69e1cda7a0d2e6da445c12d">llvm::SystemZInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00477">SystemZInstrInfo.cpp:477</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a85ee30c33ec729f12da52e3accbf7078">llvm::SystemZII::Is128Bit</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00040">SystemZInstrInfo.h:40</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a3aed82f5ec1ecfee61ccfaa26281e5a1"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a3aed82f5ec1ecfee61ccfaa26281e5a1">interpretAndImmediate</a></div><div class="ttdeci">static LogicOp interpretAndImmediate(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00925">SystemZInstrInfo.cpp:925</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a22d69db083586b832d9c962f7aa53b43"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a22d69db083586b832d9c962f7aa53b43">llvm::SystemZII::BranchCL</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00088">SystemZInstrInfo.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ab8f0247c0ca54fee0b89463f308bae04"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ab8f0247c0ca54fee0b89463f308bae04">llvm::SystemZInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00471">SystemZInstrInfo.cpp:471</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_ade9944e1adfb7c602c387d072a76d174"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#ade9944e1adfb7c602c387d072a76d174">llvm::SystemZ::isHighReg</a></div><div class="ttdeci">bool isHighReg(unsigned int Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZRegisterInfo_8h_source.html#l00034">SystemZRegisterInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a39a8045b383dfb2b62ab5b3b64964268"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a39a8045b383dfb2b62ab5b3b64964268">llvm::SystemZInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00672">SystemZInstrInfo.cpp:672</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2a17cc0ecc83840b2e4f8c76252da98a58"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a17cc0ecc83840b2e4f8c76252da98a58">llvm::SystemZII::Has20BitOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00038">SystemZInstrInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_a56f5d98f2d53e513dc3f8833d4dd4b39"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a56f5d98f2d53e513dc3f8833d4dd4b39">llvm::SystemZ::CCMASK_ANY</a></div><div class="ttdeci">const unsigned CCMASK_ANY</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00030">SystemZ.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a359237c780f7c8e40645575826da8a3c">llvm::MCID::Branch</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00149">MCInstrDesc.h:149</a></div></div>
<div class="ttc" id="BranchProbability_8h_html"><div class="ttname"><a href="BranchProbability_8h.html">BranchProbability.h</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_ac6b3ab021f60b6ac03c231bb3898193b"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#ac6b3ab021f60b6ac03c231bb3898193b">llvm::SystemZ::getTwoOperandOpcode</a></div><div class="ttdeci">int getTwoOperandOpcode(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZSubtarget_html_acabdd302a011ff1fd04fa08e661d2ed2"><div class="ttname"><a href="classllvm_1_1SystemZSubtarget.html#acabdd302a011ff1fd04fa08e661d2ed2">llvm::SystemZSubtarget::hasMiscellaneousExtensions3</a></div><div class="ttdeci">bool hasMiscellaneousExtensions3() const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZSubtarget_8h_source.html#l00219">SystemZSubtarget.h:219</a></div></div>
<div class="ttc" id="namespacellvm_html_aa3a1f79eb5e89f41ad5a3d8e9b2a367a"><div class="ttname"><a href="namespacellvm.html#aa3a1f79eb5e89f41ad5a3d8e9b2a367a">llvm::getUndefRegState</a></div><div class="ttdeci">unsigned getUndefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00482">MachineInstrBuilder.h:482</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00450">MachineFrameInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a3e7bad47b8a800607f8e872e3305f878"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a3e7bad47b8a800607f8e872e3305f878">llvm::SystemZInstrInfo::isStackSlotCopy</a></div><div class="ttdeci">bool isStackSlotCopy(const MachineInstr &amp;MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00330">SystemZInstrInfo.cpp:330</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a4258d794235c7a408b3f52e5e4ef7159"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a4258d794235c7a408b3f52e5e4ef7159">llvm::LiveRange::createDeadDef</a></div><div class="ttdeci">VNInfo * createDeadDef(SlotIndex Def, VNInfo::Allocator &amp;VNIAlloc)</div><div class="ttdoc">createDeadDef - Make sure the range has a value defined at Def. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00370">LiveInterval.cpp:370</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00633">MachineFunction.h:633</a></div></div>
<div class="ttc" id="namespacellvm_html_aac57d4100e9a9d02522fbd724568397d"><div class="ttname"><a href="namespacellvm.html#aac57d4100e9a9d02522fbd724568397d">llvm::getKillRegState</a></div><div class="ttdeci">unsigned getKillRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00476">MachineInstrBuilder.h:476</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa7e43fc5b201a1cc5b2b0f1f72963dd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa7e43fc5b201a1cc5b2b0f1f72963dd2">llvm::MachineOperand::ChangeToImmediate</a></div><div class="ttdeci">void ChangeToImmediate(int64_t ImmVal)</div><div class="ttdoc">ChangeToImmediate - Replace this operand with a new immediate operand of the specified value...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00154">MachineOperand.cpp:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a152bcf1324cf8cd743a20c879a77de5b"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a152bcf1324cf8cd743a20c879a77de5b">llvm::MachineMemOperand::getValue</a></div><div class="ttdeci">const Value * getValue() const</div><div class="ttdoc">Return the base address of the memory access. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00200">MachineMemOperand.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a89d302e9b09c832b934b98dc4885913d"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a89d302e9b09c832b934b98dc4885913d">llvm::SystemZInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned CommuteOpIdx1, unsigned CommuteOpIdx2) const override</div><div class="ttdoc">Commutes the operands in the given instruction by changing the operands order and/or changing the ins...</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00272">SystemZInstrInfo.cpp:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a5ca5271373c1f78344164c0abbcb2bbc"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a5ca5271373c1f78344164c0abbcb2bbc">llvm::SystemZII::BranchCLG</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00096">SystemZInstrInfo.h:96</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00157">TargetInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a24181d1b7cdfbb8fd9710139d861ca6c"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a24181d1b7cdfbb8fd9710139d861ca6c">transferDeadCC</a></div><div class="ttdeci">static void transferDeadCC(MachineInstr *OldMI, MachineInstr *NewMI)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00940">SystemZInstrInfo.cpp:940</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5be7fb35e0f523af6c939fba303403df">llvm::ISD::BR</a></div><div class="ttdoc">Control flow instructions. These all have token chains. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00687">ISDOpcodes.h:687</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00379">MathExtras.h:379</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a2dcfddf1d961d1078efcde12bb57b149"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a2dcfddf1d961d1078efcde12bb57b149">llvm::SystemZII::BranchNormal</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00080">SystemZInstrInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_aac0ea55010b7b1a301e65a0baea057aa"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#aac0ea55010b7b1a301e65a0baea057aa">llvm::SmallVectorImpl::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00339">SmallVector.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_ae0af5baf6b54beb9418262790e305cec"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#ae0af5baf6b54beb9418262790e305cec">llvm::SystemZII::getAccessSize</a></div><div class="ttdeci">static unsigned getAccessSize(unsigned int Flags)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00053">SystemZInstrInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a586262a958ca1593548855334ba99a12"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a586262a958ca1593548855334ba99a12">llvm::MachineInstr::isCompare</a></div><div class="ttdeci">bool isCompare(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a comparison. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00743">MachineInstr.h:743</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a400c0b88110521ad1de258a7885d9038"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">llvm::LiveRange::liveAt</a></div><div class="ttdeci">bool liveAt(SlotIndex index) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00392">LiveInterval.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a20d2c679ddf4398a089a4761018346cf"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a20d2c679ddf4398a089a4761018346cf">llvm::SystemZInstrInfo::getOpcodeForOffset</a></div><div class="ttdeci">unsigned getOpcodeForOffset(unsigned Opcode, int64_t Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01509">SystemZInstrInfo.cpp:1509</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2a5fc978e8d030d8f95fa8d1cf020cc37c"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2a5fc978e8d030d8f95fa8d1cf020cc37c">llvm::SystemZII::SimpleBDXLoad</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00036">SystemZInstrInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aba86b0738c2ab2a52688b846c45bfe59"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aba86b0738c2ab2a52688b846c45bfe59">llvm::MachineInstr::setFlag</a></div><div class="ttdeci">void setFlag(MIFlag Flag)</div><div class="ttdoc">Set a MI flag. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00317">MachineInstr.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa8d1d8d88835b75b05b14ab774785e8a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa8d1d8d88835b75b05b14ab774785e8a">llvm::MachineBasicBlock::succ_empty</a></div><div class="ttdeci">bool succ_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00295">MachineBasicBlock.h:295</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9ad70dffa73dcf15ca0495024b92a4c3"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9ad70dffa73dcf15ca0495024b92a4c3">llvm::MachineInstrBuilder::addRegMask</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addRegMask(const uint32_t *Mask) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00188">MachineInstrBuilder.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_aa75382918b52894baaa0bae164848139"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#aa75382918b52894baaa0bae164848139">llvm::SystemZInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00712">SystemZInstrInfo.cpp:712</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a34e334cdd979d087dd61ec94a6119342"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a34e334cdd979d087dd61ec94a6119342">llvm::MachineMemOperand::getPseudoValue</a></div><div class="ttdeci">const PseudoSourceValue * getPseudoValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00202">MachineMemOperand.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZSubtarget_html"><div class="ttname"><a href="classllvm_1_1SystemZSubtarget.html">llvm::SystemZSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZSubtarget_8h_source.html#l00033">SystemZSubtarget.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a968f33165430f95099556df970a6336a">llvm::AArch64CC::LT</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00247">AArch64BaseInfo.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a03258ce69ceadb08e189389468f7fd0a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a03258ce69ceadb08e189389468f7fd0a">llvm::MachineInstrBuilder::addFrameIndex</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addFrameIndex(int Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00143">MachineInstrBuilder.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ad33da3845fd04dc18b40f1c2737b2bef"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ad33da3845fd04dc18b40f1c2737b2bef">llvm::SystemZInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIdx, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00886">SystemZInstrInfo.cpp:886</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_a5fd6d77b3825963e249e2ab55a4391ad"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a5fd6d77b3825963e249e2ab55a4391ad">llvm::SystemZ::isImmLH</a></div><div class="ttdeci">static bool isImmLH(uint64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00165">SystemZ.h:165</a></div></div>
<div class="ttc" id="namespacellvm_html_ae2214ece5575fb1cd26613d7a74fbde5"><div class="ttname"><a href="namespacellvm.html#ae2214ece5575fb1cd26613d7a74fbde5">llvm::findFirstSet</a></div><div class="ttdeci">T findFirstSet(T Val, ZeroBehavior ZB=ZB_Max)</div><div class="ttdoc">Get the index of the first set bit starting from the least significant bit. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00239">MathExtras.h:239</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_adc07bb97ac4dbfde3dd579d8e8e6ef0fadb6800642a5d3bb7ef7074611772f651"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0fadb6800642a5d3bb7ef7074611772f651">llvm::SystemZII::CompareAndReturn</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00144">SystemZInstrInfo.h:144</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518aefc960a99fa4cefc28a0ea76de0a0535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518aefc960a99fa4cefc28a0ea76de0a0535">llvm::MachineInstr::NoSWrap</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00103">MachineInstr.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a56b7fed94faeb5bc67ee2b71608d2665"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a56b7fed94faeb5bc67ee2b71608d2665">llvm::MachineInstr::getNumExplicitOperands</a></div><div class="ttdeci">unsigned getNumExplicitOperands() const</div><div class="ttdoc">Returns the number of non-implicit operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00699">MachineInstr.cpp:699</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_adc07bb97ac4dbfde3dd579d8e8e6ef0f"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#adc07bb97ac4dbfde3dd579d8e8e6ef0f">llvm::SystemZII::FusedCompareType</a></div><div class="ttdeci">FusedCompareType</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00139">SystemZInstrInfo.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7ee93f7417bb2c7fb2355ee530a22d5a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7ee93f7417bb2c7fb2355ee530a22d5a">llvm::MachineInstr::findRegisterDefOperand</a></div><div class="ttdeci">MachineOperand * findRegisterDefOperand(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Wrapper for findRegisterDefOperandIdx, it returns a pointer to the MachineOperand rather than an inde...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01276">MachineInstr.h:1276</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a8ac2fd9dd204baa8764569393b47228e"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a8ac2fd9dd204baa8764569393b47228e">llvm::SystemZII::BranchCT</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00100">SystemZInstrInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="namespacellvm_html_ad73248c76f67b663abacff7aff17fd2c"><div class="ttname"><a href="namespacellvm.html#ad73248c76f67b663abacff7aff17fd2c">llvm::addFrameReference</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; addFrameReference(const MachineInstrBuilder &amp;MIB, int FI, int Offset=0, bool mem=true)</div><div class="ttdoc">addFrameReference - This function is used to add a reference to the base of an abstract object on the...</div><div class="ttdef"><b>Definition:</b> <a href="PPCInstrBuilder_8h_source.html#l00032">PPCInstrBuilder.h:32</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8aa4791d10520d6ba17bb2e47313ef90d6"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8aa4791d10520d6ba17bb2e47313ef90d6">llvm::SystemZII::BranchCTG</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00104">SystemZInstrInfo.h:104</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ab357dab967cae539bb19a9aa0a101fed"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ab357dab967cae539bb19a9aa0a101fed">llvm::SystemZInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01782">SystemZInstrInfo.cpp:1782</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a10b001a3619e52b63e873cab3609c19e"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">llvm::LiveVariables::replaceKillInstruction</a></div><div class="ttdeci">void replaceKillInstruction(unsigned Reg, MachineInstr &amp;OldMI, MachineInstr &amp;NewMI)</div><div class="ttdoc">replaceKillInstruction - Update register kill info by replacing a kill instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00681">LiveVariables.cpp:681</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="namespacellvm_html_a3c06dd4f7f2b68acd70b64194485b09d"><div class="ttname"><a href="namespacellvm.html#a3c06dd4f7f2b68acd70b64194485b09d">llvm::isInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 32 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00345">MathExtras.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8af321fb8867e2a07a2dfc7448cac366cd"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8af321fb8867e2a07a2dfc7448cac366cd">llvm::SystemZII::BranchC</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00084">SystemZInstrInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ac50604920b4866e09017dfff36632593"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ac50604920b4866e09017dfff36632593">llvm::MachineFrameInfo::getMaxCallFrameSize</a></div><div class="ttdeci">unsigned getMaxCallFrameSize() const</div><div class="ttdoc">Return the maximum size of a call frame that must be allocated for an outgoing function call...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00623">MachineFrameInfo.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac485421b5fcb9454ea64e74f6396a810"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac485421b5fcb9454ea64e74f6396a810">llvm::MachineFunction::CloneMachineInstr</a></div><div class="ttdeci">MachineInstr * CloneMachineInstr(const MachineInstr *Orig)</div><div class="ttdoc">Create a new MachineInstr which is a copy of Orig, identical in all ways except the instruction has n...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00351">MachineFunction.cpp:351</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a3e19588af7bb024954d96a038acab2f0"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a3e19588af7bb024954d96a038acab2f0">isStringOfOnes</a></div><div class="ttdeci">static bool isStringOfOnes(uint64_t Mask, unsigned &amp;LSB, unsigned &amp;Length)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01566">SystemZInstrInfo.cpp:1566</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_af9311488b2dcfef0f4672d555f9677f2aa16c8f6d3965371d36bb292a28f60147"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#af9311488b2dcfef0f4672d555f9677f2aa16c8f6d3965371d36bb292a28f60147">llvm::SystemZII::SimpleBDXStore</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00037">SystemZInstrInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a47760ffd22a82283df0f5da521feca2a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a47760ffd22a82283df0f5da521feca2a">llvm::MachineInstrBuilder::addMemOperand</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMemOperand(MachineMemOperand *MMO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00193">MachineInstrBuilder.h:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="LiveVariables_8h_html"><div class="ttname"><a href="LiveVariables_8h.html">LiveVariables.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_ac3393456d140e6fdf882fb8020470559"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#ac3393456d140e6fdf882fb8020470559">llvm::SystemZ::CCMASK_CMP_NE</a></div><div class="ttdeci">const unsigned CCMASK_CMP_NE</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00037">SystemZ.h:37</a></div></div>
<div class="ttc" id="SystemZMCTargetDesc_8h_html"><div class="ttname"><a href="SystemZMCTargetDesc_8h.html">SystemZMCTargetDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ae3c4a887a6c546b004b20132138517fd"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ae3c4a887a6c546b004b20132138517fd">llvm::SystemZInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00954">SystemZInstrInfo.cpp:954</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_abd85c9d7c51eb515a550069e9ad9445e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#abd85c9d7c51eb515a550069e9ad9445e">llvm::MachineBasicBlock::isLayoutSuccessor</a></div><div class="ttdeci">bool isLayoutSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB will be emitted immediately after this block, such that if this bloc...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00821">MachineBasicBlock.cpp:821</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a241be1469eeaecff6550f375c7ce9846"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a241be1469eeaecff6550f375c7ce9846">llvm::MachineOperand::getRegMask</a></div><div class="ttdeci">const uint32_t * getRegMask() const</div><div class="ttdoc">getRegMask - Returns a bit mask of registers preserved by this RegMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00628">MachineOperand.h:628</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis. </div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00036">PseudoSourceValue.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html_a1040d805bdc3dac729408dd72e7a9bb4"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html#a1040d805bdc3dac729408dd72e7a9bb4">llvm::SystemZII::Branch::Type</a></div><div class="ttdeci">BranchType Type</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00117">SystemZInstrInfo.h:117</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a3ad620e00141aa8b68ae6a1634fc00d5"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a3ad620e00141aa8b68ae6a1634fc00d5">isSimpleMove</a></div><div class="ttdeci">static int isSimpleMove(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00309">SystemZInstrInfo.cpp:309</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_afba952a08e31f7041ff036afdd8d3aa1"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#afba952a08e31f7041ff036afdd8d3aa1">llvm::SystemZInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00533">SystemZInstrInfo.cpp:533</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ac827391395217f7c7fa3207316faf028"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ac827391395217f7c7fa3207316faf028">llvm::SystemZInstrInfo::getLoadStoreOpcodes</a></div><div class="ttdeci">void getLoadStoreOpcodes(const TargetRegisterClass *RC, unsigned &amp;LoadOpcode, unsigned &amp;StoreOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01466">SystemZInstrInfo.cpp:1466</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ead36cb2203fdbacca879ada09db0b0a85"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ead36cb2203fdbacca879ada09db0b0a85">llvm::SystemZISD::MVC</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00117">SystemZISelLowering.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_a4c2125b3c274c53648d92976315fb9e1"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#a4c2125b3c274c53648d92976315fb9e1">llvm::SystemZInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01404">SystemZInstrInfo.cpp:1404</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00081">MCInstrDesc.h:81</a></div></div>
<div class="ttc" id="classbool_html"><div class="ttname"><a href="classbool.html">bool</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8ab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00048">MachineInstrBuilder.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_abea26b91ad1ec3911a9843ac2027cc5e"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#abea26b91ad1ec3911a9843ac2027cc5e">llvm::SystemZInstrInfo::getFusedCompare</a></div><div class="ttdeci">unsigned getFusedCompare(unsigned Opcode, SystemZII::FusedCompareType Type, const MachineInstr *MI=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01606">SystemZInstrInfo.cpp:1606</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZSubtarget_html_a7847980253ef4ec65dbc1d2e6b21b388"><div class="ttname"><a href="classllvm_1_1SystemZSubtarget.html#a7847980253ef4ec65dbc1d2e6b21b388">llvm::SystemZSubtarget::hasVector</a></div><div class="ttdeci">bool hasVector() const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZSubtarget_8h_source.html#l00189">SystemZSubtarget.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8cpp_html_a176521d306dd1718d7b5785457df1f6f"><div class="ttname"><a href="SystemZInstrInfo_8cpp.html#a176521d306dd1718d7b5785457df1f6f">isSimpleBD12Move</a></div><div class="ttdeci">static bool isSimpleBD12Move(const MachineInstr *MI, unsigned Flag)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00902">SystemZInstrInfo.cpp:902</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85a7289f7156c17c31399fe5226bf556781">llvm::ARM_MB::LD</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00072">ARMBaseInfo.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00054">MachineInstrBuilder.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_aaedf1d3001470af7cdb616868c247ffe"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">llvm::LiveIntervals::getSlotIndexes</a></div><div class="ttdeci">SlotIndexes * getSlotIndexes() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00211">LiveIntervals.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a544a7d98a1211395b7bc5c70af0819c5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a544a7d98a1211395b7bc5c70af0819c5">llvm::MachineInstr::registerDefIsDead</a></div><div class="ttdeci">bool registerDefIsDead(Register Reg, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns true if the register is dead in this machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01233">MachineInstr.h:1233</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab969e7d43eb37a0398b5ded23bccc136">llvm::ISD::INLINEASM_BR</a></div><div class="ttdoc">INLINEASM_BR - Terminator version of inline asm. Used by asm-goto. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00728">ISDOpcodes.h:728</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a5416d9f1bd5f533efddadf17d713e469">llvm::MCID::Return</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00144">MCInstrDesc.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_aabf36691d1f42a89ca0b9d26e1d8eddd"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#aabf36691d1f42a89ca0b9d26e1d8eddd">llvm::SystemZInstrInfo::getBranchInfo</a></div><div class="ttdeci">SystemZII::Branch getBranchInfo(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01414">SystemZInstrInfo.cpp:1414</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_afa0fb135809edd33ea2b3d0497aa610c"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">llvm::MachineMemOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">For normal values, this is a byte offset added to the base address. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00216">MachineMemOperand.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da777022119f804325c388f44ccd8524e5">llvm::MCOI::OPERAND_MEMORY</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00052">MCInstrDesc.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_afa68867e0d5d04298782e0548047244d"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#afa68867e0d5d04298782e0548047244d">llvm::SystemZInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00353">SystemZInstrInfo.cpp:353</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_ade2130710c2d0d086e0e4c96e8e8c601"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#ade2130710c2d0d086e0e4c96e8e8c601">llvm::SystemZInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00871">SystemZInstrInfo.cpp:871</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_a5d1eeff3b678159f6f48d637f751190f"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a5d1eeff3b678159f6f48d637f751190f">llvm::SystemZ::isImmLL</a></div><div class="ttdeci">static bool isImmLL(uint64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00160">SystemZ.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_acc2af7b741c627c683a2ca2261a46d07"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#acc2af7b741c627c683a2ca2261a46d07">llvm::SystemZInstrInfo::isRxSBGMask</a></div><div class="ttdeci">bool isRxSBGMask(uint64_t Mask, unsigned BitSize, unsigned &amp;Start, unsigned &amp;End) const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01577">SystemZInstrInfo.cpp:1577</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZII_1_1Branch_html"><div class="ttname"><a href="classllvm_1_1SystemZII_1_1Branch.html">llvm::SystemZII::Branch</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00111">SystemZInstrInfo.h:111</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZ_html_a739201f9c14177326c5b3dd889dc51a5"><div class="ttname"><a href="namespacellvm_1_1SystemZ.html#a739201f9c14177326c5b3dd889dc51a5">llvm::SystemZ::IPM_CC</a></div><div class="ttdeci">const unsigned IPM_CC</div><div class="ttdef"><b>Definition:</b> <a href="SystemZ_8h_source.html#l00111">SystemZ.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_af3524773747ed9e90b586d5e6752e1c2"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#af3524773747ed9e90b586d5e6752e1c2">llvm::SystemZInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l01003">SystemZInstrInfo.cpp:1003</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZSubtarget_html_a0a1fff03aadbfcce69fee80a96b2d4cc"><div class="ttname"><a href="classllvm_1_1SystemZSubtarget.html#a0a1fff03aadbfcce69fee80a96b2d4cc">llvm::SystemZSubtarget::hasLoadStoreOnCond2</a></div><div class="ttdeci">bool hasLoadStoreOnCond2() const</div><div class="ttdef"><b>Definition:</b> <a href="SystemZSubtarget_8h_source.html#l00123">SystemZSubtarget.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SystemZInstrInfo_html_af9a49441e8eaa8efd2640f8956fcd979"><div class="ttname"><a href="classllvm_1_1SystemZInstrInfo.html#af9a49441e8eaa8efd2640f8956fcd979">llvm::SystemZInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8cpp_source.html#l00325">SystemZInstrInfo.cpp:325</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="SystemZInstrInfo_8h_html"><div class="ttname"><a href="SystemZInstrInfo_8h.html">SystemZInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a33365204be9cb132de322e3713253b57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">llvm::MachineInstr::getFlag</a></div><div class="ttdeci">bool getFlag(MIFlag Flag) const</div><div class="ttdoc">Return whether an MI flag is set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00312">MachineInstr.h:312</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7961501e56424e3a7e21d34d6e109461"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7961501e56424e3a7e21d34d6e109461">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00908">MachineInstr.h:908</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_afd1840a8e04214d75dc4e3afd74673b4"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afd1840a8e04214d75dc4e3afd74673b4">llvm::LiveIntervals::getRegUnit</a></div><div class="ttdeci">LiveRange &amp; getRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00393">LiveIntervals.h:393</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZII_html_a9e91cc8ecd5e72d7a09551a65e935ac8a28217bf9a8fb2bf00325d54d8c46dc52"><div class="ttname"><a href="namespacellvm_1_1SystemZII.html#a9e91cc8ecd5e72d7a09551a65e935ac8a28217bf9a8fb2bf00325d54d8c46dc52">llvm::SystemZII::AsmGoto</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZInstrInfo_8h_source.html#l00107">SystemZInstrInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa37e31e5df481d2f8a6f9f022886cf5e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa37e31e5df481d2f8a6f9f022886cf5e">llvm::MachineInstr::tieOperands</a></div><div class="ttdeci">void tieOperands(unsigned DefIdx, unsigned UseIdx)</div><div class="ttdoc">Add a tie between the register operands at DefIdx and UseIdx. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01050">MachineInstr.cpp:1050</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:46 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
