<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p10" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_10{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_10{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t3_10{left:83px;bottom:1069px;letter-spacing:-0.76px;}
#t4_10{left:83px;bottom:973px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_10{left:497px;bottom:973px;letter-spacing:0.08px;}
#t6_10{left:836px;bottom:973px;letter-spacing:0.18px;}
#t7_10{left:83px;bottom:955px;letter-spacing:0.12px;}
#t8_10{left:395px;bottom:955px;letter-spacing:0.08px;}
#t9_10{left:836px;bottom:955px;letter-spacing:0.18px;}
#ta_10{left:83px;bottom:936px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tb_10{left:416px;bottom:936px;letter-spacing:0.08px;}
#tc_10{left:836px;bottom:936px;letter-spacing:0.18px;}
#td_10{left:83px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.01px;}
#te_10{left:369px;bottom:918px;letter-spacing:0.08px;}
#tf_10{left:836px;bottom:918px;letter-spacing:0.18px;}
#tg_10{left:83px;bottom:900px;letter-spacing:0.12px;}
#th_10{left:340px;bottom:900px;letter-spacing:0.08px;}
#ti_10{left:836px;bottom:900px;letter-spacing:0.18px;}
#tj_10{left:83px;bottom:881px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tk_10{left:471px;bottom:881px;letter-spacing:0.08px;}
#tl_10{left:836px;bottom:881px;letter-spacing:0.18px;}
#tm_10{left:83px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_10{left:454px;bottom:863px;letter-spacing:0.08px;}
#to_10{left:836px;bottom:863px;letter-spacing:0.18px;}
#tp_10{left:83px;bottom:845px;letter-spacing:0.12px;}
#tq_10{left:280px;bottom:845px;letter-spacing:0.08px;}
#tr_10{left:836px;bottom:845px;letter-spacing:0.18px;}
#ts_10{left:83px;bottom:826px;letter-spacing:0.12px;word-spacing:0.01px;}
#tt_10{left:484px;bottom:826px;letter-spacing:0.08px;}
#tu_10{left:836px;bottom:826px;letter-spacing:0.18px;}
#tv_10{left:83px;bottom:808px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tw_10{left:433px;bottom:808px;letter-spacing:0.08px;}
#tx_10{left:836px;bottom:808px;letter-spacing:0.18px;}
#ty_10{left:83px;bottom:790px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tz_10{left:637px;bottom:790px;letter-spacing:0.08px;}
#t10_10{left:836px;bottom:790px;letter-spacing:0.19px;}
#t11_10{left:83px;bottom:771px;letter-spacing:0.12px;word-spacing:0.01px;}
#t12_10{left:496px;bottom:771px;letter-spacing:0.08px;}
#t13_10{left:836px;bottom:771px;letter-spacing:0.18px;}
#t14_10{left:83px;bottom:753px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t15_10{left:378px;bottom:753px;letter-spacing:0.08px;}
#t16_10{left:836px;bottom:753px;letter-spacing:0.18px;}
#t17_10{left:83px;bottom:735px;letter-spacing:0.13px;word-spacing:0.01px;}
#t18_10{left:373px;bottom:735px;letter-spacing:0.08px;}
#t19_10{left:836px;bottom:735px;letter-spacing:0.18px;}
#t1a_10{left:83px;bottom:716px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1b_10{left:280px;bottom:716px;letter-spacing:0.08px;}
#t1c_10{left:836px;bottom:716px;letter-spacing:0.18px;}
#t1d_10{left:83px;bottom:698px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1e_10{left:348px;bottom:698px;letter-spacing:0.08px;}
#t1f_10{left:836px;bottom:698px;letter-spacing:0.18px;}
#t1g_10{left:83px;bottom:680px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1h_10{left:513px;bottom:680px;letter-spacing:0.08px;}
#t1i_10{left:836px;bottom:680px;letter-spacing:0.18px;}
#t1j_10{left:83px;bottom:661px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1k_10{left:594px;bottom:661px;letter-spacing:0.07px;}
#t1l_10{left:836px;bottom:661px;letter-spacing:0.18px;}
#t1m_10{left:83px;bottom:643px;letter-spacing:0.12px;word-spacing:0.05px;}
#t1n_10{left:514px;bottom:643px;letter-spacing:0.08px;}
#t1o_10{left:836px;bottom:643px;letter-spacing:0.18px;}
#t1p_10{left:83px;bottom:625px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1q_10{left:463px;bottom:625px;letter-spacing:0.08px;}
#t1r_10{left:836px;bottom:625px;letter-spacing:0.18px;}
#t1s_10{left:83px;bottom:606px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1t_10{left:641px;bottom:606px;letter-spacing:0.08px;}
#t1u_10{left:836px;bottom:606px;letter-spacing:0.19px;}
#t1v_10{left:83px;bottom:588px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1w_10{left:611px;bottom:588px;letter-spacing:0.08px;}
#t1x_10{left:836px;bottom:588px;letter-spacing:0.18px;}
#t1y_10{left:83px;bottom:570px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_10{left:535px;bottom:570px;letter-spacing:0.08px;}
#t20_10{left:836px;bottom:570px;letter-spacing:0.18px;}
#t21_10{left:83px;bottom:551px;letter-spacing:0.12px;}
#t22_10{left:424px;bottom:551px;letter-spacing:0.08px;}
#t23_10{left:836px;bottom:551px;letter-spacing:0.18px;}
#t24_10{left:83px;bottom:533px;letter-spacing:0.11px;word-spacing:0.03px;}
#t25_10{left:322px;bottom:533px;letter-spacing:0.08px;}
#t26_10{left:836px;bottom:533px;letter-spacing:0.18px;}
#t27_10{left:83px;bottom:515px;letter-spacing:0.12px;word-spacing:0.01px;}
#t28_10{left:437px;bottom:515px;letter-spacing:0.08px;}
#t29_10{left:836px;bottom:515px;letter-spacing:0.18px;}
#t2a_10{left:83px;bottom:496px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2b_10{left:552px;bottom:496px;letter-spacing:0.08px;}
#t2c_10{left:836px;bottom:496px;letter-spacing:0.18px;}
#t2d_10{left:83px;bottom:478px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2e_10{left:590px;bottom:478px;letter-spacing:0.08px;}
#t2f_10{left:836px;bottom:478px;letter-spacing:0.18px;}
#t2g_10{left:83px;bottom:460px;letter-spacing:0.12px;}
#t2h_10{left:569px;bottom:460px;letter-spacing:0.08px;}
#t2i_10{left:836px;bottom:460px;letter-spacing:0.18px;}
#t2j_10{left:83px;bottom:441px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2k_10{left:488px;bottom:441px;letter-spacing:0.08px;}
#t2l_10{left:836px;bottom:441px;letter-spacing:0.18px;}
#t2m_10{left:83px;bottom:423px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2n_10{left:306px;bottom:423px;letter-spacing:0.08px;}
#t2o_10{left:836px;bottom:423px;letter-spacing:0.18px;}
#t2p_10{left:83px;bottom:405px;letter-spacing:0.11px;word-spacing:0.07px;}
#t2q_10{left:280px;bottom:405px;letter-spacing:0.08px;}
#t2r_10{left:836px;bottom:405px;letter-spacing:0.18px;}
#t2s_10{left:83px;bottom:386px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2t_10{left:547px;bottom:386px;letter-spacing:0.08px;}
#t2u_10{left:836px;bottom:386px;letter-spacing:0.18px;}
#t2v_10{left:82px;bottom:368px;letter-spacing:0.12px;}
#t2w_10{left:369px;bottom:368px;letter-spacing:0.08px;}
#t2x_10{left:836px;bottom:368px;letter-spacing:0.18px;}
#t2y_10{left:82px;bottom:350px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2z_10{left:433px;bottom:350px;letter-spacing:0.08px;}
#t30_10{left:836px;bottom:350px;letter-spacing:0.18px;}
#t31_10{left:82px;bottom:331px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t32_10{left:569px;bottom:331px;letter-spacing:0.08px;}
#t33_10{left:836px;bottom:331px;letter-spacing:0.18px;}
#t34_10{left:82px;bottom:313px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t35_10{left:501px;bottom:313px;letter-spacing:0.08px;}
#t36_10{left:836px;bottom:313px;letter-spacing:0.18px;}
#t37_10{left:82px;bottom:295px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t38_10{left:492px;bottom:295px;letter-spacing:0.08px;}
#t39_10{left:836px;bottom:295px;letter-spacing:0.18px;}
#t3a_10{left:82px;bottom:276px;letter-spacing:0.11px;word-spacing:0.01px;}
#t3b_10{left:369px;bottom:276px;letter-spacing:0.08px;}
#t3c_10{left:836px;bottom:276px;letter-spacing:0.18px;}
#t3d_10{left:82px;bottom:258px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3e_10{left:484px;bottom:258px;letter-spacing:0.08px;}
#t3f_10{left:836px;bottom:258px;letter-spacing:0.18px;}
#t3g_10{left:82px;bottom:240px;letter-spacing:0.12px;}
#t3h_10{left:496px;bottom:240px;letter-spacing:0.08px;}
#t3i_10{left:836px;bottom:240px;letter-spacing:0.18px;}
#t3j_10{left:82px;bottom:221px;letter-spacing:0.12px;word-spacing:0.01px;}
#t3k_10{left:386px;bottom:221px;letter-spacing:0.08px;}
#t3l_10{left:836px;bottom:221px;letter-spacing:0.18px;}
#t3m_10{left:82px;bottom:203px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3n_10{left:424px;bottom:203px;letter-spacing:0.08px;}
#t3o_10{left:836px;bottom:203px;letter-spacing:0.18px;}
#t3p_10{left:82px;bottom:185px;letter-spacing:0.12px;word-spacing:0.06px;}
#t3q_10{left:348px;bottom:185px;letter-spacing:0.08px;}
#t3r_10{left:836px;bottom:185px;letter-spacing:0.18px;}
#t3s_10{left:82px;bottom:166px;letter-spacing:0.12px;}
#t3t_10{left:395px;bottom:166px;letter-spacing:0.08px;}
#t3u_10{left:836px;bottom:166px;letter-spacing:0.18px;}
#t3v_10{left:82px;bottom:148px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3w_10{left:390px;bottom:148px;letter-spacing:0.08px;}
#t3x_10{left:836px;bottom:148px;letter-spacing:0.18px;}
#t3y_10{left:82px;bottom:130px;letter-spacing:0.12px;word-spacing:0.02px;}
#t3z_10{left:395px;bottom:130px;letter-spacing:0.08px;}
#t40_10{left:836px;bottom:130px;letter-spacing:0.18px;}

.s1_10{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s2_10{font-size:28px;font-family:Helvetica-Bold_7hj;color:#000;}
.s3_10{font-size:15px;font-family:Helvetica_a-;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts10" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg10Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg10" style="-webkit-user-select: none;"><object width="935" height="1210" data="10/10.svg" type="image/svg+xml" id="pdf10" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_10" class="t s1_10">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t2_10" class="t s1_10">10 </span>
<span id="t3_10" class="t s2_10">Tables </span>
<span id="t4_10" class="t s3_10">Table 1.1: Symbols Used in Instruction Operation Statements</span><span id="t5_10" class="t s3_10">............................................................................... </span><span id="t6_10" class="t s3_10">15 </span>
<span id="t7_10" class="t s3_10">Table 1.2: Read/Write Register Field Notation </span><span id="t8_10" class="t s3_10">....................................................................................................... </span><span id="t9_10" class="t s3_10">18 </span>
<span id="ta_10" class="t s3_10">Table 4.1: Unaligned Load and Store Instructions </span><span id="tb_10" class="t s3_10">.................................................................................................. </span><span id="tc_10" class="t s3_10">45 </span>
<span id="td_10" class="t s3_10">Table 4.2: Speculative Instruction Fetches </span><span id="te_10" class="t s3_10">............................................................................................................. </span><span id="tf_10" class="t s3_10">50 </span>
<span id="tg_10" class="t s3_10">Table 5.1: Load and Store Operations </span><span id="th_10" class="t s3_10">.................................................................................................................... </span><span id="ti_10" class="t s3_10">53 </span>
<span id="tj_10" class="t s3_10">Table 5.2: Naturally Aligned CPU Load/Store Instructions </span><span id="tk_10" class="t s3_10">..................................................................................... </span><span id="tl_10" class="t s3_10">54 </span>
<span id="tm_10" class="t s3_10">Table 5.3: Unaligned CPU Load and Store Instructions </span><span id="tn_10" class="t s3_10">......................................................................................... </span><span id="to_10" class="t s3_10">54 </span>
<span id="tp_10" class="t s3_10">Table 5.4: PC-relative Loads </span><span id="tq_10" class="t s3_10">.................................................................................................................................. </span><span id="tr_10" class="t s3_10">55 </span>
<span id="ts_10" class="t s3_10">Table 5.5: Atomic Update CPU Load and Store Instructions </span><span id="tt_10" class="t s3_10">.................................................................................. </span><span id="tu_10" class="t s3_10">55 </span>
<span id="tv_10" class="t s3_10">Table 5.6: Coprocessor Load and Store Instructions </span><span id="tw_10" class="t s3_10">.............................................................................................. </span><span id="tx_10" class="t s3_10">56 </span>
<span id="ty_10" class="t s3_10">Table 5.7: FPU Load and Store Instructions Using Register + Register Addressing </span><span id="tz_10" class="t s3_10">.............................................. </span><span id="t10_10" class="t s3_10">56 </span>
<span id="t11_10" class="t s3_10">Table 5.8: ALU Instructions With a 16-bit Immediate Operand </span><span id="t12_10" class="t s3_10">............................................................................... </span><span id="t13_10" class="t s3_10">57 </span>
<span id="t14_10" class="t s3_10">Table 5.9: Three-Operand ALU Instructions </span><span id="t15_10" class="t s3_10">........................................................................................................... </span><span id="t16_10" class="t s3_10">57 </span>
<span id="t17_10" class="t s3_10">Table 5.10: Two-Operand ALU Instructions </span><span id="t18_10" class="t s3_10">............................................................................................................ </span><span id="t19_10" class="t s3_10">58 </span>
<span id="t1a_10" class="t s3_10">Table 5.11: Shift Instructions </span><span id="t1b_10" class="t s3_10">.................................................................................................................................. </span><span id="t1c_10" class="t s3_10">58 </span>
<span id="t1d_10" class="t s3_10">Table 5.12: Multiply/Divide Instructions </span><span id="t1e_10" class="t s3_10">.................................................................................................................. </span><span id="t1f_10" class="t s3_10">59 </span>
<span id="t1g_10" class="t s3_10">Table 5.13: Same-width Multiply/Divide Instructions (Release 6) </span><span id="t1h_10" class="t s3_10">........................................................................... </span><span id="t1i_10" class="t s3_10">60 </span>
<span id="t1j_10" class="t s3_10">Table 5.14: Release 6 Compact Branch and Jump Instructions (Release 6) </span><span id="t1k_10" class="t s3_10">........................................................ </span><span id="t1l_10" class="t s3_10">65 </span>
<span id="t1m_10" class="t s3_10">Table 5.15: Unconditional Jump Within a 256-Megabyte Region </span><span id="t1n_10" class="t s3_10">........................................................................... </span><span id="t1o_10" class="t s3_10">66 </span>
<span id="t1p_10" class="t s3_10">Table 5.16: Unconditional Jump using Absolute Address </span><span id="t1q_10" class="t s3_10">....................................................................................... </span><span id="t1r_10" class="t s3_10">66 </span>
<span id="t1s_10" class="t s3_10">Table 5.17: PC-Relative Conditional Branch Instructions Comparing Two Registers</span><span id="t1t_10" class="t s3_10">............................................. </span><span id="t1u_10" class="t s3_10">66 </span>
<span id="t1v_10" class="t s3_10">Table 5.18: PC-Relative Conditional Branch Instructions Comparing With Zero </span><span id="t1w_10" class="t s3_10">.................................................... </span><span id="t1x_10" class="t s3_10">66 </span>
<span id="t1y_10" class="t s3_10">Table 5.20: Address Computation and Large Constant Instructions </span><span id="t1z_10" class="t s3_10">...................................................................... </span><span id="t20_10" class="t s3_10">67 </span>
<span id="t21_10" class="t s3_10">Table 5.19: Deprecated Branch Likely Instructions </span><span id="t22_10" class="t s3_10">................................................................................................ </span><span id="t23_10" class="t s3_10">67 </span>
<span id="t24_10" class="t s3_10">Table 5.21: Serialization Instruction </span><span id="t25_10" class="t s3_10">........................................................................................................................ </span><span id="t26_10" class="t s3_10">69 </span>
<span id="t27_10" class="t s3_10">Table 5.22: System Call and Breakpoint Instructions </span><span id="t28_10" class="t s3_10">............................................................................................. </span><span id="t29_10" class="t s3_10">69 </span>
<span id="t2a_10" class="t s3_10">Table 5.23: Trap-on-Condition Instructions Comparing Two Registers </span><span id="t2b_10" class="t s3_10">.................................................................. </span><span id="t2c_10" class="t s3_10">69 </span>
<span id="t2d_10" class="t s3_10">Table 5.24: Trap-on-Condition Instructions Comparing an Immediate Value </span><span id="t2e_10" class="t s3_10">......................................................... </span><span id="t2f_10" class="t s3_10">69 </span>
<span id="t2g_10" class="t s3_10">Table 5.25: CPU Conditional Move Instructions (Removed in Release 6)</span><span id="t2h_10" class="t s3_10">.............................................................. </span><span id="t2i_10" class="t s3_10">70 </span>
<span id="t2j_10" class="t s3_10">Table 5.26: CPU Conditional Select Instructions (Release 6)</span><span id="t2k_10" class="t s3_10">................................................................................. </span><span id="t2l_10" class="t s3_10">70 </span>
<span id="t2m_10" class="t s3_10">Table 5.27: Prefetch Instructions </span><span id="t2n_10" class="t s3_10">............................................................................................................................ </span><span id="t2o_10" class="t s3_10">71 </span>
<span id="t2p_10" class="t s3_10">Table 5.28: NOP Instructions </span><span id="t2q_10" class="t s3_10">.................................................................................................................................. </span><span id="t2r_10" class="t s3_10">71 </span>
<span id="t2s_10" class="t s3_10">Table 5.29: Coprocessor Definition and Use in the MIPS Architecture</span><span id="t2t_10" class="t s3_10">................................................................... </span><span id="t2u_10" class="t s3_10">71 </span>
<span id="t2v_10" class="t s3_10">Table 5.30: CPU Instruction Format Fields </span><span id="t2w_10" class="t s3_10">............................................................................................................. </span><span id="t2x_10" class="t s3_10">73 </span>
<span id="t2y_10" class="t s3_10">Table 6.1: Parameters of Floating Point Data Types </span><span id="t2z_10" class="t s3_10">.............................................................................................. </span><span id="t30_10" class="t s3_10">78 </span>
<span id="t31_10" class="t s3_10">Table 6.2: Value of Single or Double Floating Point Data Type Encoding </span><span id="t32_10" class="t s3_10">.............................................................. </span><span id="t33_10" class="t s3_10">80 </span>
<span id="t34_10" class="t s3_10">Table 6.3: Value Supplied When a New Quiet NaN Is Created </span><span id="t35_10" class="t s3_10">.............................................................................. </span><span id="t36_10" class="t s3_10">82 </span>
<span id="t37_10" class="t s3_10">Table 6.4: FPU Register Models Availability and Compliance </span><span id="t38_10" class="t s3_10">................................................................................ </span><span id="t39_10" class="t s3_10">85 </span>
<span id="t3a_10" class="t s3_10">Table 6.5: FIR Register Field Descriptions </span><span id="t3b_10" class="t s3_10">............................................................................................................. </span><span id="t3c_10" class="t s3_10">88 </span>
<span id="t3d_10" class="t s3_10">Table 6.6: UFR Register Field Descriptions (pre-Release 6) </span><span id="t3e_10" class="t s3_10">.................................................................................. </span><span id="t3f_10" class="t s3_10">91 </span>
<span id="t3g_10" class="t s3_10">Table 6.7: UNFR Register Field Descriptions (pre-Release 6) </span><span id="t3h_10" class="t s3_10">............................................................................... </span><span id="t3i_10" class="t s3_10">91 </span>
<span id="t3j_10" class="t s3_10">Table 6.8: FCSR Register Field Descriptions </span><span id="t3k_10" class="t s3_10">......................................................................................................... </span><span id="t3l_10" class="t s3_10">92 </span>
<span id="t3m_10" class="t s3_10">Table 6.9: Cause, Enable, and Flag Bit Definitions </span><span id="t3n_10" class="t s3_10">................................................................................................ </span><span id="t3o_10" class="t s3_10">95 </span>
<span id="t3p_10" class="t s3_10">Table 6.10: Rounding Mode Definitions </span><span id="t3q_10" class="t s3_10">.................................................................................................................. </span><span id="t3r_10" class="t s3_10">95 </span>
<span id="t3s_10" class="t s3_10">Table 6.11: FCCR Register Field Descriptions </span><span id="t3t_10" class="t s3_10">....................................................................................................... </span><span id="t3u_10" class="t s3_10">96 </span>
<span id="t3v_10" class="t s3_10">Table 6.12: FEXR Register Field Descriptions</span><span id="t3w_10" class="t s3_10">........................................................................................................ </span><span id="t3x_10" class="t s3_10">97 </span>
<span id="t3y_10" class="t s3_10">Table 6.13: FENR Register Field Descriptions </span><span id="t3z_10" class="t s3_10">....................................................................................................... </span><span id="t40_10" class="t s3_10">97 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
