

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov 19 22:39:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1049612|  1049612|  10.496 ms|  10.496 ms|  1049613|  1049613|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_264  |dft_Pipeline_VITIS_LOOP_26_1  |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_57_4_fu_298  |dft_Pipeline_VITIS_LOOP_57_4  |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_2   |  1049088|  1049088|      4098|          -|          -|   256|        no|
        | + VITIS_LOOP_42_3  |     4096|     4096|        16|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     75|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    1179|   3519|    -|
|Memory           |        6|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    376|    -|
|Register         |        -|    -|     485|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   16|    1664|   3970|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    7|       1|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                          |control_s_axi                       |        0|   0|   36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_264  |dft_Pipeline_VITIS_LOOP_26_1        |        0|   0|   11|    76|    0|
    |grp_dft_Pipeline_VITIS_LOOP_57_4_fu_298  |dft_Pipeline_VITIS_LOOP_57_4        |        0|   0|  150|  1339|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U34       |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|   390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U33   |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38        |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                    |                                    |        0|  16| 1179|  3519|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |               Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_real_U               |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_imag_U               |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    |In_R_U                    |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    |In_I_U                    |temp_real_RAM_AUTO_1R1W             |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                    |        6|  0|   0|    0|  1536|  192|     6|        49152|
    +--------------------------+------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_382_p2                                              |         +|   0|  0|  14|           9|           1|
    |add_ln42_fu_400_p2                                              |         +|   0|  0|  14|           9|           1|
    |add_ln45_fu_406_p2                                              |         +|   0|  0|  15|           8|           8|
    |grp_dft_Pipeline_VITIS_LOOP_57_4_fu_298_imag_sample_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_57_4_fu_298_real_sample_out_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_376_p2                                             |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln42_fu_394_p2                                             |      icmp|   0|  0|  13|           9|          10|
    |ap_block_state23                                                |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  75|          47|          33|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |In_I_address0                       |   14|          3|    8|         24|
    |In_I_ce0                            |   14|          3|    1|          3|
    |In_I_we0                            |    9|          2|    1|          2|
    |In_R_address0                       |   14|          3|    8|         24|
    |In_R_ce0                            |   14|          3|    1|          3|
    |In_R_we0                            |    9|          2|    1|          2|
    |add142146_reg_227                   |    9|          2|   32|         64|
    |add43143145_reg_240                 |    9|          2|   32|         64|
    |ap_NS_fsm                           |  113|         24|    1|         24|
    |grp_fu_332_opcode                   |   14|          3|    2|          6|
    |grp_fu_332_p0                       |   14|          3|   32|         96|
    |grp_fu_332_p1                       |   14|          3|   32|         96|
    |grp_fu_336_p0                       |   14|          3|   32|         96|
    |grp_fu_336_p1                       |   14|          3|   32|         96|
    |i_1_fu_124                          |    9|          2|    9|         18|
    |imag_sample_in_TREADY_int_regslice  |    9|          2|    1|          2|
    |index_reg_253                       |    9|          2|    8|         16|
    |j_reg_216                           |    9|          2|    9|         18|
    |real_sample_in_TREADY_int_regslice  |    9|          2|    1|          2|
    |temp_imag_address0                  |   14|          3|    8|         24|
    |temp_imag_ce0                       |   14|          3|    1|          3|
    |temp_real_address0                  |   14|          3|    8|         24|
    |temp_real_ce0                       |   14|          3|    1|          3|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  376|         81|  261|        710|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |In_I_load_reg_502                                     |  32|   0|   32|          0|
    |In_R_load_reg_496                                     |  32|   0|   32|          0|
    |add142146_reg_227                                     |  32|   0|   32|          0|
    |add1_reg_533                                          |  32|   0|   32|          0|
    |add43143145_reg_240                                   |  32|   0|   32|          0|
    |add_ln37_reg_436                                      |   9|   0|    9|          0|
    |add_ln42_reg_454                                      |   9|   0|    9|          0|
    |add_ln45_reg_459                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                             |  23|   0|   23|          0|
    |c_reg_484                                             |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_26_1_fu_264_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_57_4_fu_298_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_124                                            |   9|   0|    9|          0|
    |index_reg_253                                         |   8|   0|    8|          0|
    |j_reg_216                                             |   9|   0|    9|          0|
    |mul1_reg_513                                          |  32|   0|   32|          0|
    |mul2_reg_518                                          |  32|   0|   32|          0|
    |mul3_reg_523                                          |  32|   0|   32|          0|
    |mul_reg_508                                           |  32|   0|   32|          0|
    |s_reg_490                                             |  32|   0|   32|          0|
    |sub_reg_528                                           |  32|   0|   32|          0|
    |temp_imag_addr_reg_446                                |   8|   0|    8|          0|
    |temp_real_addr_reg_441                                |   8|   0|    8|          0|
    |trunc_ln45_reg_428                                    |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 485|   0|  485|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|                   control|   return void|
|s_axi_control_AWREADY   |  out|    1|       s_axi|                   control|   return void|
|s_axi_control_AWADDR    |   in|    4|       s_axi|                   control|   return void|
|s_axi_control_WVALID    |   in|    1|       s_axi|                   control|   return void|
|s_axi_control_WREADY    |  out|    1|       s_axi|                   control|   return void|
|s_axi_control_WDATA     |   in|   32|       s_axi|                   control|   return void|
|s_axi_control_WSTRB     |   in|    4|       s_axi|                   control|   return void|
|s_axi_control_ARVALID   |   in|    1|       s_axi|                   control|   return void|
|s_axi_control_ARREADY   |  out|    1|       s_axi|                   control|   return void|
|s_axi_control_ARADDR    |   in|    4|       s_axi|                   control|   return void|
|s_axi_control_RVALID    |  out|    1|       s_axi|                   control|   return void|
|s_axi_control_RREADY    |   in|    1|       s_axi|                   control|   return void|
|s_axi_control_RDATA     |  out|   32|       s_axi|                   control|   return void|
|s_axi_control_RRESP     |  out|    2|       s_axi|                   control|   return void|
|s_axi_control_BVALID    |  out|    1|       s_axi|                   control|   return void|
|s_axi_control_BREADY    |   in|    1|       s_axi|                   control|   return void|
|s_axi_control_BRESP     |  out|    2|       s_axi|                   control|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|                       dft|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|                       dft|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|                       dft|  return value|
|real_sample_in_TDATA    |   in|   32|        axis|   real_sample_in_V_data_V|       pointer|
|real_sample_in_TVALID   |   in|    1|        axis|   real_sample_in_V_dest_V|       pointer|
|real_sample_in_TREADY   |  out|    1|        axis|   real_sample_in_V_dest_V|       pointer|
|real_sample_in_TDEST    |   in|    6|        axis|   real_sample_in_V_dest_V|       pointer|
|real_sample_in_TKEEP    |   in|    4|        axis|   real_sample_in_V_keep_V|       pointer|
|real_sample_in_TSTRB    |   in|    4|        axis|   real_sample_in_V_strb_V|       pointer|
|real_sample_in_TUSER    |   in|    2|        axis|   real_sample_in_V_user_V|       pointer|
|real_sample_in_TLAST    |   in|    1|        axis|   real_sample_in_V_last_V|       pointer|
|real_sample_in_TID      |   in|    5|        axis|     real_sample_in_V_id_V|       pointer|
|imag_sample_in_TDATA    |   in|   32|        axis|   imag_sample_in_V_data_V|       pointer|
|imag_sample_in_TVALID   |   in|    1|        axis|   imag_sample_in_V_dest_V|       pointer|
|imag_sample_in_TREADY   |  out|    1|        axis|   imag_sample_in_V_dest_V|       pointer|
|imag_sample_in_TDEST    |   in|    6|        axis|   imag_sample_in_V_dest_V|       pointer|
|imag_sample_in_TKEEP    |   in|    4|        axis|   imag_sample_in_V_keep_V|       pointer|
|imag_sample_in_TSTRB    |   in|    4|        axis|   imag_sample_in_V_strb_V|       pointer|
|imag_sample_in_TUSER    |   in|    2|        axis|   imag_sample_in_V_user_V|       pointer|
|imag_sample_in_TLAST    |   in|    1|        axis|   imag_sample_in_V_last_V|       pointer|
|imag_sample_in_TID      |   in|    5|        axis|     imag_sample_in_V_id_V|       pointer|
|real_sample_out_TDATA   |  out|   32|        axis|  real_sample_out_V_data_V|       pointer|
|real_sample_out_TVALID  |  out|    1|        axis|  real_sample_out_V_dest_V|       pointer|
|real_sample_out_TREADY  |   in|    1|        axis|  real_sample_out_V_dest_V|       pointer|
|real_sample_out_TDEST   |  out|    6|        axis|  real_sample_out_V_dest_V|       pointer|
|real_sample_out_TKEEP   |  out|    4|        axis|  real_sample_out_V_keep_V|       pointer|
|real_sample_out_TSTRB   |  out|    4|        axis|  real_sample_out_V_strb_V|       pointer|
|real_sample_out_TUSER   |  out|    2|        axis|  real_sample_out_V_user_V|       pointer|
|real_sample_out_TLAST   |  out|    1|        axis|  real_sample_out_V_last_V|       pointer|
|real_sample_out_TID     |  out|    5|        axis|    real_sample_out_V_id_V|       pointer|
|imag_sample_out_TDATA   |  out|   32|        axis|  imag_sample_out_V_data_V|       pointer|
|imag_sample_out_TVALID  |  out|    1|        axis|  imag_sample_out_V_dest_V|       pointer|
|imag_sample_out_TREADY  |   in|    1|        axis|  imag_sample_out_V_dest_V|       pointer|
|imag_sample_out_TDEST   |  out|    6|        axis|  imag_sample_out_V_dest_V|       pointer|
|imag_sample_out_TKEEP   |  out|    4|        axis|  imag_sample_out_V_keep_V|       pointer|
|imag_sample_out_TSTRB   |  out|    4|        axis|  imag_sample_out_V_strb_V|       pointer|
|imag_sample_out_TUSER   |  out|    2|        axis|  imag_sample_out_V_user_V|       pointer|
|imag_sample_out_TLAST   |  out|    1|        axis|  imag_sample_out_V_last_V|       pointer|
|imag_sample_out_TID     |  out|    5|        axis|    imag_sample_out_V_id_V|       pointer|
+------------------------+-----+-----+------------+--------------------------+--------------+

