Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 18 13:14:27 2019
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |              28 |            8 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              89 |           25 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------+-------------------+------------------+----------------+
|    Clock Signal    |       Enable Signal      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------+-------------------+------------------+----------------+
|  Clock/inst/clk148 | Sprt/R[3]_i_2_n_0        | Sprt/B[3]_i_1_n_0 |                1 |              4 |
|  Clock/inst/clk148 | Sprt/R[3]_i_2_n_0        | Sprt/G[3]_i_1_n_0 |                1 |              4 |
|  Clock/inst/clk148 | Sprt/R[3]_i_2_n_0        | Sprt/R[3]_i_1_n_0 |                2 |              4 |
|  Clock/inst/clk148 | VIDEO/vcount[10]_i_1_n_0 | aResetP_IBUF      |                4 |             11 |
|  Clock/inst/clk148 |                          |                   |                8 |             13 |
|  Clock/inst/clk148 | VIDEO/E[0]               | aResetP_IBUF      |                4 |             14 |
|  Clock/inst/clk148 |                          | aResetP_IBUF      |                9 |             29 |
|  Clock/inst/clk148 | Sprt/hSpriteLoc          | aResetP_IBUF      |                9 |             32 |
|  Clock/inst/clk148 | Sprt/vSpriteLoc          | aResetP_IBUF      |                8 |             32 |
+--------------------+--------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 11     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


